// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec 13 16:08:02 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_dec_clefia_dec_0_0_sim_netlist.v
// Design      : design_dec_clefia_dec_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
(* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
(* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [14:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_U_n_102;
  wire clefia_s0_U_n_103;
  wire clefia_s0_U_n_104;
  wire clefia_s0_U_n_105;
  wire clefia_s0_U_n_108;
  wire clefia_s0_U_n_113;
  wire clefia_s0_U_n_114;
  wire clefia_s0_U_n_115;
  wire clefia_s0_U_n_116;
  wire clefia_s0_U_n_117;
  wire clefia_s0_U_n_118;
  wire clefia_s0_U_n_119;
  wire clefia_s0_U_n_120;
  wire clefia_s0_U_n_125;
  wire clefia_s0_U_n_126;
  wire clefia_s0_U_n_127;
  wire clefia_s0_U_n_128;
  wire clefia_s0_U_n_129;
  wire clefia_s0_U_n_130;
  wire clefia_s0_U_n_131;
  wire clefia_s0_U_n_132;
  wire clefia_s0_U_n_133;
  wire clefia_s0_U_n_134;
  wire clefia_s0_U_n_135;
  wire clefia_s0_U_n_136;
  wire clefia_s0_U_n_139;
  wire clefia_s0_U_n_140;
  wire clefia_s0_U_n_141;
  wire clefia_s0_U_n_142;
  wire clefia_s0_U_n_143;
  wire clefia_s0_U_n_144;
  wire clefia_s0_U_n_145;
  wire clefia_s0_U_n_146;
  wire clefia_s0_U_n_147;
  wire clefia_s0_U_n_148;
  wire clefia_s0_U_n_149;
  wire clefia_s0_U_n_157;
  wire clefia_s0_U_n_159;
  wire clefia_s0_U_n_167;
  wire clefia_s0_U_n_173;
  wire clefia_s0_U_n_178;
  wire clefia_s0_U_n_179;
  wire clefia_s0_U_n_182;
  wire clefia_s0_U_n_183;
  wire clefia_s0_U_n_187;
  wire clefia_s0_U_n_200;
  wire clefia_s0_U_n_201;
  wire clefia_s0_U_n_202;
  wire clefia_s0_U_n_203;
  wire clefia_s0_U_n_204;
  wire clefia_s0_U_n_205;
  wire clefia_s0_U_n_206;
  wire clefia_s0_U_n_207;
  wire clefia_s0_U_n_208;
  wire clefia_s0_U_n_209;
  wire clefia_s0_U_n_210;
  wire clefia_s0_U_n_211;
  wire clefia_s0_U_n_216;
  wire clefia_s0_U_n_218;
  wire clefia_s0_U_n_224;
  wire clefia_s0_U_n_226;
  wire clefia_s0_U_n_240;
  wire clefia_s0_U_n_242;
  wire clefia_s0_U_n_248;
  wire clefia_s0_U_n_250;
  wire clefia_s0_U_n_256;
  wire clefia_s0_U_n_258;
  wire clefia_s0_U_n_276;
  wire clefia_s0_U_n_277;
  wire clefia_s0_U_n_281;
  wire clefia_s0_U_n_284;
  wire clefia_s0_U_n_289;
  wire clefia_s0_U_n_292;
  wire clefia_s0_U_n_297;
  wire clefia_s0_U_n_305;
  wire clefia_s0_U_n_308;
  wire clefia_s0_U_n_313;
  wire clefia_s0_U_n_316;
  wire clefia_s0_U_n_321;
  wire clefia_s0_U_n_324;
  wire clefia_s0_U_n_332;
  wire clefia_s0_U_n_333;
  wire clefia_s0_U_n_334;
  wire clefia_s0_U_n_335;
  wire clefia_s0_U_n_336;
  wire clefia_s0_U_n_337;
  wire clefia_s0_U_n_354;
  wire clefia_s0_U_n_355;
  wire clefia_s0_U_n_356;
  wire clefia_s0_U_n_363;
  wire clefia_s0_U_n_364;
  wire clefia_s0_U_n_365;
  wire clefia_s0_U_n_368;
  wire clefia_s0_U_n_372;
  wire clefia_s0_U_n_373;
  wire clefia_s0_U_n_374;
  wire clefia_s0_U_n_390;
  wire clefia_s0_U_n_391;
  wire clefia_s0_U_n_392;
  wire clefia_s0_U_n_393;
  wire clefia_s0_U_n_410;
  wire clefia_s0_U_n_411;
  wire clefia_s0_U_n_417;
  wire clefia_s0_U_n_439;
  wire clefia_s0_U_n_440;
  wire clefia_s0_U_n_441;
  wire clefia_s0_U_n_442;
  wire clefia_s0_U_n_446;
  wire clefia_s0_U_n_447;
  wire clefia_s0_U_n_448;
  wire clefia_s0_U_n_449;
  wire clefia_s0_U_n_468;
  wire clefia_s0_U_n_480;
  wire clefia_s0_U_n_481;
  wire clefia_s0_U_n_482;
  wire clefia_s0_U_n_483;
  wire clefia_s0_U_n_484;
  wire clefia_s0_U_n_485;
  wire clefia_s0_U_n_486;
  wire clefia_s0_U_n_487;
  wire clefia_s0_U_n_488;
  wire clefia_s0_U_n_489;
  wire clefia_s0_U_n_490;
  wire clefia_s0_U_n_491;
  wire clefia_s0_U_n_492;
  wire clefia_s0_U_n_493;
  wire clefia_s0_U_n_494;
  wire clefia_s0_U_n_495;
  wire clefia_s0_U_n_496;
  wire clefia_s0_U_n_497;
  wire clefia_s0_U_n_498;
  wire clefia_s0_U_n_499;
  wire clefia_s0_U_n_50;
  wire clefia_s0_U_n_500;
  wire clefia_s0_U_n_501;
  wire clefia_s0_U_n_502;
  wire clefia_s0_U_n_503;
  wire clefia_s0_U_n_504;
  wire clefia_s0_U_n_505;
  wire clefia_s0_U_n_506;
  wire clefia_s0_U_n_507;
  wire clefia_s0_U_n_508;
  wire clefia_s0_U_n_509;
  wire clefia_s0_U_n_51;
  wire clefia_s0_U_n_510;
  wire clefia_s0_U_n_511;
  wire clefia_s0_U_n_512;
  wire clefia_s0_U_n_513;
  wire clefia_s0_U_n_514;
  wire clefia_s0_U_n_515;
  wire clefia_s0_U_n_516;
  wire clefia_s0_U_n_517;
  wire clefia_s0_U_n_518;
  wire clefia_s0_U_n_52;
  wire clefia_s0_U_n_522;
  wire clefia_s0_U_n_523;
  wire clefia_s0_U_n_524;
  wire clefia_s0_U_n_525;
  wire clefia_s0_U_n_526;
  wire clefia_s0_U_n_527;
  wire clefia_s0_U_n_528;
  wire clefia_s0_U_n_529;
  wire clefia_s0_U_n_53;
  wire clefia_s0_U_n_530;
  wire clefia_s0_U_n_531;
  wire clefia_s0_U_n_532;
  wire clefia_s0_U_n_533;
  wire clefia_s0_U_n_534;
  wire clefia_s0_U_n_535;
  wire clefia_s0_U_n_536;
  wire clefia_s0_U_n_537;
  wire clefia_s0_U_n_538;
  wire clefia_s0_U_n_539;
  wire clefia_s0_U_n_54;
  wire clefia_s0_U_n_540;
  wire clefia_s0_U_n_541;
  wire clefia_s0_U_n_542;
  wire clefia_s0_U_n_543;
  wire clefia_s0_U_n_544;
  wire clefia_s0_U_n_545;
  wire clefia_s0_U_n_546;
  wire clefia_s0_U_n_547;
  wire clefia_s0_U_n_548;
  wire clefia_s0_U_n_549;
  wire clefia_s0_U_n_55;
  wire clefia_s0_U_n_550;
  wire clefia_s0_U_n_551;
  wire clefia_s0_U_n_552;
  wire clefia_s0_U_n_553;
  wire clefia_s0_U_n_554;
  wire clefia_s0_U_n_555;
  wire clefia_s0_U_n_556;
  wire clefia_s0_U_n_557;
  wire clefia_s0_U_n_558;
  wire clefia_s0_U_n_559;
  wire clefia_s0_U_n_560;
  wire clefia_s0_U_n_561;
  wire clefia_s0_U_n_562;
  wire clefia_s0_U_n_563;
  wire clefia_s0_U_n_564;
  wire clefia_s0_U_n_565;
  wire clefia_s0_U_n_566;
  wire clefia_s0_U_n_567;
  wire clefia_s0_U_n_568;
  wire clefia_s0_U_n_569;
  wire clefia_s0_U_n_570;
  wire clefia_s0_U_n_571;
  wire clefia_s0_U_n_572;
  wire clefia_s0_U_n_573;
  wire clefia_s0_U_n_574;
  wire clefia_s0_U_n_575;
  wire clefia_s0_U_n_576;
  wire clefia_s0_U_n_577;
  wire clefia_s0_U_n_578;
  wire clefia_s0_U_n_579;
  wire clefia_s0_U_n_580;
  wire clefia_s0_U_n_581;
  wire clefia_s0_U_n_582;
  wire clefia_s0_U_n_583;
  wire clefia_s0_U_n_584;
  wire clefia_s0_U_n_64;
  wire clefia_s0_U_n_65;
  wire clefia_s0_U_n_66;
  wire clefia_s0_U_n_67;
  wire clefia_s0_U_n_68;
  wire clefia_s0_U_n_69;
  wire clefia_s0_U_n_70;
  wire clefia_s0_U_n_71;
  wire clefia_s0_U_n_72;
  wire clefia_s0_U_n_73;
  wire clefia_s0_U_n_74;
  wire clefia_s0_U_n_75;
  wire clefia_s0_U_n_76;
  wire clefia_s0_U_n_77;
  wire clefia_s0_U_n_78;
  wire clefia_s0_U_n_79;
  wire clefia_s0_U_n_80;
  wire clefia_s0_U_n_81;
  wire clefia_s0_U_n_82;
  wire clefia_s0_U_n_83;
  wire clefia_s0_U_n_84;
  wire clefia_s0_U_n_85;
  wire clefia_s0_U_n_86;
  wire clefia_s0_U_n_87;
  wire clefia_s0_U_n_88;
  wire clefia_s0_U_n_89;
  wire clefia_s0_U_n_91;
  wire clefia_s0_U_n_94;
  wire clefia_s0_ce0;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire [7:0]clefia_s0_q0;
  wire [7:0]clefia_s0_q1;
  wire [7:0]clefia_s0_q2;
  wire [7:0]clefia_s0_q3;
  wire [7:0]clefia_s0_q4;
  wire clefia_s1_U_n_105;
  wire clefia_s1_U_n_112;
  wire clefia_s1_U_n_113;
  wire clefia_s1_U_n_114;
  wire clefia_s1_U_n_115;
  wire clefia_s1_U_n_120;
  wire clefia_s1_U_n_121;
  wire clefia_s1_U_n_122;
  wire clefia_s1_U_n_123;
  wire clefia_s1_U_n_124;
  wire clefia_s1_U_n_125;
  wire clefia_s1_U_n_126;
  wire clefia_s1_U_n_127;
  wire clefia_s1_U_n_128;
  wire clefia_s1_U_n_140;
  wire clefia_s1_U_n_141;
  wire clefia_s1_U_n_142;
  wire clefia_s1_U_n_143;
  wire clefia_s1_U_n_150;
  wire clefia_s1_U_n_155;
  wire clefia_s1_U_n_156;
  wire clefia_s1_U_n_157;
  wire clefia_s1_U_n_158;
  wire clefia_s1_U_n_165;
  wire clefia_s1_U_n_166;
  wire clefia_s1_U_n_167;
  wire clefia_s1_U_n_168;
  wire clefia_s1_U_n_171;
  wire clefia_s1_U_n_172;
  wire clefia_s1_U_n_179;
  wire clefia_s1_U_n_180;
  wire clefia_s1_U_n_181;
  wire clefia_s1_U_n_182;
  wire clefia_s1_U_n_183;
  wire clefia_s1_U_n_184;
  wire clefia_s1_U_n_185;
  wire clefia_s1_U_n_186;
  wire clefia_s1_U_n_187;
  wire clefia_s1_U_n_188;
  wire clefia_s1_U_n_191;
  wire clefia_s1_U_n_197;
  wire clefia_s1_U_n_198;
  wire clefia_s1_U_n_202;
  wire clefia_s1_U_n_203;
  wire clefia_s1_U_n_207;
  wire clefia_s1_U_n_208;
  wire clefia_s1_U_n_209;
  wire clefia_s1_U_n_218;
  wire clefia_s1_U_n_219;
  wire clefia_s1_U_n_220;
  wire clefia_s1_U_n_221;
  wire clefia_s1_U_n_222;
  wire clefia_s1_U_n_223;
  wire clefia_s1_U_n_229;
  wire clefia_s1_U_n_237;
  wire clefia_s1_U_n_245;
  wire clefia_s1_U_n_253;
  wire clefia_s1_U_n_261;
  wire clefia_s1_U_n_269;
  wire clefia_s1_U_n_272;
  wire clefia_s1_U_n_280;
  wire clefia_s1_U_n_281;
  wire clefia_s1_U_n_282;
  wire clefia_s1_U_n_284;
  wire clefia_s1_U_n_287;
  wire clefia_s1_U_n_290;
  wire clefia_s1_U_n_293;
  wire clefia_s1_U_n_296;
  wire clefia_s1_U_n_299;
  wire clefia_s1_U_n_302;
  wire clefia_s1_U_n_308;
  wire clefia_s1_U_n_314;
  wire clefia_s1_U_n_319;
  wire clefia_s1_U_n_320;
  wire clefia_s1_U_n_323;
  wire clefia_s1_U_n_324;
  wire clefia_s1_U_n_325;
  wire clefia_s1_U_n_352;
  wire clefia_s1_U_n_354;
  wire clefia_s1_U_n_355;
  wire clefia_s1_U_n_363;
  wire clefia_s1_U_n_364;
  wire clefia_s1_U_n_365;
  wire clefia_s1_U_n_366;
  wire clefia_s1_U_n_367;
  wire clefia_s1_U_n_37;
  wire clefia_s1_U_n_376;
  wire clefia_s1_U_n_379;
  wire clefia_s1_U_n_38;
  wire clefia_s1_U_n_385;
  wire clefia_s1_U_n_386;
  wire clefia_s1_U_n_39;
  wire clefia_s1_U_n_397;
  wire clefia_s1_U_n_40;
  wire clefia_s1_U_n_404;
  wire clefia_s1_U_n_405;
  wire clefia_s1_U_n_406;
  wire clefia_s1_U_n_407;
  wire clefia_s1_U_n_408;
  wire clefia_s1_U_n_409;
  wire clefia_s1_U_n_41;
  wire clefia_s1_U_n_410;
  wire clefia_s1_U_n_413;
  wire clefia_s1_U_n_414;
  wire clefia_s1_U_n_415;
  wire clefia_s1_U_n_416;
  wire clefia_s1_U_n_417;
  wire clefia_s1_U_n_418;
  wire clefia_s1_U_n_419;
  wire clefia_s1_U_n_42;
  wire clefia_s1_U_n_420;
  wire clefia_s1_U_n_43;
  wire clefia_s1_U_n_44;
  wire clefia_s1_U_n_445;
  wire clefia_s1_U_n_446;
  wire clefia_s1_U_n_447;
  wire clefia_s1_U_n_448;
  wire clefia_s1_U_n_449;
  wire clefia_s1_U_n_45;
  wire clefia_s1_U_n_450;
  wire clefia_s1_U_n_451;
  wire clefia_s1_U_n_452;
  wire clefia_s1_U_n_456;
  wire clefia_s1_U_n_457;
  wire clefia_s1_U_n_458;
  wire clefia_s1_U_n_459;
  wire clefia_s1_U_n_46;
  wire clefia_s1_U_n_468;
  wire clefia_s1_U_n_469;
  wire clefia_s1_U_n_47;
  wire clefia_s1_U_n_470;
  wire clefia_s1_U_n_471;
  wire clefia_s1_U_n_472;
  wire clefia_s1_U_n_473;
  wire clefia_s1_U_n_474;
  wire clefia_s1_U_n_475;
  wire clefia_s1_U_n_476;
  wire clefia_s1_U_n_477;
  wire clefia_s1_U_n_478;
  wire clefia_s1_U_n_479;
  wire clefia_s1_U_n_48;
  wire clefia_s1_U_n_480;
  wire clefia_s1_U_n_481;
  wire clefia_s1_U_n_482;
  wire clefia_s1_U_n_483;
  wire clefia_s1_U_n_484;
  wire clefia_s1_U_n_485;
  wire clefia_s1_U_n_486;
  wire clefia_s1_U_n_487;
  wire clefia_s1_U_n_488;
  wire clefia_s1_U_n_489;
  wire clefia_s1_U_n_49;
  wire clefia_s1_U_n_490;
  wire clefia_s1_U_n_491;
  wire clefia_s1_U_n_492;
  wire clefia_s1_U_n_493;
  wire clefia_s1_U_n_494;
  wire clefia_s1_U_n_495;
  wire clefia_s1_U_n_496;
  wire clefia_s1_U_n_497;
  wire clefia_s1_U_n_498;
  wire clefia_s1_U_n_499;
  wire clefia_s1_U_n_50;
  wire clefia_s1_U_n_500;
  wire clefia_s1_U_n_501;
  wire clefia_s1_U_n_502;
  wire clefia_s1_U_n_503;
  wire clefia_s1_U_n_504;
  wire clefia_s1_U_n_505;
  wire clefia_s1_U_n_506;
  wire clefia_s1_U_n_507;
  wire clefia_s1_U_n_508;
  wire clefia_s1_U_n_509;
  wire clefia_s1_U_n_51;
  wire clefia_s1_U_n_510;
  wire clefia_s1_U_n_511;
  wire clefia_s1_U_n_512;
  wire clefia_s1_U_n_513;
  wire clefia_s1_U_n_514;
  wire clefia_s1_U_n_515;
  wire clefia_s1_U_n_516;
  wire clefia_s1_U_n_517;
  wire clefia_s1_U_n_518;
  wire clefia_s1_U_n_519;
  wire clefia_s1_U_n_52;
  wire clefia_s1_U_n_524;
  wire clefia_s1_U_n_525;
  wire clefia_s1_U_n_526;
  wire clefia_s1_U_n_527;
  wire clefia_s1_U_n_528;
  wire clefia_s1_U_n_529;
  wire clefia_s1_U_n_53;
  wire clefia_s1_U_n_530;
  wire clefia_s1_U_n_531;
  wire clefia_s1_U_n_532;
  wire clefia_s1_U_n_533;
  wire clefia_s1_U_n_534;
  wire clefia_s1_U_n_535;
  wire clefia_s1_U_n_54;
  wire clefia_s1_U_n_540;
  wire clefia_s1_U_n_541;
  wire clefia_s1_U_n_542;
  wire clefia_s1_U_n_543;
  wire clefia_s1_U_n_544;
  wire clefia_s1_U_n_545;
  wire clefia_s1_U_n_546;
  wire clefia_s1_U_n_547;
  wire clefia_s1_U_n_548;
  wire clefia_s1_U_n_549;
  wire clefia_s1_U_n_55;
  wire clefia_s1_U_n_550;
  wire clefia_s1_U_n_551;
  wire clefia_s1_U_n_552;
  wire clefia_s1_U_n_553;
  wire clefia_s1_U_n_554;
  wire clefia_s1_U_n_555;
  wire clefia_s1_U_n_556;
  wire clefia_s1_U_n_557;
  wire clefia_s1_U_n_558;
  wire clefia_s1_U_n_559;
  wire clefia_s1_U_n_56;
  wire clefia_s1_U_n_560;
  wire clefia_s1_U_n_561;
  wire clefia_s1_U_n_562;
  wire clefia_s1_U_n_563;
  wire clefia_s1_U_n_564;
  wire clefia_s1_U_n_565;
  wire clefia_s1_U_n_566;
  wire clefia_s1_U_n_567;
  wire clefia_s1_U_n_568;
  wire clefia_s1_U_n_569;
  wire clefia_s1_U_n_57;
  wire clefia_s1_U_n_570;
  wire clefia_s1_U_n_571;
  wire clefia_s1_U_n_572;
  wire clefia_s1_U_n_573;
  wire clefia_s1_U_n_574;
  wire clefia_s1_U_n_575;
  wire clefia_s1_U_n_576;
  wire clefia_s1_U_n_577;
  wire clefia_s1_U_n_578;
  wire clefia_s1_U_n_579;
  wire clefia_s1_U_n_58;
  wire clefia_s1_U_n_580;
  wire clefia_s1_U_n_59;
  wire clefia_s1_U_n_60;
  wire clefia_s1_U_n_61;
  wire clefia_s1_U_n_62;
  wire clefia_s1_U_n_63;
  wire clefia_s1_U_n_64;
  wire clefia_s1_U_n_65;
  wire clefia_s1_U_n_66;
  wire clefia_s1_U_n_67;
  wire clefia_s1_U_n_68;
  wire clefia_s1_U_n_69;
  wire clefia_s1_U_n_70;
  wire clefia_s1_U_n_71;
  wire clefia_s1_U_n_72;
  wire clefia_s1_U_n_73;
  wire clefia_s1_U_n_74;
  wire clefia_s1_U_n_75;
  wire clefia_s1_U_n_76;
  wire clefia_s1_U_n_77;
  wire clefia_s1_U_n_78;
  wire clefia_s1_U_n_79;
  wire clefia_s1_U_n_80;
  wire clefia_s1_U_n_81;
  wire clefia_s1_U_n_82;
  wire clefia_s1_U_n_83;
  wire clefia_s1_U_n_84;
  wire clefia_s1_U_n_85;
  wire clefia_s1_U_n_86;
  wire clefia_s1_U_n_87;
  wire clefia_s1_U_n_88;
  wire clefia_s1_U_n_89;
  wire clefia_s1_U_n_90;
  wire clefia_s1_U_n_91;
  wire clefia_s1_U_n_92;
  wire clefia_s1_U_n_93;
  wire clefia_s1_U_n_98;
  wire clefia_s1_U_n_99;
  wire clefia_s1_ce2;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire [7:0]clefia_s1_q0;
  wire [7:0]clefia_s1_q1;
  wire [7:0]clefia_s1_q2;
  wire [7:0]clefia_s1_q3;
  wire [7:0]clefia_s1_q4;
  wire control_s_axi_U_n_100;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_99;
  wire ct_ce01;
  wire ct_ce012;
  wire ct_ce03;
  wire [7:0]ct_load_10_reg_22601;
  wire [7:0]ct_load_11_reg_22637;
  wire [7:0]ct_load_1_reg_22446;
  wire [7:0]ct_load_2_reg_22477;
  wire [7:0]ct_load_3_reg_22508;
  wire [7:0]ct_load_8_reg_22539;
  wire [7:0]ct_load_9_reg_22570;
  wire [7:0]ct_load_reg_22431;
  wire [7:0]ct_load_reg_22431_pp0_iter1_reg;
  wire [7:0]ct_q0;
  wire interrupt;
  wire [7:2]or_ln134_100_fu_17568_p3;
  wire [7:0]or_ln134_101_fu_17574_p3;
  wire [5:2]or_ln134_102_fu_17580_p3;
  wire [7:0]or_ln134_107_fu_16610_p3;
  wire [7:2]or_ln134_108_fu_16616_p3;
  wire [7:0]or_ln134_109_fu_16622_p3;
  wire [4:2]or_ln134_10_reg_22962;
  wire [5:2]or_ln134_110_fu_16628_p3;
  wire [7:0]or_ln134_111_fu_17738_p3;
  wire [7:1]or_ln134_112_fu_17744_p3;
  wire [4:2]or_ln134_113_fu_17750_p3;
  wire [4:2]or_ln134_114_fu_17756_p3;
  wire [7:0]or_ln134_115_fu_19828_p3;
  wire [7:2]or_ln134_116_fu_19834_p3;
  wire [7:2]or_ln134_117_fu_19840_p3;
  wire [5:2]or_ln134_118_fu_19846_p3;
  wire [7:2]or_ln134_11_fu_3722_p3;
  wire [7:0]or_ln134_123_fu_18876_p3;
  wire [7:2]or_ln134_124_fu_18882_p3;
  wire [7:0]or_ln134_125_fu_18888_p3;
  wire [7:2]or_ln134_126_fu_18894_p3;
  wire [7:0]or_ln134_127_fu_20004_p3;
  wire [7:1]or_ln134_128_fu_20010_p3;
  wire [7:1]or_ln134_129_fu_20016_p3;
  wire [7:0]or_ln134_12_fu_3728_p3;
  wire [4:2]or_ln134_130_fu_20022_p3;
  wire [7:0]or_ln134_131_fu_21773_p3;
  wire [7:2]or_ln134_132_fu_21779_p3;
  wire [7:2]or_ln134_133_fu_21785_p3;
  wire [5:2]or_ln134_134_fu_21791_p3;
  wire [7:0]or_ln134_139_fu_21155_p3;
  wire [5:2]or_ln134_13_fu_3537_p3;
  wire [7:2]or_ln134_140_fu_21161_p3;
  wire [7:0]or_ln134_141_fu_21167_p3;
  wire [7:2]or_ln134_142_fu_21173_p3;
  wire [5:2]or_ln134_14_fu_3543_p3;
  wire [7:0]or_ln134_19_reg_23187;
  wire [5:2]or_ln134_1_fu_3368_p3;
  wire [7:0]or_ln134_1_reg_22836;
  wire [5:2]or_ln134_20_reg_23205;
  wire [7:0]or_ln134_21_reg_23217;
  wire [7:2]or_ln134_22_reg_23223;
  wire [7:0]or_ln134_27_fu_5245_p3;
  wire [7:2]or_ln134_28_fu_5251_p3;
  wire [7:2]or_ln134_29_fu_5257_p3;
  wire [4:2]or_ln134_2_fu_2654_p3;
  wire [7:0]or_ln134_2_reg_22667;
  wire [5:2]or_ln134_30_fu_5263_p3;
  wire [7:1]or_ln134_31_fu_6373_p3;
  wire [7:0]or_ln134_32_fu_6379_p3;
  wire [4:2]or_ln134_33_fu_6385_p3;
  wire [4:2]or_ln134_34_fu_6391_p3;
  wire [7:0]or_ln134_35_fu_8469_p3;
  wire [5:2]or_ln134_36_fu_8475_p3;
  wire [7:0]or_ln134_37_fu_8481_p3;
  wire [7:2]or_ln134_38_fu_8487_p3;
  wire [7:0]or_ln134_3_fu_3374_p3;
  wire [7:0]or_ln134_3_reg_22841;
  wire [7:0]or_ln134_43_fu_7517_p3;
  wire [7:2]or_ln134_44_fu_7523_p3;
  wire [7:0]or_ln134_45_fu_7529_p3;
  wire [5:2]or_ln134_46_fu_7535_p3;
  wire [7:1]or_ln134_47_fu_8645_p3;
  wire [7:0]or_ln134_48_fu_8651_p3;
  wire [4:2]or_ln134_49_fu_8657_p3;
  wire [7:1]or_ln134_4_fu_2660_p3;
  wire [7:0]or_ln134_4_reg_22672;
  wire [4:2]or_ln134_50_fu_8663_p3;
  wire [7:0]or_ln134_51_fu_10741_p3;
  wire [5:2]or_ln134_52_fu_10747_p3;
  wire [7:0]or_ln134_53_fu_10753_p3;
  wire [7:2]or_ln134_54_fu_10759_p3;
  wire [7:0]or_ln134_59_fu_9789_p3;
  wire [7:0]or_ln134_5_fu_4529_p3;
  wire [7:2]or_ln134_60_fu_9795_p3;
  wire [7:0]or_ln134_61_fu_9801_p3;
  wire [5:2]or_ln134_62_fu_9807_p3;
  wire [7:1]or_ln134_63_fu_10917_p3;
  wire [7:0]or_ln134_64_fu_10923_p3;
  wire [4:2]or_ln134_65_fu_10929_p3;
  wire [4:2]or_ln134_66_fu_10935_p3;
  wire [7:0]or_ln134_67_fu_12782_p3;
  wire [7:2]or_ln134_68_fu_12788_p3;
  wire [7:0]or_ln134_69_fu_12794_p3;
  wire [4:2]or_ln134_6_fu_2865_p3;
  wire [7:0]or_ln134_6_reg_22720;
  wire [5:2]or_ln134_70_fu_12800_p3;
  wire [7:0]or_ln134_75_fu_12061_p3;
  wire [7:2]or_ln134_76_fu_12067_p3;
  wire [7:2]or_ln134_77_fu_12073_p3;
  wire [5:2]or_ln134_78_fu_12079_p3;
  wire [4:2]or_ln134_81_fu_13168_p3;
  wire [7:0]or_ln134_83_fu_15290_p3;
  wire [7:2]or_ln134_84_fu_15296_p3;
  wire [7:0]or_ln134_85_fu_15302_p3;
  wire [5:2]or_ln134_86_fu_15308_p3;
  wire [7:1]or_ln134_8_fu_4619_p3;
  wire [7:0]or_ln134_91_fu_14456_p3;
  wire [7:2]or_ln134_92_fu_14462_p3;
  wire [7:0]or_ln134_93_fu_14468_p3;
  wire [5:2]or_ln134_94_fu_14474_p3;
  wire [7:0]or_ln134_95_fu_15466_p3;
  wire [7:1]or_ln134_96_fu_15472_p3;
  wire [4:2]or_ln134_97_fu_15478_p3;
  wire [4:2]or_ln134_98_fu_15484_p3;
  wire [7:0]or_ln134_99_fu_17562_p3;
  wire [5:2]or_ln134_9_fu_3199_p3;
  wire [7:0]or_ln134_9_reg_22794;
  wire [7:0]or_ln134_s_fu_3205_p3;
  wire [7:0]or_ln134_s_reg_22799;
  wire [4:2]or_ln_fu_2871_p3;
  wire [7:0]or_ln_reg_22725;
  wire [7:0]p_1_in;
  wire [7:0]reg_1816;
  wire [7:0]reg_1822;
  wire \reg_1822[7]_i_3_n_0 ;
  wire \reg_1822[7]_i_5_n_0 ;
  wire [7:0]reg_1828;
  wire \reg_1828[7]_i_3_n_0 ;
  wire reg_1834;
  wire \reg_1834_reg_n_0_[0] ;
  wire \reg_1834_reg_n_0_[1] ;
  wire \reg_1834_reg_n_0_[2] ;
  wire \reg_1834_reg_n_0_[3] ;
  wire \reg_1834_reg_n_0_[4] ;
  wire \reg_1834_reg_n_0_[5] ;
  wire \reg_1834_reg_n_0_[6] ;
  wire \reg_1834_reg_n_0_[7] ;
  wire reg_1842;
  wire \reg_1842[7]_i_3_n_0 ;
  wire \reg_1842[7]_i_4_n_0 ;
  wire \reg_1842[7]_i_6_n_0 ;
  wire \reg_1842[7]_i_7_n_0 ;
  wire \reg_1842[7]_i_8_n_0 ;
  wire \reg_1842[7]_i_9_n_0 ;
  wire \reg_1842_reg_n_0_[0] ;
  wire \reg_1842_reg_n_0_[1] ;
  wire \reg_1842_reg_n_0_[2] ;
  wire \reg_1842_reg_n_0_[3] ;
  wire \reg_1842_reg_n_0_[4] ;
  wire \reg_1842_reg_n_0_[5] ;
  wire \reg_1842_reg_n_0_[6] ;
  wire \reg_1842_reg_n_0_[7] ;
  wire reg_1850;
  wire \reg_1850[7]_i_3_n_0 ;
  wire \reg_1850[7]_i_4_n_0 ;
  wire \reg_1850[7]_i_5_n_0 ;
  wire \reg_1850[7]_i_7_n_0 ;
  wire \reg_1850_reg_n_0_[0] ;
  wire \reg_1850_reg_n_0_[1] ;
  wire \reg_1850_reg_n_0_[2] ;
  wire \reg_1850_reg_n_0_[3] ;
  wire \reg_1850_reg_n_0_[4] ;
  wire \reg_1850_reg_n_0_[5] ;
  wire \reg_1850_reg_n_0_[6] ;
  wire \reg_1850_reg_n_0_[7] ;
  wire [7:0]reg_1858;
  wire \reg_1858[7]_i_3_n_0 ;
  wire [7:0]reg_1864;
  wire \reg_1864[7]_i_1_n_0 ;
  wire \reg_1864[7]_i_3_n_0 ;
  wire \reg_1864[7]_i_5_n_0 ;
  wire [7:0]reg_1871;
  wire \reg_1871[7]_i_1_n_0 ;
  wire \reg_1871[7]_i_3_n_0 ;
  wire \reg_1871[7]_i_4_n_0 ;
  wire reg_1877;
  wire \reg_1877_reg_n_0_[0] ;
  wire \reg_1877_reg_n_0_[1] ;
  wire \reg_1877_reg_n_0_[2] ;
  wire \reg_1877_reg_n_0_[3] ;
  wire \reg_1877_reg_n_0_[4] ;
  wire \reg_1877_reg_n_0_[5] ;
  wire \reg_1877_reg_n_0_[6] ;
  wire \reg_1877_reg_n_0_[7] ;
  wire [7:0]reg_1882;
  wire reg_188212_out;
  wire \reg_1882[7]_i_1_n_0 ;
  wire \reg_1882[7]_i_3_n_0 ;
  wire \reg_1882[7]_i_5_n_0 ;
  wire [7:0]reg_1889;
  wire \reg_1889[7]_i_1_n_0 ;
  wire \reg_1889[7]_i_3_n_0 ;
  wire \reg_1889[7]_i_4_n_0 ;
  wire reg_1895;
  wire \reg_1895_reg_n_0_[0] ;
  wire \reg_1895_reg_n_0_[1] ;
  wire \reg_1895_reg_n_0_[2] ;
  wire \reg_1895_reg_n_0_[3] ;
  wire \reg_1895_reg_n_0_[4] ;
  wire \reg_1895_reg_n_0_[5] ;
  wire \reg_1895_reg_n_0_[6] ;
  wire \reg_1895_reg_n_0_[7] ;
  wire [7:0]reg_1900;
  wire [7:0]reg_1904;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]x_116_fu_18277_p2;
  wire [7:0]x_116_reg_24992;
  wire [3:0]x_assign_100_reg_24161;
  wire [7:0]x_assign_102_reg_24177;
  wire [7:0]x_assign_103_reg_24183;
  wire [3:0]x_assign_105_reg_24199;
  wire [3:0]x_assign_112_reg_24049;
  wire [7:0]x_assign_114_reg_24065;
  wire [7:0]x_assign_115_reg_24071;
  wire [7:0]x_assign_117_reg_24087;
  wire [7:0]x_assign_123_reg_24240;
  wire [3:0]x_assign_124_reg_24484;
  wire [7:0]x_assign_126_reg_24500;
  wire [7:0]x_assign_127_reg_24506;
  wire [3:0]x_assign_129_reg_24428;
  wire [7:0]x_assign_12_reg_22956;
  wire [3:0]x_assign_136_reg_24349;
  wire [7:0]x_assign_138_reg_24365;
  wire [7:0]x_assign_139_reg_24371;
  wire [3:1]x_assign_13_reg_22997;
  wire [3:0]x_assign_141_reg_24387;
  wire [7:0]x_assign_144_reg_24532;
  wire [3:1]x_assign_145_reg_24538;
  wire [7:1]x_assign_146_reg_24554;
  wire [7:0]x_assign_147_reg_24570;
  wire [3:0]x_assign_148_reg_24804;
  wire [7:0]x_assign_150_reg_24820;
  wire [7:0]x_assign_151_reg_24826;
  wire [3:0]x_assign_153_reg_24842;
  wire [7:1]x_assign_15_reg_22900;
  wire [3:0]x_assign_160_reg_24680;
  wire [7:0]x_assign_162_reg_24696;
  wire [7:0]x_assign_163_reg_24702;
  wire [3:0]x_assign_165_reg_24718;
  wire [7:0]x_assign_168_reg_24868;
  wire [3:1]x_assign_169_reg_24874;
  wire [7:0]x_assign_16_reg_22773;
  wire [7:1]x_assign_170_reg_24890;
  wire [7:0]x_assign_171_reg_24906;
  wire [3:0]x_assign_172_reg_25140;
  wire [7:0]x_assign_174_reg_25156;
  wire [7:0]x_assign_175_reg_25162;
  wire [7:0]x_assign_177_reg_25178;
  wire [7:0]x_assign_184_reg_25016;
  wire [7:0]x_assign_186_reg_25032;
  wire [7:0]x_assign_187_reg_25038;
  wire [7:0]x_assign_189_reg_25054;
  wire [7:0]x_assign_18_reg_22815;
  wire [7:0]x_assign_192_reg_25204;
  wire [3:1]x_assign_193_reg_25210;
  wire [7:1]x_assign_194_reg_25226;
  wire [7:1]x_assign_195_reg_25242;
  wire [3:0]x_assign_196_reg_25445;
  wire [7:0]x_assign_198_reg_25461;
  wire [7:0]x_assign_199_reg_25467;
  wire [3:0]x_assign_19_reg_22857;
  wire [7:1]x_assign_1_reg_22549;
  wire [7:0]x_assign_201_reg_25483;
  wire [7:0]x_assign_210_reg_25357;
  wire [7:0]x_assign_211_reg_25363;
  wire [7:0]x_assign_21_reg_22741;
  wire [3:0]x_assign_28_reg_23181;
  wire [7:0]x_assign_2_reg_22461;
  wire [7:0]x_assign_30_reg_23193;
  wire [7:0]x_assign_31_reg_23199;
  wire [3:0]x_assign_33_reg_23211;
  wire [7:0]x_assign_3_reg_22616;
  wire [3:0]x_assign_40_reg_23057;
  wire [7:0]x_assign_42_reg_23073;
  wire [7:0]x_assign_43_reg_23079;
  wire [7:0]x_assign_45_reg_23095;
  wire [7:0]x_assign_48_reg_23229;
  wire [7:1]x_assign_49_reg_23235;
  wire [4:2]x_assign_4_fu_2483_p3;
  wire [3:1]x_assign_50_reg_23251;
  wire [7:0]x_assign_51_reg_23267;
  wire [3:0]x_assign_52_reg_23501;
  wire [7:0]x_assign_54_reg_23517;
  wire [7:0]x_assign_55_reg_23523;
  wire [3:0]x_assign_57_reg_23539;
  wire [3:0]x_assign_5_reg_22647;
  wire [3:0]x_assign_64_reg_23377;
  wire [4:2]x_assign_65_fu_7081_p3;
  wire [7:0]x_assign_66_reg_23393;
  wire [7:0]x_assign_67_reg_23399;
  wire [4:2]x_assign_68_fu_7241_p3;
  wire [3:0]x_assign_69_reg_23415;
  wire [7:0]x_assign_6_reg_22523;
  wire [4:2]x_assign_70_fu_7359_p3;
  wire [7:0]x_assign_72_reg_23565;
  wire [7:1]x_assign_73_reg_23571;
  wire [3:1]x_assign_74_reg_23587;
  wire [7:0]x_assign_75_reg_23603;
  wire [3:0]x_assign_76_reg_23837;
  wire [7:0]x_assign_78_reg_23853;
  wire [7:0]x_assign_79_reg_23859;
  wire [3:0]x_assign_81_reg_23875;
  wire [3:0]x_assign_88_reg_23713;
  wire [7:0]x_assign_90_reg_23729;
  wire [7:0]x_assign_91_reg_23735;
  wire [3:0]x_assign_93_reg_23751;
  wire [7:0]x_assign_96_reg_23901;
  wire [7:1]x_assign_97_reg_23907;
  wire [3:1]x_assign_98_reg_23923;
  wire [7:0]x_assign_99_reg_23939;
  wire [7:0]x_assign_9_reg_22585;
  wire [7:0]x_assign_s_reg_22492;
  wire [7:0]xor_ln124_100_fu_7589_p2;
  wire [7:0]xor_ln124_100_reg_23466;
  wire [7:0]xor_ln124_101_fu_7616_p2;
  wire [7:0]xor_ln124_101_reg_23471;
  wire [7:0]xor_ln124_102_fu_7643_p2;
  wire [7:0]xor_ln124_102_reg_23476;
  wire [7:0]xor_ln124_107_fu_8691_p2;
  wire [7:0]xor_ln124_107_reg_23649;
  wire [7:0]xor_ln124_108_fu_8719_p2;
  wire [7:0]xor_ln124_108_reg_23654;
  wire [7:0]xor_ln124_109_fu_8747_p2;
  wire [7:0]xor_ln124_109_reg_23659;
  wire [7:0]xor_ln124_110_fu_8775_p2;
  wire [7:0]xor_ln124_110_reg_23664;
  wire [7:0]xor_ln124_11_fu_2849_p2;
  wire [7:0]xor_ln124_11_reg_22704;
  wire [7:0]xor_ln124_123_fu_11456_p2;
  wire [7:0]xor_ln124_123_reg_24025;
  wire [7:0]xor_ln124_124_fu_11485_p2;
  wire [7:0]xor_ln124_124_reg_24031;
  wire [7:0]xor_ln124_125_fu_11514_p2;
  wire [7:0]xor_ln124_125_reg_24037;
  wire [7:0]xor_ln124_126_fu_11543_p2;
  wire [7:0]xor_ln124_126_reg_24043;
  wire [7:0]xor_ln124_131_fu_9834_p2;
  wire [7:0]xor_ln124_131_reg_23797;
  wire [7:0]xor_ln124_132_fu_9861_p2;
  wire [7:0]xor_ln124_132_reg_23802;
  wire [7:0]xor_ln124_133_fu_9888_p2;
  wire [7:0]xor_ln124_133_reg_23807;
  wire [7:0]xor_ln124_134_fu_9915_p2;
  wire [7:0]xor_ln124_134_reg_23812;
  wire [7:0]xor_ln124_139_fu_10963_p2;
  wire [7:0]xor_ln124_139_reg_23985;
  wire [7:0]xor_ln124_13_fu_2905_p2;
  wire [7:0]xor_ln124_13_reg_22730;
  wire [7:0]xor_ln124_140_fu_10991_p2;
  wire [7:0]xor_ln124_140_reg_23990;
  wire [7:0]xor_ln124_141_fu_11019_p2;
  wire [7:0]xor_ln124_141_reg_23995;
  wire [7:0]xor_ln124_142_fu_11047_p2;
  wire [7:0]xor_ln124_142_reg_24000;
  wire [7:0]xor_ln124_14_fu_3065_p2;
  wire [7:0]xor_ln124_14_reg_22762;
  wire [7:0]xor_ln124_155_fu_13693_p2;
  wire [7:0]xor_ln124_155_reg_24300;
  wire [7:0]xor_ln124_156_fu_13722_p2;
  wire [7:0]xor_ln124_156_reg_24306;
  wire [7:0]xor_ln124_157_fu_13751_p2;
  wire [7:0]xor_ln124_157_reg_24312;
  wire [7:0]xor_ln124_158_fu_13780_p2;
  wire [7:0]xor_ln124_158_reg_24318;
  wire [7:0]xor_ln124_163_fu_12106_p2;
  wire [7:0]xor_ln124_163_reg_24133;
  wire [7:0]xor_ln124_164_fu_12133_p2;
  wire [7:0]xor_ln124_164_reg_24138;
  wire [7:0]xor_ln124_165_fu_12160_p2;
  wire [7:0]xor_ln124_165_reg_24144;
  wire [7:0]xor_ln124_166_fu_12187_p2;
  wire [7:0]xor_ln124_166_reg_24150;
  wire [7:0]xor_ln124_171_fu_13240_p2;
  wire [7:0]xor_ln124_171_reg_24276;
  wire [7:0]xor_ln124_172_fu_13269_p2;
  wire [7:0]xor_ln124_172_reg_24282;
  wire [7:0]xor_ln124_173_fu_13299_p2;
  wire [7:0]xor_ln124_173_reg_24288;
  wire [7:0]xor_ln124_174_fu_13328_p2;
  wire [7:0]xor_ln124_174_reg_24294;
  wire [7:0]xor_ln124_187_fu_16005_p2;
  wire [7:0]xor_ln124_187_reg_24656;
  wire [7:0]xor_ln124_188_fu_16034_p2;
  wire [7:0]xor_ln124_188_reg_24662;
  wire [7:0]xor_ln124_189_fu_16063_p2;
  wire [7:0]xor_ln124_189_reg_24668;
  wire [7:0]xor_ln124_190_fu_16092_p2;
  wire [7:0]xor_ln124_190_reg_24674;
  wire [7:0]xor_ln124_195_fu_14501_p2;
  wire [7:0]xor_ln124_195_reg_24444;
  wire [7:0]xor_ln124_196_fu_14528_p2;
  wire [7:0]xor_ln124_196_reg_24449;
  wire [7:0]xor_ln124_197_fu_14555_p2;
  wire [7:0]xor_ln124_197_reg_24454;
  wire [7:0]xor_ln124_198_fu_14582_p2;
  wire [7:0]xor_ln124_198_reg_24459;
  wire [7:0]xor_ln124_19_fu_3234_p2;
  wire [7:0]xor_ln124_19_reg_22804;
  wire [7:0]xor_ln124_203_fu_15512_p2;
  wire [7:0]xor_ln124_203_reg_24616;
  wire [7:0]xor_ln124_204_fu_15540_p2;
  wire [7:0]xor_ln124_204_reg_24621;
  wire [7:0]xor_ln124_205_fu_15568_p2;
  wire [7:0]xor_ln124_205_reg_24626;
  wire [7:0]xor_ln124_206_fu_15596_p2;
  wire [7:0]xor_ln124_206_reg_24631;
  wire [7:0]xor_ln124_20_fu_3403_p2;
  wire [7:0]xor_ln124_20_reg_22846;
  wire [7:0]xor_ln124_21_fu_3630_p2;
  wire [7:0]xor_ln124_21_reg_22889;
  wire [7:0]xor_ln124_220_fu_18306_p2;
  wire [7:0]xor_ln124_220_reg_24998;
  wire [7:0]xor_ln124_221_fu_18335_p2;
  wire [7:0]xor_ln124_221_reg_25004;
  wire [7:0]xor_ln124_222_fu_18364_p2;
  wire [7:0]xor_ln124_222_reg_25010;
  wire [7:0]xor_ln124_227_fu_16655_p2;
  wire [7:0]xor_ln124_227_reg_24764;
  wire [7:0]xor_ln124_228_fu_16682_p2;
  wire [7:0]xor_ln124_228_reg_24769;
  wire [7:0]xor_ln124_229_fu_16709_p2;
  wire [7:0]xor_ln124_229_reg_24774;
  wire [7:0]xor_ln124_22_fu_3850_p2;
  wire [7:0]xor_ln124_22_reg_22946;
  wire [7:0]xor_ln124_230_fu_16736_p2;
  wire [7:0]xor_ln124_230_reg_24779;
  wire [7:0]xor_ln124_235_fu_17784_p2;
  wire [7:0]xor_ln124_235_reg_24952;
  wire [7:0]xor_ln124_236_fu_17812_p2;
  wire [7:0]xor_ln124_236_reg_24957;
  wire [7:0]xor_ln124_237_fu_17840_p2;
  wire [7:0]xor_ln124_237_reg_24962;
  wire [7:0]xor_ln124_238_fu_17868_p2;
  wire [7:0]xor_ln124_238_reg_24967;
  wire [7:0]xor_ln124_250_fu_20544_p2;
  wire [7:0]xor_ln124_250_reg_25323;
  wire [7:0]xor_ln124_251_fu_20573_p2;
  wire [7:0]xor_ln124_251_reg_25329;
  wire [7:0]xor_ln124_252_fu_20602_p2;
  wire [7:0]xor_ln124_252_reg_25335;
  wire [7:0]xor_ln124_253_fu_20631_p2;
  wire [7:0]xor_ln124_253_reg_25341;
  wire [7:0]xor_ln124_258_fu_18921_p2;
  wire [7:0]xor_ln124_258_reg_25100;
  wire [7:0]xor_ln124_259_fu_18948_p2;
  wire [7:0]xor_ln124_259_reg_25105;
  wire [7:0]xor_ln124_260_fu_18975_p2;
  wire [7:0]xor_ln124_260_reg_25110;
  wire [7:0]xor_ln124_261_fu_19002_p2;
  wire [7:0]xor_ln124_261_reg_25115;
  wire [7:0]xor_ln124_267_fu_20079_p2;
  wire [7:0]xor_ln124_267_reg_25288;
  wire [7:0]xor_ln124_268_fu_20107_p2;
  wire [7:0]xor_ln124_268_reg_25293;
  wire [7:0]xor_ln124_269_fu_20135_p2;
  wire [7:0]xor_ln124_269_reg_25298;
  wire [7:0]xor_ln124_275_fu_21846_p2;
  wire [7:0]xor_ln124_275_reg_25509;
  wire [7:1]xor_ln124_276_fu_21873_p2;
  wire [7:0]xor_ln124_276_reg_25514;
  wire [7:0]xor_ln124_277_fu_21900_p2;
  wire [7:0]xor_ln124_277_reg_25519;
  wire [7:0]xor_ln124_27_fu_4647_p2;
  wire [7:0]xor_ln124_27_reg_23033;
  wire [7:0]xor_ln124_28_fu_4674_p2;
  wire [7:0]xor_ln124_28_reg_23039;
  wire [7:0]xor_ln124_294_fu_22315_p2;
  wire [7:0]xor_ln124_294_reg_25544;
  wire [7:0]xor_ln124_295_fu_22350_p2;
  wire [7:0]xor_ln124_295_reg_25549;
  wire [7:0]xor_ln124_296_fu_22385_p2;
  wire [7:0]xor_ln124_296_reg_25554;
  wire [7:0]xor_ln124_297_fu_22420_p2;
  wire [7:0]xor_ln124_297_reg_25559;
  wire [7:0]xor_ln124_298_fu_21206_p2;
  wire [7:0]xor_ln124_298_reg_25425;
  wire [7:0]xor_ln124_299_fu_21239_p2;
  wire [7:0]xor_ln124_299_reg_25430;
  wire [7:0]xor_ln124_29_fu_4701_p2;
  wire [7:0]xor_ln124_29_reg_23045;
  wire [6:1]xor_ln124_300_fu_21267_p2;
  wire [7:0]xor_ln124_300_reg_25435;
  wire \xor_ln124_300_reg_25435[0]_i_1_n_0 ;
  wire \xor_ln124_300_reg_25435[4]_i_1_n_0 ;
  wire \xor_ln124_300_reg_25435[7]_i_1_n_0 ;
  wire [6:0]xor_ln124_301_fu_21295_p2;
  wire [7:0]xor_ln124_301_reg_25440;
  wire \xor_ln124_301_reg_25440[3]_i_1_n_0 ;
  wire \xor_ln124_301_reg_25440[7]_i_1_n_0 ;
  wire [7:0]xor_ln124_30_fu_4727_p2;
  wire [7:0]xor_ln124_30_reg_23051;
  wire [7:0]xor_ln124_35_fu_3755_p2;
  wire [7:0]xor_ln124_35_reg_22916;
  wire [7:0]xor_ln124_36_fu_3571_p2;
  wire [7:0]xor_ln124_36_reg_22872;
  wire [7:0]xor_ln124_37_fu_3782_p2;
  wire [7:0]xor_ln124_37_reg_22921;
  wire [7:0]xor_ln124_38_fu_3598_p2;
  wire [7:0]xor_ln124_38_reg_22878;
  wire [7:0]xor_ln124_42_fu_2818_p2;
  wire [7:0]xor_ln124_42_reg_22693;
  wire [7:0]xor_ln124_43_fu_4309_p2;
  wire [7:0]xor_ln124_43_reg_22968;
  wire [7:0]xor_ln124_44_fu_4338_p2;
  wire [7:0]xor_ln124_44_reg_22974;
  wire [7:0]xor_ln124_45_fu_4367_p2;
  wire [7:0]xor_ln124_45_reg_22980;
  wire [7:0]xor_ln124_46_fu_4397_p2;
  wire [7:0]xor_ln124_46_reg_22986;
  wire [7:0]xor_ln124_59_fu_6912_p2;
  wire [7:0]xor_ln124_59_reg_23353;
  wire [7:3]xor_ln124_5_fu_2694_p2;
  wire [7:0]xor_ln124_5_reg_22677;
  wire [7:0]xor_ln124_60_fu_6941_p2;
  wire [7:0]xor_ln124_60_reg_23359;
  wire [7:0]xor_ln124_61_fu_6970_p2;
  wire [7:0]xor_ln124_61_reg_23365;
  wire [7:0]xor_ln124_62_fu_6999_p2;
  wire [7:0]xor_ln124_62_reg_23371;
  wire [7:0]xor_ln124_67_fu_5290_p2;
  wire [7:0]xor_ln124_67_reg_23141;
  wire [7:0]xor_ln124_68_fu_5317_p2;
  wire [7:0]xor_ln124_68_reg_23146;
  wire [7:0]xor_ln124_69_fu_5344_p2;
  wire [7:0]xor_ln124_69_reg_23151;
  wire [7:0]xor_ln124_70_fu_5371_p2;
  wire [7:0]xor_ln124_70_reg_23156;
  wire [7:0]xor_ln124_75_fu_6419_p2;
  wire [7:0]xor_ln124_75_reg_23313;
  wire [7:0]xor_ln124_76_fu_6447_p2;
  wire [7:0]xor_ln124_76_reg_23318;
  wire [7:0]xor_ln124_77_fu_6475_p2;
  wire [7:0]xor_ln124_77_reg_23323;
  wire [7:0]xor_ln124_78_fu_6503_p2;
  wire [7:0]xor_ln124_78_reg_23328;
  wire [7:0]xor_ln124_864_fu_21109_p2;
  wire [7:0]xor_ln124_864_reg_25399;
  wire [7:0]xor_ln124_91_fu_9184_p2;
  wire [7:0]xor_ln124_91_reg_23689;
  wire [7:0]xor_ln124_92_fu_9213_p2;
  wire [7:0]xor_ln124_92_reg_23695;
  wire [7:0]xor_ln124_93_fu_9242_p2;
  wire [7:0]xor_ln124_93_reg_23701;
  wire [7:0]xor_ln124_94_fu_9271_p2;
  wire [7:0]xor_ln124_94_reg_23707;
  wire [7:0]xor_ln124_99_fu_7562_p2;
  wire [7:0]xor_ln124_99_reg_23461;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(control_s_axi_U_n_124),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_125),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_130),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0080B080)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRARDADDR({control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79}),
        .D(xor_ln124_46_fu_4397_p2),
        .DOADO(clefia_s0_q2),
        .DOBDO(clefia_s0_q0),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[0] (clefia_s0_U_n_173),
        .\ap_CS_fsm_reg[0]_0 (clefia_s0_U_n_178),
        .\ap_CS_fsm_reg[0]_1 (clefia_s0_U_n_354),
        .\ap_CS_fsm_reg[10] (p_1_in),
        .\ap_CS_fsm_reg[11] (clefia_s0_U_n_159),
        .\ap_CS_fsm_reg[12] (clefia_s0_U_n_115),
        .\ap_CS_fsm_reg[13] (clefia_s0_U_n_118),
        .\ap_CS_fsm_reg[13]_0 (clefia_s0_U_n_157),
        .\ap_CS_fsm_reg[15] (clefia_s0_U_n_88),
        .\ap_CS_fsm_reg[15]_0 (clefia_s0_U_n_127),
        .\ap_CS_fsm_reg[15]_1 (clefia_s0_U_n_210),
        .\ap_CS_fsm_reg[2] (clefia_s0_U_n_119),
        .\ap_CS_fsm_reg[3] (clefia_s0_U_n_355),
        .\ap_CS_fsm_reg[4] (clefia_s0_U_n_126),
        .\ap_CS_fsm_reg[5] (clefia_s0_U_n_356),
        .\ap_CS_fsm_reg[7] (clefia_s0_U_n_136),
        .\ap_CS_fsm_reg[9] (clefia_s0_U_n_141),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s0_U_n_89),
        .ap_enable_reg_pp0_iter2_reg_0(clefia_s0_U_n_103),
        .ap_enable_reg_pp0_iter2_reg_1(clefia_s0_U_n_104),
        .ap_enable_reg_pp0_iter2_reg_2(clefia_s0_U_n_116),
        .ap_enable_reg_pp0_iter2_reg_3(clefia_s0_U_n_117),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce3(clefia_s0_ce3),
        .clefia_s0_ce4(clefia_s0_ce4),
        .\ct_load_10_reg_22601_reg[6] (xor_ln124_37_fu_3782_p2[6:1]),
        .\ct_load_9_reg_22570_reg[7] (xor_ln124_36_fu_3571_p2),
        .or_ln134_100_fu_17568_p3(or_ln134_100_fu_17568_p3),
        .or_ln134_101_fu_17574_p3({or_ln134_101_fu_17574_p3[7:5],or_ln134_101_fu_17574_p3[2:0]}),
        .or_ln134_107_fu_16610_p3(or_ln134_107_fu_16610_p3),
        .or_ln134_108_fu_16616_p3(or_ln134_108_fu_16616_p3),
        .or_ln134_109_fu_16622_p3({or_ln134_109_fu_16622_p3[7:6],or_ln134_109_fu_16622_p3[1:0]}),
        .or_ln134_111_fu_17738_p3(or_ln134_111_fu_17738_p3),
        .or_ln134_112_fu_17744_p3(or_ln134_112_fu_17744_p3),
        .or_ln134_115_fu_19828_p3({or_ln134_115_fu_19828_p3[7:6],or_ln134_115_fu_19828_p3[1:0]}),
        .or_ln134_116_fu_19834_p3(or_ln134_116_fu_19834_p3[7:6]),
        .or_ln134_117_fu_19840_p3(or_ln134_117_fu_19840_p3),
        .or_ln134_11_fu_3722_p3(or_ln134_11_fu_3722_p3),
        .or_ln134_123_fu_18876_p3({or_ln134_123_fu_18876_p3[7:2],or_ln134_123_fu_18876_p3[0]}),
        .or_ln134_124_fu_18882_p3(or_ln134_124_fu_18882_p3),
        .or_ln134_125_fu_18888_p3({or_ln134_125_fu_18888_p3[7:6],or_ln134_125_fu_18888_p3[0]}),
        .or_ln134_126_fu_18894_p3(or_ln134_126_fu_18894_p3[7]),
        .or_ln134_127_fu_20004_p3(or_ln134_127_fu_20004_p3),
        .or_ln134_128_fu_20010_p3(or_ln134_128_fu_20010_p3),
        .or_ln134_129_fu_20016_p3(or_ln134_129_fu_20016_p3),
        .or_ln134_12_fu_3728_p3(or_ln134_12_fu_3728_p3),
        .or_ln134_131_fu_21773_p3(or_ln134_131_fu_21773_p3),
        .or_ln134_132_fu_21779_p3(or_ln134_132_fu_21779_p3),
        .or_ln134_133_fu_21785_p3(or_ln134_133_fu_21785_p3[7:6]),
        .or_ln134_19_reg_23187(or_ln134_19_reg_23187),
        .\or_ln134_19_reg_23187_reg[4] (clefia_s0_U_n_526),
        .\or_ln134_19_reg_23187_reg[5] (clefia_s0_U_n_490),
        .or_ln134_21_reg_23217(or_ln134_21_reg_23217),
        .\or_ln134_21_reg_23217_reg[7] (clefia_s0_U_n_524),
        .or_ln134_22_reg_23223(or_ln134_22_reg_23223),
        .or_ln134_27_fu_5245_p3(or_ln134_27_fu_5245_p3),
        .or_ln134_28_fu_5251_p3(or_ln134_28_fu_5251_p3),
        .or_ln134_29_fu_5257_p3(or_ln134_29_fu_5257_p3[7:6]),
        .or_ln134_31_fu_6373_p3(or_ln134_31_fu_6373_p3),
        .or_ln134_32_fu_6379_p3({or_ln134_32_fu_6379_p3[7:2],or_ln134_32_fu_6379_p3[0]}),
        .or_ln134_35_fu_8469_p3({or_ln134_35_fu_8469_p3[7:6],or_ln134_35_fu_8469_p3[4:0]}),
        .or_ln134_37_fu_8481_p3({or_ln134_37_fu_8481_p3[7:6],or_ln134_37_fu_8481_p3[2:1]}),
        .or_ln134_38_fu_8487_p3({or_ln134_38_fu_8487_p3[7:6],or_ln134_38_fu_8487_p3[2]}),
        .or_ln134_43_fu_7517_p3(or_ln134_43_fu_7517_p3),
        .or_ln134_44_fu_7523_p3(or_ln134_44_fu_7523_p3),
        .or_ln134_45_fu_7529_p3({or_ln134_45_fu_7529_p3[7:6],or_ln134_45_fu_7529_p3[1:0]}),
        .or_ln134_47_fu_8645_p3(or_ln134_47_fu_8645_p3),
        .or_ln134_48_fu_8651_p3(or_ln134_48_fu_8651_p3),
        .or_ln134_51_fu_10741_p3({or_ln134_51_fu_10741_p3[7:5],or_ln134_51_fu_10741_p3[3],or_ln134_51_fu_10741_p3[1:0]}),
        .or_ln134_53_fu_10753_p3(or_ln134_53_fu_10753_p3),
        .or_ln134_54_fu_10759_p3(or_ln134_54_fu_10759_p3),
        .or_ln134_59_fu_9789_p3(or_ln134_59_fu_9789_p3),
        .or_ln134_60_fu_9795_p3(or_ln134_60_fu_9795_p3),
        .or_ln134_61_fu_9801_p3({or_ln134_61_fu_9801_p3[7:6],or_ln134_61_fu_9801_p3[1:0]}),
        .or_ln134_63_fu_10917_p3(or_ln134_63_fu_10917_p3),
        .or_ln134_64_fu_10923_p3(or_ln134_64_fu_10923_p3),
        .or_ln134_67_fu_12782_p3(or_ln134_67_fu_12782_p3),
        .or_ln134_68_fu_12788_p3(or_ln134_68_fu_12788_p3),
        .or_ln134_69_fu_12794_p3({or_ln134_69_fu_12794_p3[7:6],or_ln134_69_fu_12794_p3[1:0]}),
        .or_ln134_75_fu_12061_p3(or_ln134_75_fu_12061_p3),
        .or_ln134_76_fu_12067_p3(or_ln134_76_fu_12067_p3),
        .or_ln134_83_fu_15290_p3({or_ln134_83_fu_15290_p3[7:6],or_ln134_83_fu_15290_p3[1:0]}),
        .or_ln134_84_fu_15296_p3(or_ln134_84_fu_15296_p3[7:6]),
        .or_ln134_85_fu_15302_p3(or_ln134_85_fu_15302_p3),
        .or_ln134_91_fu_14456_p3(or_ln134_91_fu_14456_p3),
        .or_ln134_92_fu_14462_p3(or_ln134_92_fu_14462_p3),
        .or_ln134_93_fu_14468_p3({or_ln134_93_fu_14468_p3[7:6],or_ln134_93_fu_14468_p3[1:0]}),
        .or_ln134_95_fu_15466_p3(or_ln134_95_fu_15466_p3),
        .or_ln134_96_fu_15472_p3(or_ln134_96_fu_15472_p3),
        .or_ln134_99_fu_17562_p3(or_ln134_99_fu_17562_p3),
        .q1_reg({xor_ln124_60_fu_6941_p2[7:5],clefia_s0_U_n_313,xor_ln124_60_fu_6941_p2[3:2],clefia_s0_U_n_316,xor_ln124_60_fu_6941_p2[0]}),
        .q1_reg_0({xor_ln124_297_fu_22420_p2[7:6],clefia_s0_U_n_417,xor_ln124_297_fu_22420_p2[4:0]}),
        .q1_reg_1(xor_ln124_204_reg_24621),
        .q2_reg_0({clefia_s0_U_n_64,clefia_s0_U_n_65,clefia_s0_U_n_66,clefia_s0_U_n_67,clefia_s0_U_n_68,clefia_s0_U_n_69,clefia_s0_U_n_70,clefia_s0_U_n_71}),
        .q2_reg_1({clefia_s0_U_n_201,clefia_s0_U_n_202,clefia_s0_U_n_203,clefia_s0_U_n_204,clefia_s0_U_n_205,clefia_s0_U_n_206,clefia_s0_U_n_207,clefia_s0_U_n_208}),
        .q2_reg_10({xor_ln124_188_fu_16034_p2[7:5],clefia_s0_U_n_297,xor_ln124_188_fu_16034_p2[3:0]}),
        .q2_reg_11({xor_ln124_124_fu_11485_p2[7:5],clefia_s0_U_n_305,xor_ln124_124_fu_11485_p2[3:2],clefia_s0_U_n_308,xor_ln124_124_fu_11485_p2[0]}),
        .q2_reg_12({xor_ln124_220_fu_18306_p2[7:5],clefia_s0_U_n_321,xor_ln124_220_fu_18306_p2[3:2],clefia_s0_U_n_324,xor_ln124_220_fu_18306_p2[0]}),
        .q2_reg_13(clefia_s0_U_n_332),
        .q2_reg_14({clefia_s0_U_n_333,clefia_s0_U_n_334,clefia_s0_U_n_335,clefia_s0_U_n_336}),
        .q2_reg_15(clefia_s0_U_n_337),
        .q2_reg_16(xor_ln124_158_fu_13780_p2),
        .q2_reg_17(clefia_s0_U_n_411),
        .q2_reg_18(xor_ln124_156_fu_13722_p2),
        .q2_reg_19(clefia_s0_U_n_439),
        .q2_reg_2(xor_ln124_250_fu_20544_p2[3:2]),
        .q2_reg_20(clefia_s0_U_n_441),
        .q2_reg_21(clefia_s0_U_n_446),
        .q2_reg_22(clefia_s0_U_n_483),
        .q2_reg_23(clefia_s0_U_n_484),
        .q2_reg_24({clefia_s0_U_n_485,clefia_s0_U_n_486,clefia_s0_U_n_487}),
        .q2_reg_25(clefia_s1_U_n_93),
        .q2_reg_26(clefia_s1_U_n_171),
        .q2_reg_27(clefia_s1_U_n_367),
        .q2_reg_28(clefia_s1_U_n_168),
        .q2_reg_29(clefia_s1_U_n_366),
        .q2_reg_3(xor_ln124_187_fu_16005_p2[3:2]),
        .q2_reg_30(clefia_s1_U_n_167),
        .q2_reg_31(clefia_s1_U_n_365),
        .q2_reg_32(clefia_s1_U_n_535),
        .q2_reg_33(clefia_s1_U_n_532),
        .q2_reg_34(clefia_s1_U_n_166),
        .q2_reg_35(clefia_s1_U_n_363),
        .q2_reg_36(clefia_s1_U_n_534),
        .q2_reg_37(clefia_s1_U_n_165),
        .q2_reg_38(clefia_s1_U_n_533),
        .q2_reg_39(clefia_s1_U_n_352),
        .q2_reg_4(xor_ln124_123_fu_11456_p2[3:2]),
        .q2_reg_40(clefia_s1_U_n_452),
        .q2_reg_41(clefia_s1_U_n_459),
        .q2_reg_42(clefia_s1_U_n_126),
        .q2_reg_43(clefia_s1_U_n_125),
        .q2_reg_44(clefia_s1_U_n_128),
        .q2_reg_45(clefia_s1_U_n_180),
        .q2_reg_46(clefia_s1_U_n_127),
        .q2_reg_47(clefia_s1_U_n_451),
        .q2_reg_48(clefia_s1_U_n_519),
        .q2_reg_49(clefia_s1_U_n_494),
        .q2_reg_5(xor_ln124_171_fu_13240_p2[4]),
        .q2_reg_50(xor_ln124_124_reg_24031),
        .q2_reg_51(xor_ln124_165_reg_24144),
        .q2_reg_52(clefia_s1_U_n_526),
        .q2_reg_53(clefia_s1_U_n_530),
        .q2_reg_54(clefia_s1_U_n_524),
        .q2_reg_55(clefia_s1_U_n_179),
        .q2_reg_56(clefia_s1_U_n_474),
        .q2_reg_57(clefia_s1_U_n_477),
        .q2_reg_58(clefia_s1_U_n_517),
        .q2_reg_59(clefia_s1_U_n_482),
        .q2_reg_6(clefia_s0_U_n_276),
        .q2_reg_60(or_ln134_118_fu_19846_p3),
        .q2_reg_61(x_assign_172_reg_25140),
        .q2_reg_7(clefia_s0_U_n_277),
        .q2_reg_8({xor_ln124_92_fu_9213_p2[7:5],clefia_s0_U_n_281,xor_ln124_92_fu_9213_p2[3:2],clefia_s0_U_n_284,xor_ln124_92_fu_9213_p2[0]}),
        .q2_reg_9({xor_ln124_251_fu_20573_p2[7:5],clefia_s0_U_n_289,xor_ln124_251_fu_20573_p2[3:2],clefia_s0_U_n_292,xor_ln124_251_fu_20573_p2[0]}),
        .q2_reg_i_138_0(xor_ln124_61_reg_23365),
        .q2_reg_i_138_1(xor_ln124_29_reg_23045),
        .q2_reg_i_163_0(or_ln134_130_fu_20022_p3),
        .q2_reg_i_165_0(or_ln134_98_fu_15484_p3),
        .q2_reg_i_165_1(or_ln134_97_fu_15478_p3),
        .q2_reg_i_167_0(or_ln134_66_fu_10935_p3),
        .q2_reg_i_167_1(or_ln134_65_fu_10929_p3),
        .q2_reg_i_168_0(or_ln134_50_fu_8663_p3),
        .q2_reg_i_168_1(or_ln134_49_fu_8657_p3),
        .q2_reg_i_174_0(x_assign_69_reg_23415),
        .q2_reg_i_174_1(x_assign_64_reg_23377),
        .q2_reg_i_24_0(xor_ln124_158_reg_24318),
        .q2_reg_i_24_1(xor_ln124_174_reg_24294),
        .q2_reg_i_24_2(clefia_s1_U_n_354),
        .q2_reg_i_24_3(xor_ln124_222_reg_25010),
        .q2_reg_i_24_4(xor_ln124_190_reg_24674),
        .q2_reg_i_27__0_0(xor_ln124_94_reg_23707),
        .q2_reg_i_27__0_1(xor_ln124_30_reg_23051),
        .q2_reg_i_27__0_2(xor_ln124_62_reg_23371),
        .q2_reg_i_29_0(clefia_s1_U_n_355),
        .q2_reg_i_32_0(clefia_s1_U_n_531),
        .q2_reg_i_38__0_0(clefia_s1_U_n_525),
        .q2_reg_i_44_0(clefia_s1_U_n_485),
        .q2_reg_i_47_0(clefia_s1_U_n_489),
        .q2_reg_i_52__0_0(clefia_s1_U_n_529),
        .q2_reg_i_52__0_1(clefia_s1_U_n_490),
        .q2_reg_i_58_0(clefia_s1_U_n_181),
        .q2_reg_i_61_0(xor_ln124_253_reg_25341),
        .q2_reg_i_65__0_0(clefia_s1_U_n_183),
        .q2_reg_i_67_0(clefia_s1_U_n_500),
        .q2_reg_i_70_0(clefia_s1_U_n_184),
        .q2_reg_i_71_0(clefia_s1_U_n_502),
        .q2_reg_i_74_0(clefia_s1_U_n_187),
        .q2_reg_i_74_1(clefia_s1_U_n_518),
        .q2_reg_i_74_2(or_ln134_33_fu_6385_p3),
        .q2_reg_i_74_3(or_ln134_34_fu_6391_p3),
        .q2_reg_i_76_0(clefia_s1_U_n_486),
        .q2_reg_i_78_0(clefia_s1_U_n_507),
        .q2_reg_i_81_0(clefia_s1_U_n_186),
        .q2_reg_i_86_0(clefia_s1_U_n_491),
        .q2_reg_i_88_0(clefia_s1_U_n_510),
        .q2_reg_i_91_0(clefia_s1_U_n_185),
        .q2_reg_i_92_0(clefia_s1_U_n_513),
        .q3_reg_0(clefia_s0_q3),
        .q3_reg_1(clefia_s0_q1),
        .q3_reg_10(xor_ln124_864_fu_21109_p2),
        .q3_reg_11(clefia_s0_U_n_410),
        .q3_reg_12(clefia_s0_U_n_440),
        .q3_reg_13(clefia_s0_U_n_442),
        .q3_reg_14({clefia_s0_U_n_447,clefia_s0_U_n_448,clefia_s0_U_n_449}),
        .q3_reg_15(clefia_s0_U_n_582),
        .q3_reg_16(clefia_s0_U_n_583),
        .q3_reg_17(clefia_s0_U_n_584),
        .q3_reg_18(clefia_s1_U_n_114),
        .q3_reg_19(clefia_s1_U_n_559),
        .q3_reg_2(clefia_s0_U_n_50),
        .q3_reg_20(clefia_s1_U_n_552),
        .q3_reg_21(clefia_s1_U_n_142),
        .q3_reg_22(clefia_s1_U_n_562),
        .q3_reg_23(clefia_s1_U_n_563),
        .q3_reg_24(xor_ln124_220_reg_24998),
        .q3_reg_25(clefia_s1_U_n_115),
        .q3_reg_26(control_s_axi_U_n_123),
        .q3_reg_27(control_s_axi_U_n_122),
        .q3_reg_28(control_s_axi_U_n_121),
        .q3_reg_29(control_s_axi_U_n_120),
        .q3_reg_3(clefia_s0_U_n_52),
        .q3_reg_30(control_s_axi_U_n_119),
        .q3_reg_31(control_s_axi_U_n_118),
        .q3_reg_32(clefia_s1_U_n_561),
        .q3_reg_33(clefia_s1_U_n_141),
        .q3_reg_34(clefia_s1_U_n_547),
        .q3_reg_35(clefia_s1_U_n_155),
        .q3_reg_36(clefia_s1_U_n_560),
        .q3_reg_37(clefia_s1_U_n_558),
        .q3_reg_38(clefia_s1_U_n_557),
        .q3_reg_39(clefia_s1_U_n_140),
        .q3_reg_4(clefia_s0_U_n_54),
        .q3_reg_40(clefia_s1_U_n_540),
        .q3_reg_41(clefia_s1_U_n_172),
        .q3_reg_42(clefia_s1_U_n_541),
        .q3_reg_43(clefia_s1_U_n_543),
        .q3_reg_44(xor_ln124_92_reg_23695),
        .q3_reg_45(clefia_s1_U_n_544),
        .q3_reg_46(clefia_s1_U_n_545),
        .q3_reg_47(clefia_s1_U_n_548),
        .q3_reg_48(clefia_s1_U_n_553),
        .q3_reg_49(xor_ln124_235_reg_24952[3:2]),
        .q3_reg_5({clefia_s0_U_n_72,clefia_s0_U_n_73,clefia_s0_U_n_74,clefia_s0_U_n_75,clefia_s0_U_n_76,clefia_s0_U_n_77,clefia_s0_U_n_78,clefia_s0_U_n_79}),
        .q3_reg_50(x_assign_198_reg_25461[3:2]),
        .q3_reg_6({clefia_s0_U_n_80,clefia_s0_U_n_81,clefia_s0_U_n_82,clefia_s0_U_n_83,clefia_s0_U_n_84,clefia_s0_U_n_85,clefia_s0_U_n_86,clefia_s0_U_n_87}),
        .q3_reg_7({clefia_s0_U_n_142,clefia_s0_U_n_143,clefia_s0_U_n_144,clefia_s0_U_n_145,clefia_s0_U_n_146,clefia_s0_U_n_147,clefia_s0_U_n_148,clefia_s0_U_n_149}),
        .q3_reg_8({clefia_s0_U_n_363,clefia_s0_U_n_364,clefia_s0_U_n_365}),
        .q3_reg_9({clefia_s0_U_n_372,clefia_s0_U_n_373,clefia_s0_U_n_374}),
        .q3_reg_i_127_0(xor_ln124_155_reg_24300),
        .q3_reg_i_130_0(xor_ln124_59_reg_23353),
        .q3_reg_i_134_0(reg_1858),
        .q3_reg_i_134_1(xor_ln124_187_reg_24656),
        .q3_reg_i_21_0(xor_ln124_21_reg_22889),
        .q3_reg_i_21_1(xor_ln124_44_reg_22974),
        .q3_reg_i_21_2(xor_ln124_28_reg_23039),
        .q3_reg_i_21_3(xor_ln124_60_reg_23359),
        .q3_reg_i_23_0(xor_ln124_156_reg_24306),
        .q3_reg_i_23_1(xor_ln124_172_reg_24282),
        .q3_reg_i_23_2(clefia_s1_U_n_550),
        .q3_reg_i_23_3(xor_ln124_188_reg_24662),
        .q3_reg_i_28_0(clefia_s1_U_n_551),
        .q3_reg_i_32_0(clefia_s1_U_n_182),
        .q3_reg_i_36_0(clefia_s1_U_n_546),
        .q3_reg_i_37_0(clefia_s1_U_n_364),
        .q3_reg_i_43_0(clefia_s1_U_n_554),
        .q3_reg_i_46_0(clefia_s1_U_n_555),
        .q3_reg_i_51_0(clefia_s1_U_n_556),
        .q3_reg_i_51_1(clefia_s1_U_n_516),
        .q3_reg_i_53_0(clefia_s1_U_n_549),
        .q3_reg_i_54_0(xor_ln124_126_reg_24043),
        .q3_reg_i_55_0(clefia_s1_U_n_476),
        .q3_reg_i_56_0(xor_ln124_251_reg_25329),
        .q3_reg_i_59_0(clefia_s1_U_n_501),
        .q3_reg_i_62_0(clefia_s1_U_n_479),
        .q3_reg_i_67_0(clefia_s1_U_n_481),
        .q3_reg_i_69_0(clefia_s1_U_n_506),
        .q3_reg_i_72_0(clefia_s1_U_n_484),
        .q3_reg_i_74_0(clefia_s1_U_n_488),
        .q3_reg_i_79_0(clefia_s1_U_n_528),
        .q3_reg_i_86_0(clefia_s1_U_n_493),
        .q3_reg_i_86_1(clefia_s1_U_n_542),
        .q3_reg_i_88_0(clefia_s1_U_n_515),
        .q3_reg_i_91_0(clefia_s1_U_n_496),
        .q3_reg_i_94_0(ct_load_10_reg_22601),
        .q4_reg_0({clefia_s0_q4[7:4],clefia_s0_q4[1:0]}),
        .q4_reg_1(x_assign_4_fu_2483_p3),
        .q4_reg_2(clefia_s0_U_n_51),
        .q4_reg_3(clefia_s0_U_n_53),
        .q4_reg_4(clefia_s0_U_n_55),
        .q4_reg_5(xor_ln124_38_fu_3598_p2),
        .q4_reg_6(xor_ln124_42_fu_2818_p2),
        .q4_reg_7({clefia_s0_U_n_480,clefia_s0_U_n_481,clefia_s0_U_n_482}),
        .q4_reg_i_109(x_assign_160_reg_24680),
        .q4_reg_i_109_0(x_assign_165_reg_24718),
        .\reg_1816_reg[0] (clefia_s1_U_n_113),
        .\reg_1816_reg[7] (ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .\reg_1828_reg[0] (\reg_1850[7]_i_5_n_0 ),
        .\reg_1828_reg[0]_0 (\reg_1828[7]_i_3_n_0 ),
        .\reg_1850_reg[4] (\reg_1850[7]_i_3_n_0 ),
        .\reg_1850_reg[7] (\reg_1850[7]_i_7_n_0 ),
        .\reg_1850_reg[7]_0 (\reg_1850[7]_i_4_n_0 ),
        .\reg_1858_reg[5] ({xor_ln124_204_fu_15540_p2[5],xor_ln124_204_fu_15540_p2[3],xor_ln124_204_fu_15540_p2[0]}),
        .\reg_1858_reg[6] ({xor_ln124_99_fu_7562_p2[6],xor_ln124_99_fu_7562_p2[3:0]}),
        .\reg_1858_reg[6]_0 ({xor_ln124_76_fu_6447_p2[6],xor_ln124_76_fu_6447_p2[3:2]}),
        .\reg_1864_reg[0] (\reg_1864[7]_i_5_n_0 ),
        .\reg_1871_reg[0] (\reg_1871[7]_i_4_n_0 ),
        .\reg_1877_reg[0] (\reg_1871[7]_i_3_n_0 ),
        .\reg_1882_reg[7] ({xor_ln124_78_fu_6503_p2[7],xor_ln124_78_fu_6503_p2[5]}),
        .\reg_1882_reg[7]_0 ({xor_ln124_206_fu_15596_p2[7],xor_ln124_206_fu_15596_p2[1]}),
        .\reg_1889_reg[3] (xor_ln124_267_fu_20079_p2[3]),
        .\reg_1889_reg[7] (xor_ln124_140_fu_10991_p2[7]),
        .\reg_1889_reg[7]_0 ({xor_ln124_260_fu_18975_p2[7],xor_ln124_260_fu_18975_p2[4:2],xor_ln124_260_fu_18975_p2[0]}),
        .\reg_1895_reg[7] ({xor_ln124_269_fu_20135_p2[7:6],xor_ln124_269_fu_20135_p2[2:1]}),
        .\reg_1895_reg[7]_0 ({xor_ln124_236_fu_17812_p2[7],xor_ln124_236_fu_17812_p2[3],xor_ln124_236_fu_17812_p2[1]}),
        .\reg_1904_reg[7] ({xor_ln124_238_fu_17868_p2[7],xor_ln124_238_fu_17868_p2[4]}),
        .\trunc_ln134_130_reg_23843_reg[4] (clefia_s0_U_n_209),
        .\trunc_ln134_134_reg_23865_reg[2] (clefia_s0_U_n_200),
        .\trunc_ln134_137_reg_23881_reg[3] (clefia_s0_U_n_542),
        .\trunc_ln134_137_reg_23881_reg[4] (clefia_s0_U_n_540),
        .\trunc_ln134_139_reg_23891_reg[1] (clefia_s0_U_n_546),
        .\trunc_ln134_139_reg_23891_reg[2] (clefia_s0_U_n_544),
        .\trunc_ln134_170_reg_24167_reg[3] (clefia_s0_U_n_133),
        .\trunc_ln134_170_reg_24167_reg[4] (clefia_s0_U_n_134),
        .\trunc_ln134_217_reg_24434_reg[1] (clefia_s0_U_n_558),
        .\trunc_ln134_217_reg_24434_reg[2] (clefia_s0_U_n_556),
        .\trunc_ln134_219_reg_24522_reg[3] (clefia_s0_U_n_391),
        .\trunc_ln134_219_reg_24522_reg[4] (clefia_s0_U_n_390),
        .\trunc_ln134_250_reg_24810_reg[3] (clefia_s0_U_n_496),
        .\trunc_ln134_250_reg_24810_reg[4] (clefia_s0_U_n_495),
        .\trunc_ln134_254_reg_24832_reg[1] (clefia_s0_U_n_498),
        .\trunc_ln134_257_reg_24848_reg[1] (clefia_s0_U_n_499),
        .\trunc_ln134_297_reg_25184_reg[3] (clefia_s0_U_n_182),
        .\trunc_ln134_297_reg_25184_reg[4] (clefia_s0_U_n_179),
        .\trunc_ln134_299_reg_25194_reg[1] (clefia_s0_U_n_571),
        .\trunc_ln134_34_reg_22862_reg[0] (xor_ln124_35_fu_3755_p2),
        .\trunc_ln134_90_reg_23507_reg[3] (clefia_s0_U_n_491),
        .\x_116_reg_24992_reg[3] (xor_ln124_195_reg_24444[3:2]),
        .\x_116_reg_24992_reg[7] ({xor_ln124_258_fu_18921_p2[7],xor_ln124_258_fu_18921_p2[5:1]}),
        .x_assign_102_reg_24177(x_assign_102_reg_24177),
        .\x_assign_102_reg_24177_reg[2] (clefia_s0_U_n_140),
        .\x_assign_102_reg_24177_reg[3] (clefia_s0_U_n_139),
        .x_assign_103_reg_24183({x_assign_103_reg_24183[7:6],x_assign_103_reg_24183[3:0]}),
        .\x_assign_103_reg_24183_reg[0] (clefia_s0_U_n_120),
        .\x_assign_103_reg_24183_reg[1] (clefia_s0_U_n_125),
        .x_assign_114_reg_24065(x_assign_114_reg_24065),
        .x_assign_115_reg_24071({x_assign_115_reg_24071[7:6],x_assign_115_reg_24071[3:0]}),
        .x_assign_123_reg_24240({x_assign_123_reg_24240[7:3],x_assign_123_reg_24240[1]}),
        .\x_assign_123_reg_24240_reg[7] ({xor_ln124_172_fu_13269_p2[7:3],xor_ln124_172_fu_13269_p2[1]}),
        .x_assign_126_reg_24500(x_assign_126_reg_24500),
        .\x_assign_126_reg_24500_reg[2] (clefia_s0_U_n_559),
        .\x_assign_126_reg_24500_reg[3] (clefia_s0_U_n_557),
        .x_assign_127_reg_24506({x_assign_127_reg_24506[7:6],x_assign_127_reg_24506[3:0]}),
        .\x_assign_127_reg_24506_reg[0] (clefia_s0_U_n_562),
        .\x_assign_127_reg_24506_reg[1] (clefia_s0_U_n_561),
        .x_assign_138_reg_24365(x_assign_138_reg_24365),
        .x_assign_139_reg_24371({x_assign_139_reg_24371[7:6],x_assign_139_reg_24371[3:0]}),
        .x_assign_144_reg_24532({x_assign_144_reg_24532[7:4],x_assign_144_reg_24532[0]}),
        .x_assign_146_reg_24554(x_assign_146_reg_24554[7]),
        .x_assign_147_reg_24570(x_assign_147_reg_24570),
        .x_assign_150_reg_24820(x_assign_150_reg_24820[7:1]),
        .\x_assign_150_reg_24820_reg[1] (clefia_s0_U_n_515),
        .x_assign_151_reg_24826({x_assign_151_reg_24826[7:6],x_assign_151_reg_24826[3:1]}),
        .\x_assign_151_reg_24826_reg[2] (clefia_s0_U_n_500),
        .\x_assign_151_reg_24826_reg[3] (clefia_s0_U_n_513),
        .\x_assign_160_reg_24680_reg[3] (clefia_s0_U_n_392),
        .x_assign_162_reg_24696(x_assign_162_reg_24696),
        .x_assign_163_reg_24702({x_assign_163_reg_24702[7:6],x_assign_163_reg_24702[3:0]}),
        .x_assign_168_reg_24868({x_assign_168_reg_24868[7:4],x_assign_168_reg_24868[0]}),
        .x_assign_16_reg_22773({x_assign_16_reg_22773[7:6],x_assign_16_reg_22773[3:0]}),
        .x_assign_170_reg_24890(x_assign_170_reg_24890[7]),
        .x_assign_171_reg_24906(x_assign_171_reg_24906),
        .x_assign_174_reg_25156(x_assign_174_reg_25156),
        .\x_assign_174_reg_25156_reg[2] (clefia_s0_U_n_570),
        .\x_assign_174_reg_25156_reg[6] (clefia_s0_U_n_183),
        .\x_assign_174_reg_25156_reg[7] (clefia_s0_U_n_572),
        .x_assign_175_reg_25162({x_assign_175_reg_25162[7:6],x_assign_175_reg_25162[3:0]}),
        .\x_assign_175_reg_25162_reg[0] (clefia_s0_U_n_574),
        .\x_assign_175_reg_25162_reg[1] (clefia_s0_U_n_573),
        .x_assign_177_reg_25178({x_assign_177_reg_25178[7:6],x_assign_177_reg_25178[3:0]}),
        .x_assign_184_reg_25016({x_assign_184_reg_25016[7],x_assign_184_reg_25016[3:0]}),
        .x_assign_186_reg_25032({x_assign_186_reg_25032[7:6],x_assign_186_reg_25032[4:0]}),
        .x_assign_187_reg_25038({x_assign_187_reg_25038[7:6],x_assign_187_reg_25038[3:0]}),
        .x_assign_189_reg_25054({x_assign_189_reg_25054[7],x_assign_189_reg_25054[3:0]}),
        .x_assign_18_reg_22815(x_assign_18_reg_22815),
        .x_assign_192_reg_25204({x_assign_192_reg_25204[7:4],x_assign_192_reg_25204[0]}),
        .x_assign_194_reg_25226(x_assign_194_reg_25226[7]),
        .x_assign_195_reg_25242({x_assign_195_reg_25242[7],x_assign_195_reg_25242[3:1]}),
        .x_assign_199_reg_25467({x_assign_199_reg_25467[7:6],x_assign_199_reg_25467[3:2]}),
        .x_assign_201_reg_25483({x_assign_201_reg_25483[7:6],x_assign_201_reg_25483[3:0]}),
        .x_assign_21_reg_22741(x_assign_21_reg_22741),
        .\x_assign_28_reg_23181_reg[0] (clefia_s0_U_n_534),
        .\x_assign_28_reg_23181_reg[1] (clefia_s0_U_n_531),
        .x_assign_30_reg_23193({x_assign_30_reg_23193[7:6],x_assign_30_reg_23193[3:0]}),
        .\x_assign_30_reg_23193_reg[2] (clefia_s0_U_n_530),
        .\x_assign_30_reg_23193_reg[2]_0 (clefia_s0_U_n_578),
        .\x_assign_30_reg_23193_reg[3] (clefia_s0_U_n_528),
        .\x_assign_30_reg_23193_reg[3]_0 (clefia_s0_U_n_577),
        .x_assign_31_reg_23199(x_assign_31_reg_23199),
        .\x_assign_31_reg_23199_reg[0] (clefia_s0_U_n_535),
        .\x_assign_31_reg_23199_reg[1] (clefia_s0_U_n_532),
        .\x_assign_31_reg_23199_reg[1]_0 (clefia_s0_U_n_579),
        .\x_assign_33_reg_23211_reg[2] (clefia_s0_U_n_529),
        .\x_assign_33_reg_23211_reg[3] (clefia_s0_U_n_527),
        .x_assign_42_reg_23073(x_assign_42_reg_23073),
        .x_assign_43_reg_23079({x_assign_43_reg_23079[7:6],x_assign_43_reg_23079[3:0]}),
        .x_assign_45_reg_23095({x_assign_45_reg_23095[7:6],x_assign_45_reg_23095[3:0]}),
        .x_assign_48_reg_23229({x_assign_48_reg_23229[7:4],x_assign_48_reg_23229[0]}),
        .x_assign_49_reg_23235({x_assign_49_reg_23235[7],x_assign_49_reg_23235[3:1]}),
        .x_assign_51_reg_23267(x_assign_51_reg_23267),
        .x_assign_54_reg_23517({x_assign_54_reg_23517[7:6],x_assign_54_reg_23517[3:2],x_assign_54_reg_23517[0]}),
        .\x_assign_54_reg_23517_reg[2] (clefia_s0_U_n_167),
        .\x_assign_54_reg_23517_reg[3] (clefia_s0_U_n_506),
        .x_assign_55_reg_23523({x_assign_55_reg_23523[7:2],x_assign_55_reg_23523[0]}),
        .\x_assign_55_reg_23523_reg[0] (clefia_s0_U_n_508),
        .x_assign_65_fu_7081_p3(x_assign_65_fu_7081_p3),
        .x_assign_66_reg_23393(x_assign_66_reg_23393),
        .x_assign_67_reg_23399({x_assign_67_reg_23399[7:6],x_assign_67_reg_23399[3:0]}),
        .x_assign_68_fu_7241_p3(x_assign_68_fu_7241_p3),
        .x_assign_70_fu_7359_p3(x_assign_70_fu_7359_p3[2]),
        .x_assign_72_reg_23565({x_assign_72_reg_23565[7:4],x_assign_72_reg_23565[0]}),
        .x_assign_73_reg_23571({x_assign_73_reg_23571[7],x_assign_73_reg_23571[3:1]}),
        .x_assign_75_reg_23603(x_assign_75_reg_23603),
        .x_assign_78_reg_23853({x_assign_78_reg_23853[7:6],x_assign_78_reg_23853[3],x_assign_78_reg_23853[1:0]}),
        .\x_assign_78_reg_23853_reg[3] (clefia_s0_U_n_545),
        .\x_assign_78_reg_23853_reg[7] (clefia_s0_U_n_547),
        .x_assign_79_reg_23859({x_assign_79_reg_23859[7:3],x_assign_79_reg_23859[1:0]}),
        .\x_assign_79_reg_23859_reg[0] (clefia_s0_U_n_549),
        .\x_assign_79_reg_23859_reg[1] (clefia_s0_U_n_548),
        .\x_assign_79_reg_23859_reg[1]_0 (clefia_s0_U_n_581),
        .x_assign_90_reg_23729(x_assign_90_reg_23729),
        .x_assign_91_reg_23735({x_assign_91_reg_23735[7:6],x_assign_91_reg_23735[3:0]}),
        .x_assign_96_reg_23901({x_assign_96_reg_23901[7:4],x_assign_96_reg_23901[0]}),
        .x_assign_97_reg_23907({x_assign_97_reg_23907[7],x_assign_97_reg_23907[3:1]}),
        .x_assign_99_reg_23939(x_assign_99_reg_23939),
        .\xor_ln124_102_reg_23476_reg[7] ({xor_ln124_126_fu_11543_p2[7:4],clefia_s0_U_n_248,xor_ln124_126_fu_11543_p2[2],clefia_s0_U_n_250,xor_ln124_126_fu_11543_p2[0]}),
        .\xor_ln124_107_reg_23649_reg[5] (clefia_s0_U_n_128),
        .\xor_ln124_107_reg_23649_reg[6] (clefia_s0_U_n_129),
        .\xor_ln124_107_reg_23649_reg[7] (clefia_s0_U_n_130),
        .\xor_ln124_107_reg_23649_reg[7]_0 ({xor_ln124_43_reg_22968[7:6],xor_ln124_43_reg_22968[4:2],xor_ln124_43_reg_22968[0]}),
        .\xor_ln124_109_reg_23659_reg[0] (clefia_s0_U_n_114),
        .\xor_ln124_109_reg_23659_reg[1] (clefia_s0_U_n_131),
        .\xor_ln124_109_reg_23659_reg[2] (clefia_s0_U_n_105),
        .\xor_ln124_109_reg_23659_reg[3] (clefia_s0_U_n_132),
        .\xor_ln124_109_reg_23659_reg[4] (or_ln134_36_fu_8475_p3[4:2]),
        .\xor_ln124_109_reg_23659_reg[4]_0 (xor_ln124_45_reg_22980[4]),
        .\xor_ln124_109_reg_23659_reg[6] (clefia_s0_U_n_135),
        .\xor_ln124_109_reg_23659_reg[7] (clefia_s0_U_n_102),
        .\xor_ln124_110_reg_23664_reg[7] (xor_ln124_46_reg_22986),
        .\xor_ln124_110_reg_23664_reg[7]_0 (reg_1871),
        .\xor_ln124_11_reg_22704_reg[4] (clefia_s0_U_n_525),
        .\xor_ln124_11_reg_22704_reg[5] (clefia_s0_U_n_523),
        .\xor_ln124_11_reg_22704_reg[6] (clefia_s0_U_n_522),
        .\xor_ln124_11_reg_22704_reg[7] (clefia_s0_U_n_517),
        .\xor_ln124_123_reg_24025_reg[3] (xor_ln124_99_reg_23461[3:2]),
        .\xor_ln124_123_reg_24025_reg[7] ({xor_ln124_163_fu_12106_p2[7],xor_ln124_163_fu_12106_p2[5],xor_ln124_163_fu_12106_p2[3],xor_ln124_163_fu_12106_p2[0]}),
        .\xor_ln124_124_reg_24031_reg[7] (xor_ln124_100_reg_23466),
        .\xor_ln124_126_reg_24043_reg[7] (xor_ln124_102_reg_23476),
        .\xor_ln124_131_reg_23797_reg[7] (xor_ln124_91_reg_23689),
        .\xor_ln124_131_reg_23797_reg[7]_0 (reg_1822),
        .\xor_ln124_133_reg_23807_reg[3] (x_assign_88_reg_23713),
        .\xor_ln124_133_reg_23807_reg[3]_0 (x_assign_93_reg_23751),
        .\xor_ln124_133_reg_23807_reg[7] (xor_ln124_93_reg_23701),
        .\xor_ln124_133_reg_23807_reg[7]_0 (reg_1882),
        .\xor_ln124_139_reg_23985_reg[5] ({xor_ln124_75_reg_23313[5],xor_ln124_75_reg_23313[1]}),
        .\xor_ln124_13_reg_22730_reg[0] (clefia_s0_U_n_536),
        .\xor_ln124_13_reg_22730_reg[1] (clefia_s0_U_n_533),
        .\xor_ln124_13_reg_22730_reg[7] (clefia_s0_U_n_489),
        .\xor_ln124_140_reg_23990_reg[4] (clefia_s0_U_n_555),
        .\xor_ln124_140_reg_23990_reg[5] (clefia_s0_U_n_554),
        .\xor_ln124_140_reg_23990_reg[6] (clefia_s0_U_n_552),
        .\xor_ln124_140_reg_23990_reg[7] (clefia_s0_U_n_468),
        .\xor_ln124_140_reg_23990_reg[7]_0 ({xor_ln124_76_reg_23318[7:3],xor_ln124_76_reg_23318[1:0]}),
        .\xor_ln124_141_reg_23995_reg[3] (x_assign_81_reg_23875),
        .\xor_ln124_141_reg_23995_reg[3]_0 (x_assign_76_reg_23837),
        .\xor_ln124_141_reg_23995_reg[5] ({or_ln134_52_fu_10747_p3[5],or_ln134_52_fu_10747_p3[3]}),
        .\xor_ln124_141_reg_23995_reg[7] ({xor_ln124_77_reg_23323[7],xor_ln124_77_reg_23323[5],xor_ln124_77_reg_23323[3]}),
        .\xor_ln124_142_reg_24000_reg[0] (clefia_s0_U_n_393),
        .\xor_ln124_142_reg_24000_reg[1] (clefia_s0_U_n_560),
        .\xor_ln124_142_reg_24000_reg[6] (clefia_s0_U_n_553),
        .\xor_ln124_142_reg_24000_reg[6]_0 (xor_ln124_78_reg_23328[6:0]),
        .\xor_ln124_142_reg_24000_reg[7] (clefia_s0_U_n_551),
        .\xor_ln124_14_reg_22762_reg[6] (clefia_s0_U_n_518),
        .\xor_ln124_14_reg_22762_reg[7] (clefia_s0_U_n_516),
        .\xor_ln124_155_reg_24300_reg[5] ({xor_ln124_195_fu_14501_p2[5:3],xor_ln124_195_fu_14501_p2[0]}),
        .\xor_ln124_156_reg_24306_reg[2] (clefia_s1_U_n_415),
        .\xor_ln124_156_reg_24306_reg[3] (clefia_s1_U_n_410),
        .\xor_ln124_156_reg_24306_reg[4] (clefia_s1_U_n_420),
        .\xor_ln124_156_reg_24306_reg[5] (clefia_s1_U_n_386),
        .\xor_ln124_156_reg_24306_reg[7] (xor_ln124_132_reg_23802),
        .\xor_ln124_157_reg_24312_reg[7] ({xor_ln124_197_fu_14555_p2[7],clefia_s0_U_n_91,xor_ln124_197_fu_14555_p2[5:4],clefia_s0_U_n_94,xor_ln124_197_fu_14555_p2[2:0]}),
        .\xor_ln124_158_reg_24318_reg[3] (clefia_s1_U_n_408),
        .\xor_ln124_158_reg_24318_reg[4] (clefia_s1_U_n_385),
        .\xor_ln124_158_reg_24318_reg[5] (clefia_s1_U_n_376),
        .\xor_ln124_158_reg_24318_reg[7] (xor_ln124_134_reg_23812),
        .\xor_ln124_158_reg_24318_reg[7]_0 (clefia_s1_q0),
        .\xor_ln124_163_reg_24133_reg[7] (xor_ln124_123_reg_24025),
        .\xor_ln124_163_reg_24133_reg[7]_0 ({\reg_1842_reg_n_0_[7] ,\reg_1842_reg_n_0_[6] ,\reg_1842_reg_n_0_[5] ,\reg_1842_reg_n_0_[4] ,\reg_1842_reg_n_0_[3] ,\reg_1842_reg_n_0_[2] ,\reg_1842_reg_n_0_[1] ,\reg_1842_reg_n_0_[0] }),
        .\xor_ln124_166_reg_24150_reg[7] ({xor_ln124_190_fu_16092_p2[7:4],clefia_s0_U_n_240,xor_ln124_190_fu_16092_p2[2],clefia_s0_U_n_242,xor_ln124_190_fu_16092_p2[0]}),
        .\xor_ln124_171_reg_24276_reg[2] (clefia_s0_U_n_514),
        .\xor_ln124_171_reg_24276_reg[4] (clefia_s0_U_n_512),
        .\xor_ln124_171_reg_24276_reg[5] (clefia_s0_U_n_511),
        .\xor_ln124_171_reg_24276_reg[6] (clefia_s0_U_n_510),
        .\xor_ln124_171_reg_24276_reg[7] (clefia_s0_U_n_509),
        .\xor_ln124_171_reg_24276_reg[7]_0 ({\reg_1834_reg_n_0_[7] ,\reg_1834_reg_n_0_[6] ,\reg_1834_reg_n_0_[5] ,\reg_1834_reg_n_0_[4] ,\reg_1834_reg_n_0_[3] ,\reg_1834_reg_n_0_[2] ,\reg_1834_reg_n_0_[1] ,\reg_1834_reg_n_0_[0] }),
        .\xor_ln124_171_reg_24276_reg[7]_1 (xor_ln124_107_reg_23649),
        .\xor_ln124_172_reg_24282_reg[1] (clefia_s1_U_n_105),
        .\xor_ln124_172_reg_24282_reg[3] (clefia_s1_U_n_124),
        .\xor_ln124_172_reg_24282_reg[4] (clefia_s1_U_n_120),
        .\xor_ln124_172_reg_24282_reg[4]_0 (clefia_s1_U_n_416),
        .\xor_ln124_172_reg_24282_reg[5] (clefia_s0_U_n_494),
        .\xor_ln124_172_reg_24282_reg[5]_0 (clefia_s1_U_n_121),
        .\xor_ln124_172_reg_24282_reg[6] (clefia_s1_U_n_122),
        .\xor_ln124_172_reg_24282_reg[7] (clefia_s1_U_n_123),
        .\xor_ln124_173_reg_24288_reg[0] (clefia_s0_U_n_502),
        .\xor_ln124_173_reg_24288_reg[1] (clefia_s0_U_n_501),
        .\xor_ln124_173_reg_24288_reg[3] (clefia_s0_U_n_497),
        .\xor_ln124_173_reg_24288_reg[3]_0 (x_assign_105_reg_24199),
        .\xor_ln124_173_reg_24288_reg[3]_1 (x_assign_100_reg_24161),
        .\xor_ln124_173_reg_24288_reg[6] (clefia_s0_U_n_493),
        .\xor_ln124_173_reg_24288_reg[7] (clefia_s0_U_n_492),
        .\xor_ln124_173_reg_24288_reg[7]_0 (xor_ln124_109_reg_23659),
        .\xor_ln124_187_reg_24656_reg[3] (xor_ln124_163_reg_24133[3:2]),
        .\xor_ln124_187_reg_24656_reg[6] ({xor_ln124_227_fu_16655_p2[6:5],xor_ln124_227_fu_16655_p2[2]}),
        .\xor_ln124_188_reg_24662_reg[7] (xor_ln124_164_reg_24138),
        .\xor_ln124_189_reg_24668_reg[7] ({xor_ln124_229_fu_16709_p2[7:6],xor_ln124_229_fu_16709_p2[4],xor_ln124_229_fu_16709_p2[2:0]}),
        .\xor_ln124_190_reg_24674_reg[7] (xor_ln124_166_reg_24150),
        .\xor_ln124_195_reg_24444_reg[3] (x_116_fu_18277_p2[3:2]),
        .\xor_ln124_197_reg_24454_reg[3] (x_assign_141_reg_24387),
        .\xor_ln124_197_reg_24454_reg[3]_0 (x_assign_136_reg_24349),
        .\xor_ln124_197_reg_24454_reg[7] (xor_ln124_157_reg_24312),
        .\xor_ln124_198_reg_24459_reg[7] ({xor_ln124_222_fu_18364_p2[7:4],clefia_s0_U_n_216,xor_ln124_222_fu_18364_p2[2],clefia_s0_U_n_218,xor_ln124_222_fu_18364_p2[0]}),
        .\xor_ln124_19_reg_22804_reg[4] (xor_ln124_43_fu_4309_p2[4:2]),
        .\xor_ln124_204_reg_24621_reg[3] (clefia_s0_U_n_568),
        .\xor_ln124_204_reg_24621_reg[3]_0 (x_assign_145_reg_24538),
        .\xor_ln124_204_reg_24621_reg[4] (clefia_s0_U_n_567),
        .\xor_ln124_204_reg_24621_reg[5] (clefia_s0_U_n_566),
        .\xor_ln124_204_reg_24621_reg[5]_0 (or_ln134_86_fu_15308_p3),
        .\xor_ln124_204_reg_24621_reg[6] (clefia_s0_U_n_565),
        .\xor_ln124_204_reg_24621_reg[7] (clefia_s0_U_n_187),
        .\xor_ln124_204_reg_24621_reg[7]_0 (xor_ln124_140_reg_23990),
        .\xor_ln124_206_reg_24631_reg[3] (clefia_s0_U_n_569),
        .\xor_ln124_206_reg_24631_reg[3]_0 (x_assign_124_reg_24484),
        .\xor_ln124_206_reg_24631_reg[3]_1 (x_assign_129_reg_24428),
        .\xor_ln124_206_reg_24631_reg[6] (clefia_s0_U_n_564),
        .\xor_ln124_206_reg_24631_reg[7] (clefia_s0_U_n_563),
        .\xor_ln124_206_reg_24631_reg[7]_0 (xor_ln124_142_reg_24000),
        .\xor_ln124_20_reg_22846_reg[7] ({xor_ln124_44_fu_4338_p2[7:6],clefia_s0_U_n_368,xor_ln124_44_fu_4338_p2[2:0]}),
        .\xor_ln124_220_reg_24998_reg[7] (xor_ln124_196_reg_24449),
        .\xor_ln124_222_reg_25010_reg[2] (clefia_s1_U_n_198),
        .\xor_ln124_222_reg_25010_reg[7] (xor_ln124_198_reg_24459),
        .\xor_ln124_229_reg_24774_reg[7] (xor_ln124_189_reg_24668),
        .\xor_ln124_230_reg_24779_reg[7] (xor_ln124_253_fu_20631_p2),
        .\xor_ln124_235_reg_24952_reg[7] (xor_ln124_171_reg_24276[7:1]),
        .\xor_ln124_236_reg_24957_reg[1] (clefia_s1_U_n_512),
        .\xor_ln124_236_reg_24957_reg[3] (clefia_s1_U_n_509),
        .\xor_ln124_236_reg_24957_reg[3]_0 (x_assign_169_reg_24874),
        .\xor_ln124_236_reg_24957_reg[5] ({or_ln134_102_fu_17580_p3[5],or_ln134_102_fu_17580_p3[2]}),
        .\xor_ln124_236_reg_24957_reg[7] ({\reg_1895_reg_n_0_[7] ,\reg_1895_reg_n_0_[6] ,\reg_1895_reg_n_0_[5] ,\reg_1895_reg_n_0_[4] ,\reg_1895_reg_n_0_[3] ,\reg_1895_reg_n_0_[2] ,\reg_1895_reg_n_0_[1] ,\reg_1895_reg_n_0_[0] }),
        .\xor_ln124_236_reg_24957_reg[7]_0 (clefia_s1_U_n_499),
        .\xor_ln124_237_reg_24962_reg[3] (x_assign_153_reg_24842),
        .\xor_ln124_237_reg_24962_reg[3]_0 (x_assign_148_reg_24804),
        .\xor_ln124_237_reg_24962_reg[7] ({xor_ln124_276_fu_21873_p2[7:6],clefia_s0_U_n_108,xor_ln124_276_fu_21873_p2[4:1],clefia_s0_U_n_113}),
        .\xor_ln124_237_reg_24962_reg[7]_0 (xor_ln124_173_reg_24288),
        .\xor_ln124_238_reg_24967_reg[4] (clefia_s1_U_n_504),
        .\xor_ln124_238_reg_24967_reg[4]_0 (or_ln134_114_fu_17756_p3),
        .\xor_ln124_238_reg_24967_reg[4]_1 (or_ln134_113_fu_17750_p3),
        .\xor_ln124_238_reg_24967_reg[7] (reg_1904),
        .\xor_ln124_238_reg_24967_reg[7]_0 (clefia_s1_U_n_497),
        .\xor_ln124_250_reg_25323_reg[3] (xor_ln124_227_reg_24764[3:2]),
        .\xor_ln124_251_reg_25329_reg[7] (xor_ln124_228_reg_24769),
        .\xor_ln124_253_reg_25341_reg[3] (clefia_s1_U_n_272),
        .\xor_ln124_253_reg_25341_reg[4] (clefia_s1_U_n_320),
        .\xor_ln124_253_reg_25341_reg[7] (xor_ln124_230_reg_24779),
        .\xor_ln124_258_reg_25100_reg[7] (x_116_reg_24992),
        .\xor_ln124_259_reg_25105_reg[7] (xor_ln124_295_fu_22350_p2),
        .\xor_ln124_260_reg_25110_reg[7] (reg_1889),
        .\xor_ln124_260_reg_25110_reg[7]_0 (xor_ln124_221_reg_25004),
        .\xor_ln124_267_reg_25288_reg[3] (x_assign_193_reg_25210),
        .\xor_ln124_269_reg_25298_reg[7] (xor_ln124_206_reg_24631),
        .\xor_ln124_276_reg_25514_reg[3] (x_assign_196_reg_25445),
        .\xor_ln124_276_reg_25514_reg[7] (xor_ln124_237_reg_24962),
        .\xor_ln124_27_reg_23033_reg[7] ({xor_ln124_67_fu_5290_p2[7],xor_ln124_67_fu_5290_p2[4],xor_ln124_67_fu_5290_p2[2:0]}),
        .\xor_ln124_295_reg_25549_reg[7] (xor_ln124_259_reg_25105),
        .\xor_ln124_297_reg_25559_reg[7] (xor_ln124_261_reg_25115),
        .\xor_ln124_29_reg_23045_reg[6] ({xor_ln124_69_fu_5344_p2[6:5],xor_ln124_69_fu_5344_p2[3:0]}),
        .\xor_ln124_35_reg_22916_reg[3] (xor_ln124_59_fu_6912_p2[3:2]),
        .\xor_ln124_35_reg_22916_reg[3]_0 (x_assign_19_reg_22857),
        .\xor_ln124_35_reg_22916_reg[7] (ct_load_8_reg_22539),
        .\xor_ln124_36_reg_22872_reg[5] (or_ln134_14_fu_3543_p3),
        .\xor_ln124_36_reg_22872_reg[5]_0 (or_ln134_13_fu_3537_p3),
        .\xor_ln124_36_reg_22872_reg[7] (ct_load_9_reg_22570),
        .\xor_ln124_36_reg_22872_reg[7]_0 (reg_1828),
        .\xor_ln124_38_reg_22878_reg[7] ({xor_ln124_62_fu_6999_p2[7:4],clefia_s0_U_n_256,xor_ln124_62_fu_6999_p2[2],clefia_s0_U_n_258,xor_ln124_62_fu_6999_p2[0]}),
        .\xor_ln124_38_reg_22878_reg[7]_0 (ct_load_11_reg_22637),
        .\xor_ln124_42_reg_22693_reg[3] (x_assign_5_reg_22647),
        .\xor_ln124_42_reg_22693_reg[5] ({or_ln134_3_fu_3374_p3[7:6],or_ln134_3_fu_3374_p3[1:0]}),
        .\xor_ln124_43_reg_22968_reg[2] (clefia_s0_U_n_507),
        .\xor_ln124_43_reg_22968_reg[2]_0 (clefia_s1_U_n_209),
        .\xor_ln124_43_reg_22968_reg[2]_1 (clefia_s1_U_n_280),
        .\xor_ln124_43_reg_22968_reg[4] (clefia_s0_U_n_505),
        .\xor_ln124_43_reg_22968_reg[4]_0 (xor_ln124_19_reg_22804[4:2]),
        .\xor_ln124_43_reg_22968_reg[4]_1 (clefia_s1_U_n_282),
        .\xor_ln124_43_reg_22968_reg[4]_2 (clefia_s1_U_n_579),
        .\xor_ln124_43_reg_22968_reg[6] (clefia_s0_U_n_504),
        .\xor_ln124_43_reg_22968_reg[7] (clefia_s0_U_n_503),
        .\xor_ln124_44_reg_22974_reg[2] (clefia_s1_U_n_325),
        .\xor_ln124_44_reg_22974_reg[7] ({xor_ln124_20_reg_22846[7:5],xor_ln124_20_reg_22846[2:0]}),
        .\xor_ln124_46_reg_22986_reg[1] (clefia_s1_q3),
        .\xor_ln124_46_reg_22986_reg[2] (clefia_s1_U_n_197),
        .\xor_ln124_46_reg_22986_reg[3] (clefia_s1_U_n_222),
        .\xor_ln124_46_reg_22986_reg[4] (clefia_s1_U_n_218),
        .\xor_ln124_46_reg_22986_reg[5] (clefia_s1_U_n_281),
        .\xor_ln124_46_reg_22986_reg[7] (clefia_s0_U_n_488),
        .\xor_ln124_46_reg_22986_reg[7]_0 (xor_ln124_22_fu_3850_p2),
        .\xor_ln124_46_reg_22986_reg[7]_1 (clefia_s1_q2),
        .\xor_ln124_59_reg_23353_reg[3] (xor_ln124_35_reg_22916[3:2]),
        .\xor_ln124_59_reg_23353_reg[3]_0 (clefia_s1_U_n_223),
        .\xor_ln124_59_reg_23353_reg[3]_1 (clefia_s1_U_n_319),
        .\xor_ln124_5_reg_22677_reg[5] (clefia_s0_U_n_576),
        .\xor_ln124_5_reg_22677_reg[6] (clefia_s0_U_n_575),
        .\xor_ln124_60_reg_23359_reg[7] (xor_ln124_36_reg_22872),
        .\xor_ln124_61_reg_23365_reg[6] ({xor_ln124_101_fu_7616_p2[6:5],xor_ln124_101_fu_7616_p2[0]}),
        .\xor_ln124_62_reg_23371_reg[7] (xor_ln124_38_reg_22878),
        .\xor_ln124_67_reg_23141_reg[3] (xor_ln124_91_fu_9184_p2[3:2]),
        .\xor_ln124_67_reg_23141_reg[7] (xor_ln124_27_reg_23033),
        .\xor_ln124_69_reg_23151_reg[3] (x_assign_40_reg_23057),
        .\xor_ln124_70_reg_23156_reg[7] ({xor_ln124_94_fu_9271_p2[7:4],clefia_s0_U_n_224,xor_ln124_94_fu_9271_p2[2],clefia_s0_U_n_226,xor_ln124_94_fu_9271_p2[0]}),
        .\xor_ln124_75_reg_23313_reg[5] (clefia_s0_U_n_580),
        .\xor_ln124_75_reg_23313_reg[6] ({xor_ln124_5_reg_22677[6:5],xor_ln124_5_reg_22677[3:1]}),
        .\xor_ln124_76_reg_23318_reg[4] (clefia_s0_U_n_543),
        .\xor_ln124_76_reg_23318_reg[5] (clefia_s0_U_n_541),
        .\xor_ln124_76_reg_23318_reg[6] (clefia_s0_U_n_539),
        .\xor_ln124_76_reg_23318_reg[7] (clefia_s0_U_n_537),
        .\xor_ln124_76_reg_23318_reg[7]_0 (xor_ln124_11_reg_22704),
        .\xor_ln124_76_reg_23318_reg[7]_1 ({\reg_1850_reg_n_0_[7] ,\reg_1850_reg_n_0_[6] ,\reg_1850_reg_n_0_[5] ,\reg_1850_reg_n_0_[4] ,\reg_1850_reg_n_0_[3] ,\reg_1850_reg_n_0_[2] ,\reg_1850_reg_n_0_[1] ,\reg_1850_reg_n_0_[0] }),
        .\xor_ln124_77_reg_23323_reg[5] (or_ln134_20_reg_23205),
        .\xor_ln124_77_reg_23323_reg[7] (clefia_s0_U_n_211),
        .\xor_ln124_77_reg_23323_reg[7]_0 ({xor_ln124_13_reg_22730[7],xor_ln124_13_reg_22730[5:4],xor_ln124_13_reg_22730[1:0]}),
        .\xor_ln124_78_reg_23328_reg[0] (clefia_s0_U_n_550),
        .\xor_ln124_78_reg_23328_reg[3] (x_assign_33_reg_23211),
        .\xor_ln124_78_reg_23328_reg[3]_0 (x_assign_28_reg_23181),
        .\xor_ln124_78_reg_23328_reg[6] (clefia_s0_U_n_538),
        .\xor_ln124_78_reg_23328_reg[7] (reg_1864),
        .\xor_ln124_78_reg_23328_reg[7]_0 ({xor_ln124_14_reg_22762[7:5],xor_ln124_14_reg_22762[3:0]}),
        .\xor_ln124_864_reg_25399_reg[4] (clefia_s1_q1),
        .\xor_ln124_91_reg_23689_reg[3] (xor_ln124_67_reg_23141[3:2]),
        .\xor_ln124_91_reg_23689_reg[7] (xor_ln124_131_fu_9834_p2[7:1]),
        .\xor_ln124_92_reg_23695_reg[3] (clefia_s1_U_n_580),
        .\xor_ln124_92_reg_23695_reg[7] (xor_ln124_68_reg_23146),
        .\xor_ln124_93_reg_23701_reg[7] ({xor_ln124_133_fu_9888_p2[7:2],xor_ln124_133_fu_9888_p2[0]}),
        .\xor_ln124_94_reg_23707_reg[7] (xor_ln124_70_reg_23156));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRARDADDR({control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87}),
        .ADDRBWRADDR({control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31}),
        .D({clefia_s1_U_n_37,clefia_s1_U_n_38,clefia_s1_U_n_39,clefia_s1_U_n_40,clefia_s1_U_n_41,clefia_s1_U_n_42,clefia_s1_U_n_43,clefia_s1_U_n_44}),
        .DOADO({clefia_s1_q4[7:4],clefia_s1_q4[0]}),
        .DOBDO(clefia_s0_q0),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[0] (clefia_s1_U_n_113),
        .\ap_CS_fsm_reg[12] ({clefia_s1_U_n_45,clefia_s1_U_n_46,clefia_s1_U_n_47,clefia_s1_U_n_48,clefia_s1_U_n_49,clefia_s1_U_n_50,clefia_s1_U_n_51,clefia_s1_U_n_52}),
        .\ap_CS_fsm_reg[13] (clefia_s1_U_n_141),
        .\ap_CS_fsm_reg[13]_0 (clefia_s1_U_n_527),
        .\ap_CS_fsm_reg[1] (clefia_s1_U_n_458),
        .\ap_CS_fsm_reg[3] (clefia_s1_U_n_569),
        .\ap_CS_fsm_reg[6] (clefia_s1_U_n_572),
        .\ap_CS_fsm_reg[6]_0 (clefia_s1_U_n_573),
        .\ap_CS_fsm_reg[6]_1 (clefia_s1_U_n_574),
        .\ap_CS_fsm_reg[6]_2 (clefia_s1_U_n_575),
        .\ap_CS_fsm_reg[6]_3 (clefia_s1_U_n_576),
        .\ap_CS_fsm_reg[6]_4 (clefia_s1_U_n_577),
        .\ap_CS_fsm_reg[6]_5 (clefia_s1_U_n_578),
        .\ap_CS_fsm_reg[8] (clefia_s1_U_n_172),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s1_U_n_126),
        .ap_enable_reg_pp0_iter1_reg_0(clefia_s1_U_n_180),
        .ap_enable_reg_pp0_iter1_reg_1(clefia_s1_U_n_182),
        .ap_enable_reg_pp0_iter1_reg_2(clefia_s1_U_n_451),
        .ap_enable_reg_pp0_iter1_reg_3(clefia_s1_U_n_452),
        .ap_enable_reg_pp0_iter1_reg_4(clefia_s1_U_n_459),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s1_U_n_112),
        .ap_enable_reg_pp0_iter2_reg_0(clefia_s1_U_n_114),
        .ap_enable_reg_pp0_iter2_reg_1(clefia_s1_U_n_115),
        .ap_enable_reg_pp0_iter2_reg_2(clefia_s1_U_n_127),
        .ap_enable_reg_pp0_iter2_reg_3(clefia_s1_U_n_128),
        .ap_enable_reg_pp0_iter2_reg_4(clefia_s1_U_n_179),
        .ap_enable_reg_pp0_iter2_reg_5(clefia_s1_U_n_188),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s1_U_n_93),
        .ap_enable_reg_pp0_iter3_reg_0(clefia_s1_U_n_125),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce2(clefia_s1_ce2),
        .clefia_s1_ce3(clefia_s1_ce3),
        .clefia_s1_ce4(clefia_s1_ce4),
        .\ct_load_1_reg_22446_reg[7] (xor_ln124_28_fu_4674_p2),
        .\ct_load_reg_22431_pp0_iter1_reg_reg[7] (xor_ln124_27_fu_4647_p2),
        .mem_reg_0_3_7_7_i_1({\reg_1877_reg_n_0_[7] ,\reg_1877_reg_n_0_[6] ,\reg_1877_reg_n_0_[5] ,\reg_1877_reg_n_0_[4] ,\reg_1877_reg_n_0_[3] ,\reg_1877_reg_n_0_[2] ,\reg_1877_reg_n_0_[1] ,\reg_1877_reg_n_0_[0] }),
        .or_ln134_100_fu_17568_p3(or_ln134_100_fu_17568_p3[6]),
        .or_ln134_101_fu_17574_p3({or_ln134_101_fu_17574_p3[7:3],or_ln134_101_fu_17574_p3[1:0]}),
        .or_ln134_107_fu_16610_p3({or_ln134_107_fu_16610_p3[7:6],or_ln134_107_fu_16610_p3[1:0]}),
        .or_ln134_108_fu_16616_p3(or_ln134_108_fu_16616_p3[7:6]),
        .or_ln134_109_fu_16622_p3(or_ln134_109_fu_16622_p3),
        .or_ln134_111_fu_17738_p3(or_ln134_111_fu_17738_p3),
        .or_ln134_112_fu_17744_p3(or_ln134_112_fu_17744_p3),
        .or_ln134_115_fu_19828_p3(or_ln134_115_fu_19828_p3),
        .or_ln134_116_fu_19834_p3(or_ln134_116_fu_19834_p3),
        .or_ln134_117_fu_19840_p3(or_ln134_117_fu_19840_p3[7:6]),
        .or_ln134_123_fu_18876_p3({or_ln134_123_fu_18876_p3[7:6],or_ln134_123_fu_18876_p3[0]}),
        .or_ln134_124_fu_18882_p3(or_ln134_124_fu_18882_p3[7:6]),
        .or_ln134_125_fu_18888_p3({or_ln134_125_fu_18888_p3[7:2],or_ln134_125_fu_18888_p3[0]}),
        .or_ln134_126_fu_18894_p3({or_ln134_126_fu_18894_p3[7],or_ln134_126_fu_18894_p3[5:2]}),
        .or_ln134_127_fu_20004_p3(or_ln134_127_fu_20004_p3),
        .or_ln134_128_fu_20010_p3(or_ln134_128_fu_20010_p3),
        .or_ln134_129_fu_20016_p3(or_ln134_129_fu_20016_p3),
        .or_ln134_131_fu_21773_p3({or_ln134_131_fu_21773_p3[7:6],or_ln134_131_fu_21773_p3[1:0]}),
        .or_ln134_132_fu_21779_p3(or_ln134_132_fu_21779_p3[7:6]),
        .or_ln134_133_fu_21785_p3(or_ln134_133_fu_21785_p3),
        .or_ln134_19_reg_23187({or_ln134_19_reg_23187[7:6],or_ln134_19_reg_23187[4:2],or_ln134_19_reg_23187[0]}),
        .\or_ln134_20_reg_23205_reg[2] (clefia_s1_U_n_519),
        .\or_ln134_20_reg_23205_reg[3] (clefia_s1_U_n_352),
        .or_ln134_21_reg_23217({or_ln134_21_reg_23217[6],or_ln134_21_reg_23217[4],or_ln134_21_reg_23217[0]}),
        .or_ln134_22_reg_23223({or_ln134_22_reg_23223[6],or_ln134_22_reg_23223[4]}),
        .or_ln134_27_fu_5245_p3({or_ln134_27_fu_5245_p3[7:6],or_ln134_27_fu_5245_p3[1:0]}),
        .or_ln134_28_fu_5251_p3(or_ln134_28_fu_5251_p3[7:6]),
        .or_ln134_29_fu_5257_p3(or_ln134_29_fu_5257_p3),
        .or_ln134_31_fu_6373_p3(or_ln134_31_fu_6373_p3),
        .or_ln134_32_fu_6379_p3(or_ln134_32_fu_6379_p3),
        .or_ln134_35_fu_8469_p3({or_ln134_35_fu_8469_p3[7:5],or_ln134_35_fu_8469_p3[3:0]}),
        .or_ln134_37_fu_8481_p3(or_ln134_37_fu_8481_p3),
        .or_ln134_38_fu_8487_p3(or_ln134_38_fu_8487_p3),
        .or_ln134_43_fu_7517_p3({or_ln134_43_fu_7517_p3[7:6],or_ln134_43_fu_7517_p3[1:0]}),
        .or_ln134_44_fu_7523_p3(or_ln134_44_fu_7523_p3[7:6]),
        .or_ln134_45_fu_7529_p3(or_ln134_45_fu_7529_p3),
        .or_ln134_47_fu_8645_p3(or_ln134_47_fu_8645_p3),
        .or_ln134_48_fu_8651_p3(or_ln134_48_fu_8651_p3),
        .or_ln134_51_fu_10741_p3({or_ln134_51_fu_10741_p3[7:6],or_ln134_51_fu_10741_p3[4:0]}),
        .or_ln134_53_fu_10753_p3({or_ln134_53_fu_10753_p3[7:6],or_ln134_53_fu_10753_p3[2:0]}),
        .or_ln134_54_fu_10759_p3({or_ln134_54_fu_10759_p3[7:6],or_ln134_54_fu_10759_p3[2]}),
        .or_ln134_59_fu_9789_p3({or_ln134_59_fu_9789_p3[7:6],or_ln134_59_fu_9789_p3[1:0]}),
        .or_ln134_5_fu_4529_p3(or_ln134_5_fu_4529_p3),
        .or_ln134_60_fu_9795_p3(or_ln134_60_fu_9795_p3[7:6]),
        .or_ln134_61_fu_9801_p3(or_ln134_61_fu_9801_p3),
        .or_ln134_63_fu_10917_p3(or_ln134_63_fu_10917_p3),
        .or_ln134_64_fu_10923_p3(or_ln134_64_fu_10923_p3),
        .or_ln134_67_fu_12782_p3({or_ln134_67_fu_12782_p3[7:6],or_ln134_67_fu_12782_p3[1:0]}),
        .or_ln134_68_fu_12788_p3(or_ln134_68_fu_12788_p3[7:6]),
        .or_ln134_69_fu_12794_p3(or_ln134_69_fu_12794_p3),
        .or_ln134_83_fu_15290_p3(or_ln134_83_fu_15290_p3),
        .or_ln134_84_fu_15296_p3(or_ln134_84_fu_15296_p3),
        .or_ln134_85_fu_15302_p3({or_ln134_85_fu_15302_p3[7:6],or_ln134_85_fu_15302_p3[1:0]}),
        .or_ln134_8_fu_4619_p3(or_ln134_8_fu_4619_p3),
        .or_ln134_91_fu_14456_p3({or_ln134_91_fu_14456_p3[7:6],or_ln134_91_fu_14456_p3[1:0]}),
        .or_ln134_92_fu_14462_p3(or_ln134_92_fu_14462_p3[7:6]),
        .or_ln134_93_fu_14468_p3(or_ln134_93_fu_14468_p3),
        .or_ln134_95_fu_15466_p3(or_ln134_95_fu_15466_p3),
        .or_ln134_96_fu_15472_p3(or_ln134_96_fu_15472_p3),
        .or_ln134_99_fu_17562_p3({or_ln134_99_fu_17562_p3[7:6],or_ln134_99_fu_17562_p3[1:0]}),
        .q1_reg_0(clefia_s1_q1),
        .q1_reg_1(clefia_s1_q3),
        .q1_reg_10(clefia_s1_U_n_280),
        .q1_reg_11(clefia_s1_U_n_281),
        .q1_reg_12(clefia_s1_U_n_319),
        .q1_reg_13({xor_ln124_172_fu_13269_p2[2],xor_ln124_172_fu_13269_p2[0]}),
        .q1_reg_14(xor_ln124_157_fu_13751_p2),
        .q1_reg_15(clefia_s1_U_n_376),
        .q1_reg_16(clefia_s1_U_n_385),
        .q1_reg_17({x_assign_70_fu_7359_p3[4],clefia_s1_U_n_404,clefia_s1_U_n_405,clefia_s1_U_n_406}),
        .q1_reg_18(clefia_s1_U_n_408),
        .q1_reg_19(clefia_s1_U_n_409),
        .q1_reg_2({clefia_s1_U_n_61,clefia_s1_U_n_62,clefia_s1_U_n_63,clefia_s1_U_n_64,clefia_s1_U_n_65,clefia_s1_U_n_66,clefia_s1_U_n_67,clefia_s1_U_n_68}),
        .q1_reg_20(x_assign_70_fu_7359_p3[3:2]),
        .q1_reg_21(clefia_s1_U_n_413),
        .q1_reg_22(clefia_s1_U_n_579),
        .q1_reg_23(clefia_s0_U_n_88),
        .q1_reg_24(clefia_s0_U_n_89),
        .q1_reg_25(clefia_s0_U_n_159),
        .q1_reg_26(xor_ln124_250_reg_25323),
        .q1_reg_27(clefia_s0_U_n_178),
        .q1_reg_28(x_116_reg_24992),
        .q1_reg_29(clefia_s0_U_n_570),
        .q1_reg_3({clefia_s1_U_n_77,clefia_s1_U_n_78,clefia_s1_U_n_79,clefia_s1_U_n_80,clefia_s1_U_n_81,clefia_s1_U_n_82,clefia_s1_U_n_83,clefia_s1_U_n_84}),
        .q1_reg_30(xor_ln124_187_reg_24656),
        .q1_reg_31(clefia_s0_U_n_494),
        .q1_reg_32(clefia_s0_U_n_136),
        .q1_reg_33(clefia_s0_U_n_555),
        .q1_reg_34(clefia_s0_U_n_562),
        .q1_reg_35(clefia_s0_U_n_561),
        .q1_reg_36(clefia_s0_U_n_557),
        .q1_reg_37(clefia_s0_U_n_554),
        .q1_reg_38(clefia_s0_U_n_468),
        .q1_reg_4({clefia_s1_U_n_85,clefia_s1_U_n_86,clefia_s1_U_n_87,clefia_s1_U_n_88,clefia_s1_U_n_89,clefia_s1_U_n_90,clefia_s1_U_n_91,clefia_s1_U_n_92}),
        .q1_reg_5(clefia_s1_U_n_197),
        .q1_reg_6({clefia_s1_U_n_207,clefia_s1_U_n_208}),
        .q1_reg_7(xor_ln124_173_fu_13299_p2),
        .q1_reg_8({clefia_s1_U_n_218,clefia_s1_U_n_219,clefia_s1_U_n_220,clefia_s1_U_n_221}),
        .q1_reg_9(clefia_s1_U_n_222),
        .q1_reg_i_112_0(x_assign_74_reg_23587),
        .q1_reg_i_113_0(x_assign_40_reg_23057),
        .q1_reg_i_114_0(x_assign_50_reg_23251),
        .q1_reg_i_21_0(xor_ln124_123_reg_24025),
        .q1_reg_i_22_0(clefia_s0_U_n_503),
        .q1_reg_i_23_0(clefia_s0_U_n_509),
        .q1_reg_i_24_0(xor_ln124_220_reg_24998),
        .q1_reg_i_25_0(clefia_s0_U_n_504),
        .q1_reg_i_25_1(clefia_s0_U_n_575),
        .q1_reg_i_29_0(clefia_s0_U_n_580),
        .q1_reg_i_30_0(clefia_s0_U_n_511),
        .q1_reg_i_33_0(clefia_s0_U_n_505),
        .q1_reg_i_37_0(clefia_s0_U_n_506),
        .q1_reg_i_37_1(x_assign_98_reg_23923),
        .q1_reg_i_37_2(clefia_s0_U_n_577),
        .q1_reg_i_39_0(clefia_s0_U_n_507),
        .q1_reg_i_39_1(clefia_s0_U_n_578),
        .q1_reg_i_41_0(clefia_s0_U_n_514),
        .q1_reg_i_43_0(clefia_s0_U_n_127),
        .q1_reg_i_43_1(clefia_s0_U_n_126),
        .q1_reg_i_43_2(clefia_s0_U_n_579),
        .q1_reg_i_43_3(clefia_s0_U_n_581),
        .q1_reg_i_47_0(clefia_s0_U_n_508),
        .q1_reg_i_47_1(clefia_s0_U_n_141),
        .q1_reg_i_51_0(xor_ln124_171_reg_24276),
        .q1_reg_i_51_1(xor_ln124_164_reg_24138),
        .q1_reg_i_53(clefia_s0_U_n_537),
        .q1_reg_i_53_0(xor_ln124_91_reg_23689),
        .q1_reg_i_53_1(xor_ln124_29_reg_23045),
        .q1_reg_i_53_2(xor_ln124_59_reg_23353),
        .q1_reg_i_55_0(clefia_s0_U_n_552),
        .q1_reg_i_57(clefia_s0_U_n_539),
        .q1_reg_i_61(clefia_s0_U_n_541),
        .q1_reg_i_65(clefia_s0_U_n_543),
        .q1_reg_i_69(clefia_s0_U_n_545),
        .q1_reg_i_70_0(clefia_s0_U_n_559),
        .q1_reg_i_70_1(clefia_s0_U_n_500),
        .q1_reg_i_77(clefia_s0_U_n_548),
        .q1_reg_i_81(clefia_s0_U_n_118),
        .q1_reg_i_81_0(clefia_s0_U_n_157),
        .q1_reg_i_81_1(clefia_s0_U_n_549),
        .q1_reg_i_82_0(xor_ln124_156_reg_24306),
        .q1_reg_i_84_0(xor_ln124_92_reg_23695),
        .q1_reg_i_86_0(xor_ln124_188_reg_24662),
        .q2_reg_0(clefia_s1_q2),
        .q2_reg_1(clefia_s1_U_n_198),
        .q2_reg_10({xor_ln124_296_fu_22385_p2[7:6],clefia_s1_U_n_379,xor_ln124_296_fu_22385_p2[4:0]}),
        .q2_reg_11({xor_ln124_294_fu_22315_p2[7:6],clefia_s1_U_n_397,xor_ln124_294_fu_22315_p2[4:0]}),
        .q2_reg_12(clefia_s1_U_n_416),
        .q2_reg_13({clefia_s1_U_n_417,clefia_s1_U_n_418,clefia_s1_U_n_419}),
        .q2_reg_14(clefia_s1_U_n_420),
        .q2_reg_15(clefia_s1_U_n_580),
        .q2_reg_16(xor_ln124_166_reg_24150),
        .q2_reg_17(clefia_s0_U_n_119),
        .q2_reg_18(clefia_s0_U_n_183),
        .q2_reg_19(clefia_s0_U_n_115),
        .q2_reg_2({xor_ln124_45_fu_4367_p2[7:5],clefia_s1_U_n_202,clefia_s1_U_n_203,xor_ln124_45_fu_4367_p2[2:0]}),
        .q2_reg_20(clefia_s0_U_n_117),
        .q2_reg_21(clefia_s0_U_n_116),
        .q2_reg_22(clefia_s0_U_n_572),
        .q2_reg_23(clefia_s0_U_n_560),
        .q2_reg_24(clefia_s0_U_n_571),
        .q2_reg_25(clefia_s0_U_n_558),
        .q2_reg_26(clefia_s0_U_n_569),
        .q2_reg_27(clefia_s0_U_n_556),
        .q2_reg_28(clefia_s0_U_n_182),
        .q2_reg_29(clefia_s0_U_n_179),
        .q2_reg_3(clefia_s1_U_n_209),
        .q2_reg_30(clefia_s0_U_n_390),
        .q2_reg_31(clefia_s0_U_n_564),
        .q2_reg_32(clefia_s0_U_n_563),
        .q2_reg_33(clefia_s0_U_n_551),
        .q2_reg_34(clefia_s0_U_n_356),
        .q2_reg_35(clefia_s0_U_n_550),
        .q2_reg_36(xor_ln124_93_reg_23701),
        .q2_reg_37(clefia_s0_U_n_546),
        .q2_reg_38(clefia_s0_U_n_542),
        .q2_reg_39(clefia_s0_U_n_540),
        .q2_reg_4(clefia_s1_U_n_223),
        .q2_reg_40(clefia_s0_U_n_538),
        .q2_reg_41(xor_ln124_61_reg_23365),
        .q2_reg_42(clefia_s0_U_n_488),
        .q2_reg_43(x_assign_172_reg_25140),
        .q2_reg_5(clefia_s1_U_n_272),
        .q2_reg_6(clefia_s1_U_n_282),
        .q2_reg_7(clefia_s1_U_n_320),
        .q2_reg_8({clefia_s1_U_n_323,clefia_s1_U_n_324,clefia_s1_U_n_325}),
        .q2_reg_9({xor_ln124_43_fu_4309_p2[7:5],xor_ln124_43_fu_4309_p2[1:0]}),
        .q2_reg_i_10_0(xor_ln124_157_reg_24312),
        .q2_reg_i_10_1(xor_ln124_173_reg_24288),
        .q2_reg_i_10_2(xor_ln124_221_reg_25004),
        .q2_reg_i_10_3(xor_ln124_189_reg_24668),
        .q2_reg_i_12__0_0(clefia_s0_U_n_516),
        .q2_reg_i_14_0(clefia_s0_U_n_553),
        .q2_reg_i_15__0_0(clefia_s0_U_n_518),
        .q2_reg_i_20_0(clefia_s0_U_n_524),
        .q2_reg_i_22_0(clefia_s0_U_n_391),
        .q2_reg_i_29__0_0(clefia_s0_U_n_544),
        .q2_reg_i_29__0_1(clefia_s0_U_n_527),
        .q2_reg_i_30_0(clefia_s0_U_n_499),
        .q2_reg_i_33_0(clefia_s0_U_n_529),
        .q2_reg_i_37_0(clefia_s0_U_n_547),
        .q2_reg_i_37_1(clefia_s0_U_n_531),
        .q2_reg_i_38_0(clefia_s0_U_n_393),
        .q2_reg_i_40_0(clefia_s0_U_n_534),
        .q2_reg_i_43_0(xor_ln124_28_reg_23039),
        .q2_reg_i_43_1(xor_ln124_38_reg_22878),
        .q3_reg(xor_ln124_203_reg_24616),
        .q4_reg_0(clefia_s1_q0),
        .q4_reg_1({clefia_s1_U_n_53,clefia_s1_U_n_54,clefia_s1_U_n_55,clefia_s1_U_n_56,clefia_s1_U_n_57,clefia_s1_U_n_58,clefia_s1_U_n_59,clefia_s1_U_n_60}),
        .q4_reg_10(xor_ln124_30_fu_4727_p2),
        .q4_reg_11(clefia_s1_U_n_445),
        .q4_reg_12({clefia_s1_U_n_446,clefia_s1_U_n_447}),
        .q4_reg_13({clefia_s1_U_n_448,clefia_s1_U_n_449,clefia_s1_U_n_450}),
        .q4_reg_14({clefia_s1_U_n_456,clefia_s1_U_n_457}),
        .q4_reg_15({clefia_s1_U_n_468,clefia_s1_U_n_469,clefia_s1_U_n_470}),
        .q4_reg_16({clefia_s1_U_n_471,clefia_s1_U_n_472,clefia_s1_U_n_473}),
        .q4_reg_17(clefia_s0_U_n_103),
        .q4_reg_18(clefia_s0_U_n_104),
        .q4_reg_19(clefia_s0_U_n_173),
        .q4_reg_2({clefia_s1_U_n_69,clefia_s1_U_n_70,clefia_s1_U_n_71,clefia_s1_U_n_72,clefia_s1_U_n_73,clefia_s1_U_n_74,clefia_s1_U_n_75,clefia_s1_U_n_76}),
        .q4_reg_20(xor_ln124_252_reg_25335),
        .q4_reg_21(xor_ln124_238_reg_24967),
        .q4_reg_3(clefia_s1_U_n_386),
        .q4_reg_4(xor_ln124_155_fu_13693_p2),
        .q4_reg_5(clefia_s1_U_n_407),
        .q4_reg_6(clefia_s1_U_n_410),
        .q4_reg_7(clefia_s1_U_n_414),
        .q4_reg_8(clefia_s1_U_n_415),
        .q4_reg_9(xor_ln124_29_fu_4701_p2),
        .q4_reg_i_104_0(or_ln134_98_fu_15484_p3),
        .q4_reg_i_104_1(or_ln134_97_fu_15478_p3),
        .q4_reg_i_105_0(or_ln134_113_fu_17750_p3),
        .q4_reg_i_105_1(or_ln134_114_fu_17756_p3),
        .q4_reg_i_106_0(or_ln134_130_fu_20022_p3),
        .q4_reg_i_119_0(x_assign_160_reg_24680[2:0]),
        .q4_reg_i_119_1(x_assign_165_reg_24718[2:0]),
        .q4_reg_i_34_0(clefia_s0_U_n_492),
        .q4_reg_i_37_0(xor_ln124_155_reg_24300),
        .q4_reg_i_38_0(clefia_s0_U_n_211),
        .q4_reg_i_38_1(clefia_s0_U_n_489),
        .q4_reg_i_39_0(clefia_s0_U_n_493),
        .q4_reg_i_44_0(clefia_s0_U_n_495),
        .q4_reg_i_48_0(clefia_s0_U_n_209),
        .q4_reg_i_48_1(clefia_s0_U_n_490),
        .q4_reg_i_49_0(clefia_s0_U_n_496),
        .q4_reg_i_52_0(clefia_s0_U_n_526),
        .q4_reg_i_52_1(or_ln134_34_fu_6391_p3),
        .q4_reg_i_52_2(or_ln134_33_fu_6385_p3),
        .q4_reg_i_53_0(clefia_s0_U_n_392),
        .q4_reg_i_56_0(clefia_s0_U_n_210),
        .q4_reg_i_56_1(clefia_s0_U_n_200),
        .q4_reg_i_57_0(clefia_s0_U_n_498),
        .q4_reg_i_61_0(clefia_s0_U_n_501),
        .q4_reg_i_64_0(clefia_s0_U_n_533),
        .q4_reg_i_69_0(clefia_s0_U_n_536),
        .q4_reg_i_81_0(xor_ln124_190_reg_24674),
        .q4_reg_i_84_0(xor_ln124_94_reg_23707),
        .q4_reg_i_84_1(xor_ln124_125_reg_24037),
        .q4_reg_i_85_0(xor_ln124_62_reg_23371),
        .\reg_1822_reg[0] (\reg_1822[7]_i_5_n_0 ),
        .\reg_1834_reg[0] (\reg_1864[7]_i_3_n_0 ),
        .\reg_1834_reg[0]_0 (\reg_1822[7]_i_3_n_0 ),
        .\reg_1834_reg[0]_1 (control_s_axi_U_n_99),
        .\reg_1842_reg[0] (\reg_1842[7]_i_6_n_0 ),
        .\reg_1842_reg[0]_0 (\reg_1842[7]_i_7_n_0 ),
        .\reg_1842_reg[0]_1 (\reg_1842[7]_i_9_n_0 ),
        .\reg_1842_reg[2] (\reg_1842[7]_i_4_n_0 ),
        .\reg_1842_reg[7] (\reg_1842[7]_i_8_n_0 ),
        .\reg_1858_reg[0] (\reg_1858[7]_i_3_n_0 ),
        .\reg_1858_reg[7] (ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .\reg_1864_reg[7] ({xor_ln124_171_fu_13240_p2[7:5],xor_ln124_171_fu_13240_p2[3:0]}),
        .\reg_1871_reg[7] ({xor_ln124_203_fu_15512_p2[7:6],xor_ln124_203_fu_15512_p2[4],xor_ln124_203_fu_15512_p2[2:0]}),
        .\reg_1871_reg[7]_0 ({xor_ln124_75_fu_6419_p2[7],xor_ln124_75_fu_6419_p2[5:4],xor_ln124_75_fu_6419_p2[0]}),
        .\reg_1877_reg[2] (xor_ln124_77_fu_6475_p2[2]),
        .\reg_1877_reg[4] (clefia_s1_U_n_150),
        .\reg_1877_reg[6] ({xor_ln124_235_fu_17784_p2[6],xor_ln124_235_fu_17784_p2[4:3],xor_ln124_235_fu_17784_p2[1]}),
        .\reg_1877_reg[7] (clefia_s1_U_n_143),
        .\reg_1882_reg[0] (\reg_1882[7]_i_3_n_0 ),
        .\reg_1882_reg[0]_0 (\reg_1882[7]_i_5_n_0 ),
        .\reg_1889_reg[0] (\reg_1889[7]_i_3_n_0 ),
        .\reg_1889_reg[0]_0 (\reg_1889[7]_i_4_n_0 ),
        .\reg_1900_reg[3] ({xor_ln124_237_fu_17840_p2[3],xor_ln124_237_fu_17840_p2[0]}),
        .\reg_1900_reg[6] ({xor_ln124_141_fu_11019_p2[6],xor_ln124_141_fu_11019_p2[4],xor_ln124_141_fu_11019_p2[2:1]}),
        .\reg_1900_reg[7] ({xor_ln124_268_fu_20107_p2[7],xor_ln124_268_fu_20107_p2[5]}),
        .\reg_1900_reg[7]_0 ({xor_ln124_109_fu_8747_p2[7],xor_ln124_109_fu_8747_p2[4],xor_ln124_109_fu_8747_p2[2:0]}),
        .\trunc_ln134_130_reg_23843_reg[3] (clefia_s1_U_n_525),
        .\trunc_ln134_134_reg_23865_reg[1] (clefia_s1_U_n_526),
        .\trunc_ln134_157_reg_23757_reg[3] ({xor_ln124_134_fu_9915_p2[4:2],xor_ln124_134_fu_9915_p2[0]}),
        .\trunc_ln134_210_reg_24490_reg[1] (clefia_s1_U_n_365),
        .\trunc_ln134_210_reg_24490_reg[2] (clefia_s1_U_n_532),
        .\trunc_ln134_214_reg_24512_reg[3] (clefia_s1_U_n_363),
        .\trunc_ln134_214_reg_24512_reg[4] (clefia_s1_U_n_531),
        .\trunc_ln134_259_reg_24858_reg[3] (clefia_s1_U_n_504),
        .\trunc_ln134_259_reg_24858_reg[4] (clefia_s1_U_n_502),
        .\trunc_ln134_277_reg_24724_reg[4] ({xor_ln124_230_fu_16736_p2[5],xor_ln124_230_fu_16736_p2[1:0]}),
        .\trunc_ln134_290_reg_25146_reg[3] (clefia_s1_U_n_166),
        .\trunc_ln134_290_reg_25146_reg[4] (clefia_s1_U_n_534),
        .\trunc_ln134_294_reg_25168_reg[1] (clefia_s1_U_n_167),
        .\trunc_ln134_294_reg_25168_reg[2] (clefia_s1_U_n_535),
        .\trunc_ln134_324_reg_25232_reg[2] (clefia_s1_U_n_156),
        .\trunc_ln134_339_reg_25499_reg[2] (xor_ln124_277_fu_21900_p2[3:0]),
        .\trunc_ln134_82_reg_23241_reg[0] (clefia_s1_U_n_542),
        .\trunc_ln134_90_reg_23507_reg[4] (clefia_s1_U_n_482),
        .\trunc_ln134_94_reg_23529_reg[2] (clefia_s1_U_n_485),
        .\trunc_ln134_97_reg_23545_reg[0] (clefia_s1_U_n_491),
        .\trunc_ln134_97_reg_23545_reg[2] (clefia_s1_U_n_486),
        .\trunc_ln134_99_reg_23555_reg[3] (clefia_s1_U_n_187),
        .\trunc_ln134_99_reg_23555_reg[4] (clefia_s1_U_n_184),
        .\x_116_reg_24992_reg[4] (clefia_s0_U_n_337),
        .\x_116_reg_24992_reg[6] (clefia_s1_U_n_157),
        .\x_116_reg_24992_reg[7] (clefia_s0_q3),
        .\x_116_reg_24992_reg[7]_0 ({xor_ln124_195_reg_24444[7:4],xor_ln124_195_reg_24444[1:0]}),
        .x_assign_102_reg_24177(x_assign_102_reg_24177),
        .\x_assign_102_reg_24177_reg[3] (clefia_s1_U_n_124),
        .\x_assign_102_reg_24177_reg[4] (clefia_s1_U_n_122),
        .\x_assign_102_reg_24177_reg[5] (clefia_s1_U_n_123),
        .x_assign_103_reg_24183({x_assign_103_reg_24183[7:6],x_assign_103_reg_24183[3:0]}),
        .\x_assign_103_reg_24183_reg[1] (clefia_s1_U_n_105),
        .x_assign_123_reg_24240(x_assign_123_reg_24240),
        .\x_assign_123_reg_24240_reg[7] ({xor_ln124_174_fu_13328_p2[7:6],clefia_s1_U_n_191,xor_ln124_174_fu_13328_p2[4:0]}),
        .x_assign_126_reg_24500(x_assign_126_reg_24500),
        .\x_assign_126_reg_24500_reg[2] (clefia_s1_U_n_554),
        .\x_assign_126_reg_24500_reg[3] (clefia_s1_U_n_364),
        .x_assign_127_reg_24506({x_assign_127_reg_24506[7:6],x_assign_127_reg_24506[3:0]}),
        .\x_assign_127_reg_24506_reg[0] (clefia_s1_U_n_556),
        .\x_assign_127_reg_24506_reg[1] (clefia_s1_U_n_555),
        .x_assign_12_reg_22956(x_assign_12_reg_22956),
        .x_assign_138_reg_24365(x_assign_138_reg_24365),
        .x_assign_139_reg_24371({x_assign_139_reg_24371[7:6],x_assign_139_reg_24371[3:0]}),
        .x_assign_144_reg_24532(x_assign_144_reg_24532),
        .x_assign_146_reg_24554({x_assign_146_reg_24554[7],x_assign_146_reg_24554[3:1]}),
        .x_assign_147_reg_24570({x_assign_147_reg_24570[7:4],x_assign_147_reg_24570[0]}),
        .x_assign_150_reg_24820({x_assign_150_reg_24820[7:3],x_assign_150_reg_24820[1:0]}),
        .\x_assign_150_reg_24820_reg[0] (clefia_s1_U_n_515),
        .\x_assign_150_reg_24820_reg[0]_0 (clefia_s1_U_n_516),
        .\x_assign_150_reg_24820_reg[1] (clefia_s1_U_n_512),
        .x_assign_151_reg_24826({x_assign_151_reg_24826[7:6],x_assign_151_reg_24826[3],x_assign_151_reg_24826[1:0]}),
        .\x_assign_151_reg_24826_reg[3] (clefia_s1_U_n_509),
        .x_assign_15_reg_22900({x_assign_15_reg_22900[7],x_assign_15_reg_22900[3:1]}),
        .x_assign_162_reg_24696(x_assign_162_reg_24696),
        .x_assign_163_reg_24702({x_assign_163_reg_24702[7:6],x_assign_163_reg_24702[3:0]}),
        .x_assign_168_reg_24868(x_assign_168_reg_24868),
        .x_assign_170_reg_24890({x_assign_170_reg_24890[7],x_assign_170_reg_24890[3:1]}),
        .x_assign_171_reg_24906({x_assign_171_reg_24906[7:4],x_assign_171_reg_24906[0]}),
        .x_assign_174_reg_25156(x_assign_174_reg_25156),
        .\x_assign_174_reg_25156_reg[2] (clefia_s1_U_n_158),
        .\x_assign_174_reg_25156_reg[3] (clefia_s1_U_n_155),
        .x_assign_175_reg_25162({x_assign_175_reg_25162[7:6],x_assign_175_reg_25162[3:0]}),
        .\x_assign_175_reg_25162_reg[0] (clefia_s1_U_n_563),
        .\x_assign_175_reg_25162_reg[1] (clefia_s1_U_n_562),
        .x_assign_177_reg_25178({x_assign_177_reg_25178[7:6],x_assign_177_reg_25178[3:0]}),
        .x_assign_184_reg_25016({x_assign_184_reg_25016[7],x_assign_184_reg_25016[3:0]}),
        .x_assign_186_reg_25032({x_assign_186_reg_25032[7:6],x_assign_186_reg_25032[4:0]}),
        .x_assign_187_reg_25038({x_assign_187_reg_25038[7:6],x_assign_187_reg_25038[3:0]}),
        .x_assign_189_reg_25054({x_assign_189_reg_25054[7],x_assign_189_reg_25054[3:0]}),
        .x_assign_192_reg_25204(x_assign_192_reg_25204),
        .x_assign_194_reg_25226({x_assign_194_reg_25226[7],x_assign_194_reg_25226[3:1]}),
        .x_assign_195_reg_25242(x_assign_195_reg_25242[7]),
        .x_assign_198_reg_25461(x_assign_198_reg_25461),
        .x_assign_199_reg_25467({x_assign_199_reg_25467[7:6],x_assign_199_reg_25467[3:0]}),
        .x_assign_201_reg_25483({x_assign_201_reg_25483[7:6],x_assign_201_reg_25483[3:0]}),
        .x_assign_30_reg_23193({x_assign_30_reg_23193[7],x_assign_30_reg_23193[0]}),
        .x_assign_31_reg_23199({x_assign_31_reg_23199[7:4],x_assign_31_reg_23199[0]}),
        .\x_assign_31_reg_23199_reg[0] (clefia_s1_U_n_543),
        .x_assign_42_reg_23073(x_assign_42_reg_23073),
        .x_assign_43_reg_23079({x_assign_43_reg_23079[7:6],x_assign_43_reg_23079[3:0]}),
        .x_assign_45_reg_23095({x_assign_45_reg_23095[7:6],x_assign_45_reg_23095[3:0]}),
        .x_assign_48_reg_23229(x_assign_48_reg_23229),
        .x_assign_49_reg_23235(x_assign_49_reg_23235[7]),
        .x_assign_51_reg_23267({x_assign_51_reg_23267[7:4],x_assign_51_reg_23267[0]}),
        .x_assign_54_reg_23517({x_assign_54_reg_23517[7:6],x_assign_54_reg_23517[3],x_assign_54_reg_23517[1:0]}),
        .\x_assign_54_reg_23517_reg[3] (clefia_s1_U_n_488),
        .x_assign_55_reg_23523({x_assign_55_reg_23523[7:3],x_assign_55_reg_23523[1:0]}),
        .\x_assign_55_reg_23523_reg[0] (clefia_s1_U_n_496),
        .\x_assign_55_reg_23523_reg[1] (clefia_s1_U_n_142),
        .\x_assign_55_reg_23523_reg[1]_0 (clefia_s1_U_n_493),
        .x_assign_65_fu_7081_p3(x_assign_65_fu_7081_p3),
        .x_assign_66_reg_23393(x_assign_66_reg_23393),
        .x_assign_67_reg_23399({x_assign_67_reg_23399[7:6],x_assign_67_reg_23399[3:0]}),
        .x_assign_72_reg_23565(x_assign_72_reg_23565),
        .x_assign_73_reg_23571(x_assign_73_reg_23571[7]),
        .x_assign_75_reg_23603({x_assign_75_reg_23603[7:4],x_assign_75_reg_23603[0]}),
        .x_assign_78_reg_23853({x_assign_78_reg_23853[7:6],x_assign_78_reg_23853[3:2],x_assign_78_reg_23853[0]}),
        .\x_assign_78_reg_23853_reg[2] (clefia_s1_U_n_528),
        .\x_assign_78_reg_23853_reg[2]_0 (clefia_s1_U_n_548),
        .\x_assign_78_reg_23853_reg[3] (clefia_s1_U_n_547),
        .x_assign_79_reg_23859({x_assign_79_reg_23859[7:2],x_assign_79_reg_23859[0]}),
        .\x_assign_79_reg_23859_reg[0] (clefia_s1_U_n_549),
        .x_assign_90_reg_23729(x_assign_90_reg_23729),
        .x_assign_91_reg_23735({x_assign_91_reg_23735[7:6],x_assign_91_reg_23735[3:0]}),
        .x_assign_96_reg_23901(x_assign_96_reg_23901),
        .x_assign_97_reg_23907(x_assign_97_reg_23907[7]),
        .x_assign_99_reg_23939({x_assign_99_reg_23939[7:4],x_assign_99_reg_23939[0]}),
        .\xor_ln124_100_reg_23466_reg[7] (xor_ln124_60_reg_23359),
        .\xor_ln124_100_reg_23466_reg[7]_0 ({\reg_1850_reg_n_0_[7] ,\reg_1850_reg_n_0_[6] ,\reg_1850_reg_n_0_[5] ,\reg_1850_reg_n_0_[4] ,\reg_1850_reg_n_0_[3] ,\reg_1850_reg_n_0_[2] ,\reg_1850_reg_n_0_[1] ,\reg_1850_reg_n_0_[0] }),
        .\xor_ln124_101_reg_23471_reg[7] ({xor_ln124_125_fu_11514_p2[7:3],clefia_s1_U_n_261,xor_ln124_125_fu_11514_p2[1:0]}),
        .\xor_ln124_102_reg_23476_reg[3] (x_assign_69_reg_23415),
        .\xor_ln124_102_reg_23476_reg[3]_0 (x_assign_64_reg_23377),
        .\xor_ln124_102_reg_23476_reg[5] (or_ln134_46_fu_7535_p3),
        .\xor_ln124_107_reg_23649_reg[5] ({xor_ln124_43_reg_22968[5],xor_ln124_43_reg_22968[1]}),
        .\xor_ln124_108_reg_23654_reg[4] (clefia_s1_U_n_120),
        .\xor_ln124_108_reg_23654_reg[5] (clefia_s1_U_n_121),
        .\xor_ln124_108_reg_23654_reg[7] ({xor_ln124_44_reg_22974[7:3],xor_ln124_44_reg_22974[1:0]}),
        .\xor_ln124_109_reg_23659_reg[3] (x_assign_52_reg_23501),
        .\xor_ln124_109_reg_23659_reg[3]_0 (x_assign_57_reg_23539),
        .\xor_ln124_109_reg_23659_reg[4] (clefia_s0_U_n_491),
        .\xor_ln124_109_reg_23659_reg[4]_0 (or_ln134_49_fu_8657_p3),
        .\xor_ln124_109_reg_23659_reg[4]_1 (or_ln134_50_fu_8663_p3),
        .\xor_ln124_109_reg_23659_reg[5] ({or_ln134_36_fu_8475_p3[5],or_ln134_36_fu_8475_p3[3:2]}),
        .\xor_ln124_109_reg_23659_reg[7] (xor_ln124_45_reg_22980),
        .\xor_ln124_109_reg_23659_reg[7]_0 (reg_1900),
        .\xor_ln124_109_reg_23659_reg[7]_1 (reg_1889),
        .\xor_ln124_110_reg_23664_reg[6] (xor_ln124_46_reg_22986[6:0]),
        .\xor_ln124_123_reg_24025_reg[7] ({xor_ln124_99_reg_23461[7:4],xor_ln124_99_reg_23461[1:0]}),
        .\xor_ln124_125_reg_24037_reg[7] (xor_ln124_101_reg_23471),
        .\xor_ln124_132_reg_23802_reg[5] (or_ln134_62_fu_9807_p3),
        .\xor_ln124_134_reg_23812_reg[3] (x_assign_88_reg_23713),
        .\xor_ln124_134_reg_23812_reg[3]_0 (x_assign_93_reg_23751),
        .\xor_ln124_139_reg_23985_reg[4] (clefia_s1_U_n_553),
        .\xor_ln124_139_reg_23985_reg[5] (clefia_s1_U_n_552),
        .\xor_ln124_139_reg_23985_reg[6] (clefia_s1_U_n_551),
        .\xor_ln124_139_reg_23985_reg[7] (clefia_s1_U_n_550),
        .\xor_ln124_139_reg_23985_reg[7]_0 ({xor_ln124_75_reg_23313[7:6],xor_ln124_75_reg_23313[4:2],xor_ln124_75_reg_23313[0]}),
        .\xor_ln124_13_reg_22730_reg[6] (clefia_s1_U_n_517),
        .\xor_ln124_140_reg_23990_reg[2] (xor_ln124_76_reg_23318[2]),
        .\xor_ln124_141_reg_23995_reg[0] (clefia_s1_U_n_367),
        .\xor_ln124_141_reg_23995_reg[1] (clefia_s1_U_n_366),
        .\xor_ln124_141_reg_23995_reg[2] (x_assign_81_reg_23875[2:0]),
        .\xor_ln124_141_reg_23995_reg[2]_0 (x_assign_76_reg_23837[2:0]),
        .\xor_ln124_141_reg_23995_reg[4] (or_ln134_65_fu_10929_p3),
        .\xor_ln124_141_reg_23995_reg[4]_0 (or_ln134_66_fu_10935_p3),
        .\xor_ln124_141_reg_23995_reg[4]_1 (or_ln134_52_fu_10747_p3[4:2]),
        .\xor_ln124_141_reg_23995_reg[6] (clefia_s1_U_n_355),
        .\xor_ln124_141_reg_23995_reg[6]_0 ({xor_ln124_77_reg_23323[6],xor_ln124_77_reg_23323[4],xor_ln124_77_reg_23323[2:0]}),
        .\xor_ln124_141_reg_23995_reg[7] (clefia_s1_U_n_354),
        .\xor_ln124_142_reg_24000_reg[7] (xor_ln124_78_reg_23328[7]),
        .\xor_ln124_14_reg_22762_reg[4] (clefia_s1_U_n_518),
        .\xor_ln124_155_reg_24300_reg[2] (x_assign_68_fu_7241_p3[2]),
        .\xor_ln124_155_reg_24300_reg[3] (clefia_s0_U_n_441),
        .\xor_ln124_155_reg_24300_reg[4] (clefia_s0_U_n_484),
        .\xor_ln124_155_reg_24300_reg[7] (xor_ln124_131_reg_23797),
        .\xor_ln124_156_reg_24306_reg[5] ({xor_ln124_196_fu_14528_p2[5],xor_ln124_196_fu_14528_p2[3],xor_ln124_196_fu_14528_p2[1]}),
        .\xor_ln124_157_reg_24312_reg[5] (clefia_s0_U_n_410),
        .\xor_ln124_157_reg_24312_reg[7] (xor_ln124_133_reg_23807),
        .\xor_ln124_158_reg_24318_reg[7] (xor_ln124_198_fu_14582_p2[7:2]),
        .\xor_ln124_163_reg_24133_reg[7] ({xor_ln124_187_fu_16005_p2[7],clefia_s1_U_n_308,xor_ln124_187_fu_16005_p2[5:4],xor_ln124_187_fu_16005_p2[1:0]}),
        .\xor_ln124_165_reg_24144_reg[7] ({xor_ln124_189_fu_16063_p2[7:3],clefia_s1_U_n_253,xor_ln124_189_fu_16063_p2[1:0]}),
        .\xor_ln124_171_reg_24276_reg[0] (clefia_s0_U_n_120),
        .\xor_ln124_171_reg_24276_reg[1] (clefia_s0_U_n_125),
        .\xor_ln124_171_reg_24276_reg[2] (clefia_s0_U_n_140),
        .\xor_ln124_171_reg_24276_reg[3] (clefia_s0_U_n_139),
        .\xor_ln124_171_reg_24276_reg[5] (clefia_s0_U_n_128),
        .\xor_ln124_171_reg_24276_reg[6] (clefia_s0_U_n_129),
        .\xor_ln124_171_reg_24276_reg[7] (reg_1864),
        .\xor_ln124_171_reg_24276_reg[7]_0 (clefia_s0_U_n_130),
        .\xor_ln124_172_reg_24282_reg[2] (clefia_s0_U_n_483),
        .\xor_ln124_172_reg_24282_reg[4] (clefia_s1_U_n_506),
        .\xor_ln124_172_reg_24282_reg[5] (or_ln134_70_fu_12800_p3),
        .\xor_ln124_172_reg_24282_reg[6] (clefia_s1_U_n_501),
        .\xor_ln124_172_reg_24282_reg[7] (clefia_s1_U_n_499),
        .\xor_ln124_172_reg_24282_reg[7]_0 (xor_ln124_108_reg_23654),
        .\xor_ln124_173_reg_24288_reg[0] (clefia_s0_U_n_114),
        .\xor_ln124_173_reg_24288_reg[1] (clefia_s0_U_n_131),
        .\xor_ln124_173_reg_24288_reg[2] (clefia_s0_U_n_105),
        .\xor_ln124_173_reg_24288_reg[3] (clefia_s0_U_n_132),
        .\xor_ln124_173_reg_24288_reg[4] (or_ln134_81_fu_13168_p3),
        .\xor_ln124_173_reg_24288_reg[4]_0 (clefia_s0_U_n_133),
        .\xor_ln124_173_reg_24288_reg[5] (clefia_s0_U_n_134),
        .\xor_ln124_173_reg_24288_reg[6] (clefia_s0_U_n_135),
        .\xor_ln124_173_reg_24288_reg[7] (clefia_s0_q2),
        .\xor_ln124_173_reg_24288_reg[7]_0 (clefia_s0_U_n_102),
        .\xor_ln124_174_reg_24294_reg[0] (clefia_s1_U_n_513),
        .\xor_ln124_174_reg_24294_reg[1] (clefia_s1_U_n_510),
        .\xor_ln124_174_reg_24294_reg[2] (clefia_s0_U_n_277),
        .\xor_ln124_174_reg_24294_reg[3] (clefia_s1_U_n_507),
        .\xor_ln124_174_reg_24294_reg[3]_0 (clefia_s0_U_n_276),
        .\xor_ln124_174_reg_24294_reg[3]_1 (x_assign_105_reg_24199),
        .\xor_ln124_174_reg_24294_reg[3]_2 (x_assign_100_reg_24161),
        .\xor_ln124_174_reg_24294_reg[4] (clefia_s0_U_n_332),
        .\xor_ln124_174_reg_24294_reg[6] (clefia_s1_U_n_500),
        .\xor_ln124_174_reg_24294_reg[7] (clefia_s1_U_n_497),
        .\xor_ln124_174_reg_24294_reg[7]_0 (xor_ln124_110_reg_23664),
        .\xor_ln124_187_reg_24656_reg[0] (clefia_s1_U_n_514),
        .\xor_ln124_187_reg_24656_reg[1] (clefia_s1_U_n_511),
        .\xor_ln124_187_reg_24656_reg[3] (clefia_s1_U_n_508),
        .\xor_ln124_187_reg_24656_reg[4] (clefia_s1_U_n_505),
        .\xor_ln124_187_reg_24656_reg[5] (clefia_s1_U_n_503),
        .\xor_ln124_187_reg_24656_reg[7] (clefia_s1_U_n_498),
        .\xor_ln124_187_reg_24656_reg[7]_0 ({xor_ln124_163_reg_24133[7:4],xor_ln124_163_reg_24133[1:0]}),
        .\xor_ln124_188_reg_24662_reg[5] ({xor_ln124_228_fu_16682_p2[5:3],xor_ln124_228_fu_16682_p2[1]}),
        .\xor_ln124_189_reg_24668_reg[7] (xor_ln124_165_reg_24144),
        .\xor_ln124_195_reg_24444_reg[7] ({x_116_fu_18277_p2[7],clefia_s1_U_n_284,x_116_fu_18277_p2[5:4],clefia_s1_U_n_287,x_116_fu_18277_p2[0]}),
        .\xor_ln124_196_reg_24449_reg[5] (or_ln134_94_fu_14474_p3),
        .\xor_ln124_197_reg_24454_reg[7] ({xor_ln124_221_fu_18335_p2[7:3],clefia_s1_U_n_229,xor_ln124_221_fu_18335_p2[1:0]}),
        .\xor_ln124_198_reg_24459_reg[3] (x_assign_136_reg_24349),
        .\xor_ln124_198_reg_24459_reg[3]_0 (x_assign_141_reg_24387),
        .\xor_ln124_198_reg_24459_reg[7] (xor_ln124_158_reg_24318),
        .\xor_ln124_203_reg_24616_reg[2] (clefia_s1_U_n_561),
        .\xor_ln124_203_reg_24616_reg[4] (clefia_s1_U_n_560),
        .\xor_ln124_203_reg_24616_reg[5] (clefia_s1_U_n_559),
        .\xor_ln124_203_reg_24616_reg[6] (clefia_s1_U_n_558),
        .\xor_ln124_203_reg_24616_reg[7] (clefia_s1_U_n_557),
        .\xor_ln124_203_reg_24616_reg[7]_0 (xor_ln124_139_reg_23985),
        .\xor_ln124_205_reg_24626_reg[0] (clefia_s1_U_n_171),
        .\xor_ln124_205_reg_24626_reg[1] (clefia_s1_U_n_168),
        .\xor_ln124_205_reg_24626_reg[3] (x_assign_124_reg_24484),
        .\xor_ln124_205_reg_24626_reg[3]_0 (x_assign_129_reg_24428),
        .\xor_ln124_205_reg_24626_reg[6] (clefia_s1_U_n_165),
        .\xor_ln124_205_reg_24626_reg[7] (clefia_s1_U_n_533),
        .\xor_ln124_205_reg_24626_reg[7]_0 ({\reg_1842_reg_n_0_[7] ,\reg_1842_reg_n_0_[6] ,\reg_1842_reg_n_0_[5] ,\reg_1842_reg_n_0_[4] ,\reg_1842_reg_n_0_[3] ,\reg_1842_reg_n_0_[2] ,\reg_1842_reg_n_0_[1] ,\reg_1842_reg_n_0_[0] }),
        .\xor_ln124_205_reg_24626_reg[7]_1 (xor_ln124_141_reg_23995),
        .\xor_ln124_20_reg_22846_reg[4] (xor_ln124_44_fu_4338_p2[4:3]),
        .\xor_ln124_220_reg_24998_reg[5] (xor_ln124_259_fu_18948_p2[5:0]),
        .\xor_ln124_221_reg_25004_reg[3] (clefia_s0_U_n_50),
        .\xor_ln124_221_reg_25004_reg[4] (clefia_s0_U_n_583),
        .\xor_ln124_221_reg_25004_reg[5] (clefia_s0_U_n_54),
        .\xor_ln124_221_reg_25004_reg[7] (xor_ln124_197_reg_24454),
        .\xor_ln124_222_reg_25010_reg[7] ({xor_ln124_261_fu_19002_p2[7],xor_ln124_261_fu_19002_p2[5],xor_ln124_261_fu_19002_p2[3],xor_ln124_261_fu_19002_p2[0]}),
        .\xor_ln124_227_reg_24764_reg[7] ({xor_ln124_250_fu_20544_p2[7],clefia_s1_U_n_314,xor_ln124_250_fu_20544_p2[5:4],xor_ln124_250_fu_20544_p2[1:0]}),
        .\xor_ln124_229_reg_24774_reg[7] ({xor_ln124_252_fu_20602_p2[7:3],clefia_s1_U_n_245,xor_ln124_252_fu_20602_p2[1:0]}),
        .\xor_ln124_230_reg_24779_reg[5] (or_ln134_110_fu_16628_p3),
        .\xor_ln124_235_reg_24952_reg[1] (clefia_s0_U_n_515),
        .\xor_ln124_235_reg_24952_reg[3] (clefia_s0_U_n_513),
        .\xor_ln124_235_reg_24952_reg[4] (clefia_s0_U_n_512),
        .\xor_ln124_235_reg_24952_reg[6] (clefia_s0_U_n_510),
        .\xor_ln124_236_reg_24957_reg[7] ({xor_ln124_275_fu_21846_p2[7:4],clefia_s1_U_n_98,clefia_s1_U_n_99,xor_ln124_275_fu_21846_p2[1:0]}),
        .\xor_ln124_236_reg_24957_reg[7]_0 ({xor_ln124_172_reg_24282[7:6],xor_ln124_172_reg_24282[4:3],xor_ln124_172_reg_24282[1:0]}),
        .\xor_ln124_237_reg_24962_reg[0] (clefia_s0_U_n_502),
        .\xor_ln124_237_reg_24962_reg[3] (clefia_s0_U_n_497),
        .\xor_ln124_238_reg_24967_reg[3] ({x_assign_153_reg_24842[3],x_assign_153_reg_24842[1:0]}),
        .\xor_ln124_238_reg_24967_reg[3]_0 ({x_assign_148_reg_24804[3],x_assign_148_reg_24804[1:0]}),
        .\xor_ln124_238_reg_24967_reg[5] (or_ln134_102_fu_17580_p3[5:3]),
        .\xor_ln124_238_reg_24967_reg[7] ({xor_ln124_174_reg_24294[7:3],xor_ln124_174_reg_24294[1:0]}),
        .\xor_ln124_250_reg_25323_reg[7] ({xor_ln124_227_reg_24764[7:4],xor_ln124_227_reg_24764[1:0]}),
        .\xor_ln124_252_reg_25335_reg[7] (xor_ln124_229_reg_24774),
        .\xor_ln124_261_reg_25115_reg[7] (xor_ln124_222_reg_25010),
        .\xor_ln124_268_reg_25293_reg[7] (reg_1882),
        .\xor_ln124_268_reg_25293_reg[7]_0 (xor_ln124_205_reg_24626),
        .\xor_ln124_275_reg_25509_reg[5] (or_ln134_134_fu_21791_p3),
        .\xor_ln124_275_reg_25509_reg[7] (xor_ln124_236_reg_24957),
        .\xor_ln124_277_reg_25519_reg[3] (x_assign_196_reg_25445),
        .\xor_ln124_27_reg_23033_reg[7] (reg_1828),
        .\xor_ln124_27_reg_23033_reg[7]_0 (ct_load_reg_22431_pp0_iter1_reg),
        .\xor_ln124_28_reg_23039_reg[5] ({xor_ln124_68_fu_5317_p2[5],xor_ln124_68_fu_5317_p2[2],xor_ln124_68_fu_5317_p2[0]}),
        .\xor_ln124_28_reg_23039_reg[7] (ct_load_1_reg_22446),
        .\xor_ln124_28_reg_23039_reg[7]_0 (reg_1822),
        .\xor_ln124_294_reg_25544_reg[5] (clefia_s0_U_n_411),
        .\xor_ln124_294_reg_25544_reg[7] (xor_ln124_258_reg_25100),
        .\xor_ln124_296_reg_25554_reg[1] (clefia_s0_q1),
        .\xor_ln124_296_reg_25554_reg[7] (xor_ln124_260_reg_25110),
        .\xor_ln124_29_reg_23045_reg[2] (clefia_s1_U_n_567),
        .\xor_ln124_29_reg_23045_reg[3] (clefia_s1_U_n_564),
        .\xor_ln124_29_reg_23045_reg[4] (or_ln134_10_reg_22962),
        .\xor_ln124_29_reg_23045_reg[7] (reg_1816),
        .\xor_ln124_29_reg_23045_reg[7]_0 (ct_load_2_reg_22477),
        .\xor_ln124_30_reg_23051_reg[3] (x_assign_13_reg_22997),
        .\xor_ln124_30_reg_23051_reg[7] ({xor_ln124_70_fu_5371_p2[7:6],xor_ln124_70_fu_5371_p2[4],xor_ln124_70_fu_5371_p2[2:1]}),
        .\xor_ln124_30_reg_23051_reg[7]_0 (ct_load_3_reg_22508),
        .\xor_ln124_35_reg_22916_reg[7] ({xor_ln124_59_fu_6912_p2[7],clefia_s1_U_n_296,xor_ln124_59_fu_6912_p2[5:4],clefia_s1_U_n_299,xor_ln124_59_fu_6912_p2[0]}),
        .\xor_ln124_37_reg_22921_reg[7] ({xor_ln124_61_fu_6970_p2[7:3],clefia_s1_U_n_269,xor_ln124_61_fu_6970_p2[1:0]}),
        .\xor_ln124_43_reg_22968_reg[5] (clefia_s1_U_n_140),
        .\xor_ln124_43_reg_22968_reg[7] ({xor_ln124_19_reg_22804[7:5],xor_ln124_19_reg_22804[1:0]}),
        .\xor_ln124_44_reg_22974_reg[3] ({clefia_s0_U_n_53,clefia_s0_q4[0],clefia_s0_q4[7]}),
        .\xor_ln124_44_reg_22974_reg[3]_0 (clefia_s0_U_n_584),
        .\xor_ln124_44_reg_22974_reg[4] (clefia_s1_U_n_484),
        .\xor_ln124_44_reg_22974_reg[4]_0 (xor_ln124_20_reg_22846[4:3]),
        .\xor_ln124_44_reg_22974_reg[4]_1 (clefia_s0_U_n_582),
        .\xor_ln124_44_reg_22974_reg[5] (clefia_s1_U_n_481),
        .\xor_ln124_44_reg_22974_reg[6] (clefia_s1_U_n_479),
        .\xor_ln124_44_reg_22974_reg[7] (clefia_s1_U_n_476),
        .\xor_ln124_45_reg_22980_reg[0] (clefia_s1_U_n_494),
        .\xor_ln124_45_reg_22980_reg[0]_0 ({clefia_s0_q4[6:4],clefia_s0_q4[1]}),
        .\xor_ln124_45_reg_22980_reg[1] (clefia_s1_U_n_490),
        .\xor_ln124_45_reg_22980_reg[2] (clefia_s1_U_n_489),
        .\xor_ln124_45_reg_22980_reg[4] (x_assign_4_fu_2483_p3),
        .\xor_ln124_45_reg_22980_reg[5] (clefia_s0_U_n_55),
        .\xor_ln124_45_reg_22980_reg[6] (clefia_s1_U_n_477),
        .\xor_ln124_45_reg_22980_reg[7] (clefia_s1_U_n_474),
        .\xor_ln124_45_reg_22980_reg[7]_0 (xor_ln124_21_reg_22889),
        .\xor_ln124_46_reg_22986_reg[0] (clefia_s1_U_n_185),
        .\xor_ln124_46_reg_22986_reg[2] (clefia_s1_U_n_186),
        .\xor_ln124_46_reg_22986_reg[6] (clefia_s1_U_n_183),
        .\xor_ln124_59_reg_23353_reg[0] (clefia_s1_U_n_565),
        .\xor_ln124_59_reg_23353_reg[1] (clefia_s1_U_n_566),
        .\xor_ln124_59_reg_23353_reg[4] (clefia_s1_U_n_568),
        .\xor_ln124_59_reg_23353_reg[6] (clefia_s1_U_n_570),
        .\xor_ln124_59_reg_23353_reg[7] (clefia_s1_U_n_571),
        .\xor_ln124_59_reg_23353_reg[7]_0 ({xor_ln124_35_reg_22916[7:4],xor_ln124_35_reg_22916[1:0]}),
        .\xor_ln124_5_reg_22677_reg[4] (clefia_s1_U_n_541),
        .\xor_ln124_5_reg_22677_reg[7] (clefia_s1_U_n_540),
        .\xor_ln124_60_reg_23359_reg[7] ({xor_ln124_100_fu_7589_p2[7:6],xor_ln124_100_fu_7589_p2[3],xor_ln124_100_fu_7589_p2[0]}),
        .\xor_ln124_61_reg_23365_reg[7] (xor_ln124_37_reg_22921),
        .\xor_ln124_62_reg_23371_reg[6] ({xor_ln124_102_fu_7643_p2[6:3],xor_ln124_102_fu_7643_p2[1]}),
        .\xor_ln124_67_reg_23141_reg[7] ({xor_ln124_91_fu_9184_p2[7],clefia_s1_U_n_290,xor_ln124_91_fu_9184_p2[5:4],clefia_s1_U_n_293,xor_ln124_91_fu_9184_p2[0]}),
        .\xor_ln124_68_reg_23146_reg[5] (or_ln134_30_fu_5263_p3),
        .\xor_ln124_69_reg_23151_reg[7] ({xor_ln124_93_fu_9242_p2[7:3],clefia_s1_U_n_237,xor_ln124_93_fu_9242_p2[1:0]}),
        .\xor_ln124_70_reg_23156_reg[7] (xor_ln124_30_reg_23051),
        .\xor_ln124_75_reg_23313_reg[4] (clefia_s1_U_n_546),
        .\xor_ln124_75_reg_23313_reg[4]_0 (or_ln134_20_reg_23205[4:2]),
        .\xor_ln124_75_reg_23313_reg[5] (clefia_s0_U_n_576),
        .\xor_ln124_75_reg_23313_reg[6] (clefia_s1_U_n_545),
        .\xor_ln124_75_reg_23313_reg[7] (clefia_s1_U_n_544),
        .\xor_ln124_75_reg_23313_reg[7]_0 (reg_1871),
        .\xor_ln124_75_reg_23313_reg[7]_1 ({xor_ln124_5_reg_22677[7],xor_ln124_5_reg_22677[4],xor_ln124_5_reg_22677[0]}),
        .\xor_ln124_75_reg_23313_reg[7]_2 ({\reg_1834_reg_n_0_[7] ,\reg_1834_reg_n_0_[6] ,\reg_1834_reg_n_0_[4] ,\reg_1834_reg_n_0_[3] ,\reg_1834_reg_n_0_[2] ,\reg_1834_reg_n_0_[0] }),
        .\xor_ln124_77_reg_23323_reg[0] (clefia_s1_U_n_530),
        .\xor_ln124_77_reg_23323_reg[1] (clefia_s1_U_n_529),
        .\xor_ln124_77_reg_23323_reg[3] (x_assign_28_reg_23181[3:2]),
        .\xor_ln124_77_reg_23323_reg[3]_0 (x_assign_33_reg_23211[3:2]),
        .\xor_ln124_77_reg_23323_reg[6] (clefia_s1_U_n_524),
        .\xor_ln124_77_reg_23323_reg[6]_0 ({xor_ln124_13_reg_22730[6],xor_ln124_13_reg_22730[3:2]}),
        .\xor_ln124_78_reg_23328_reg[4] (xor_ln124_14_reg_22762[4]),
        .\xor_ln124_78_reg_23328_reg[7] (clefia_s1_U_n_181),
        .\xor_ln124_91_reg_23689_reg[0] (clefia_s1_U_n_495),
        .\xor_ln124_91_reg_23689_reg[1] (clefia_s1_U_n_492),
        .\xor_ln124_91_reg_23689_reg[3] (clefia_s1_U_n_487),
        .\xor_ln124_91_reg_23689_reg[4] (clefia_s1_U_n_483),
        .\xor_ln124_91_reg_23689_reg[5] (clefia_s1_U_n_480),
        .\xor_ln124_91_reg_23689_reg[6] (clefia_s1_U_n_478),
        .\xor_ln124_91_reg_23689_reg[7] (clefia_s1_U_n_475),
        .\xor_ln124_91_reg_23689_reg[7]_0 ({xor_ln124_67_reg_23141[7:4],xor_ln124_67_reg_23141[1:0]}),
        .\xor_ln124_92_reg_23695_reg[6] (xor_ln124_132_fu_9861_p2[6:0]),
        .\xor_ln124_93_reg_23701_reg[7] (xor_ln124_69_reg_23151),
        .\xor_ln124_99_reg_23461_reg[7] ({xor_ln124_123_fu_11456_p2[7],clefia_s1_U_n_302,xor_ln124_123_fu_11456_p2[5:4],xor_ln124_123_fu_11456_p2[1:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi control_s_axi_U
       (.ADDRARDADDR({control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79}),
        .ADDRBWRADDR({control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31}),
        .D(xor_ln124_21_fu_3630_p2),
        .E(reg_1834),
        .Q(reg_1858),
        .\ap_CS_fsm_reg[12] (control_s_axi_U_n_104),
        .\ap_CS_fsm_reg[13] ({ap_NS_fsm[14],ap_NS_fsm[1:0]}),
        .\ap_CS_fsm_reg[14] (control_s_axi_U_n_124),
        .\ap_CS_fsm_reg[1] (ct_ce03),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[2] (control_s_axi_U_n_109),
        .\ap_CS_fsm_reg[2]_0 (ct_ce01),
        .\ap_CS_fsm_reg[3] (control_s_axi_U_n_114),
        .\ap_CS_fsm_reg[4] (control_s_axi_U_n_99),
        .\ap_CS_fsm_reg[7] (reg_1850),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(reg_1842),
        .ap_enable_reg_pp0_iter0_reg_reg_0(control_s_axi_U_n_103),
        .ap_enable_reg_pp0_iter0_reg_reg_1(control_s_axi_U_n_126),
        .ap_enable_reg_pp0_iter0_reg_reg_2(control_s_axi_U_n_127),
        .ap_enable_reg_pp0_iter0_reg_reg_3(control_s_axi_U_n_128),
        .ap_enable_reg_pp0_iter0_reg_reg_4(control_s_axi_U_n_129),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep(control_s_axi_U_n_100),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce3(clefia_s0_ce3),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s1_ce2(clefia_s1_ce2),
        .clefia_s1_ce3(clefia_s1_ce3),
        .clefia_s1_ce4(clefia_s1_ce4),
        .ct_q0(ct_q0),
        .int_ap_start_reg_0(ct_ce012),
        .int_ap_start_reg_1(control_s_axi_U_n_125),
        .int_ap_start_reg_2(control_s_axi_U_n_130),
        .interrupt(interrupt),
        .mem_reg_0_3_0_0_i_1__0(clefia_s1_U_n_563),
        .mem_reg_0_3_1_1_i_1(clefia_s1_U_n_562),
        .mem_reg_0_3_2_2_i_1(clefia_s1_U_n_561),
        .mem_reg_0_3_3_3_i_1(clefia_s1_U_n_155),
        .mem_reg_0_3_3_3_i_1_0(clefia_s1_U_n_156),
        .mem_reg_0_3_5_5_i_1(clefia_s1_U_n_559),
        .mem_reg_0_3_6_6_i_1(clefia_s1_U_n_558),
        .mem_reg_0_3_6_6_i_6({\reg_1877_reg_n_0_[6] ,\reg_1877_reg_n_0_[5] ,\reg_1877_reg_n_0_[2] ,\reg_1877_reg_n_0_[1] ,\reg_1877_reg_n_0_[0] }),
        .mem_reg_0_3_7_7_i_1(xor_ln124_301_reg_25440),
        .mem_reg_0_3_7_7_i_1_0(xor_ln124_294_reg_25544),
        .mem_reg_0_3_7_7_i_1_1(xor_ln124_267_reg_25288),
        .mem_reg_0_3_7_7_i_1_2(clefia_s1_U_n_125),
        .mem_reg_0_3_7_7_i_1_3(xor_ln124_268_reg_25293),
        .mem_reg_0_3_7_7_i_2(xor_ln124_277_reg_25519),
        .mem_reg_0_3_7_7_i_2_0(xor_ln124_276_reg_25514),
        .mem_reg_0_3_7_7_i_5(xor_ln124_269_reg_25298),
        .mem_reg_0_3_7_7_i_5_0(xor_ln124_275_reg_25509),
        .mem_reg_0_3_7_7_i_6(xor_ln124_296_reg_25554),
        .mem_reg_0_3_7_7_i_6_0(xor_ln124_300_reg_25435),
        .mem_reg_0_3_7_7_i_6_1(xor_ln124_297_reg_25559),
        .mem_reg_0_3_7_7_i_6_2(xor_ln124_295_reg_25549),
        .mem_reg_0_3_7_7_i_6_3(xor_ln124_298_reg_25425),
        .mem_reg_0_3_7_7_i_6_4(xor_ln124_299_reg_25430),
        .or_ln134_127_fu_20004_p3({or_ln134_127_fu_20004_p3[6:5],or_ln134_127_fu_20004_p3[2:0]}),
        .or_ln134_128_fu_20010_p3({or_ln134_128_fu_20010_p3[7:5],or_ln134_128_fu_20010_p3[2:1]}),
        .or_ln134_131_fu_21773_p3(or_ln134_131_fu_21773_p3),
        .or_ln134_132_fu_21779_p3(or_ln134_132_fu_21779_p3),
        .or_ln134_4_fu_2660_p3(or_ln134_4_fu_2660_p3),
        .q1_reg(clefia_s1_U_n_514),
        .\q1_reg[4] (clefia_s1_U_n_150),
        .\q1_reg[7] (clefia_s1_U_n_143),
        .q1_reg_0(clefia_s1_U_n_574),
        .q1_reg_1(clefia_s1_U_n_114),
        .q1_reg_10(clefia_s1_U_n_575),
        .q1_reg_11(clefia_s0_U_n_573),
        .q1_reg_12(clefia_s1_U_n_492),
        .q1_reg_13(clefia_s0_U_n_532),
        .q1_reg_14(clefia_s1_U_n_566),
        .q1_reg_15(clefia_s1_U_n_158),
        .q1_reg_16(clefia_s1_U_n_527),
        .q1_reg_17(clefia_s0_U_n_118),
        .q1_reg_18(clefia_s0_U_n_167),
        .q1_reg_19(clefia_s1_U_n_567),
        .q1_reg_2(clefia_s0_U_n_574),
        .q1_reg_20(clefia_s0_U_n_530),
        .q1_reg_21(clefia_s1_U_n_508),
        .q1_reg_22(clefia_s1_U_n_576),
        .q1_reg_23(clefia_s0_U_n_568),
        .q1_reg_24(clefia_s1_U_n_487),
        .q1_reg_25(clefia_s0_U_n_528),
        .q1_reg_26(clefia_s1_U_n_564),
        .q1_reg_27(clefia_s1_U_n_505),
        .q1_reg_28(clefia_s1_U_n_573),
        .q1_reg_29(clefia_s0_U_n_567),
        .q1_reg_3(clefia_s1_U_n_572),
        .q1_reg_30(clefia_s1_U_n_483),
        .q1_reg_31(clefia_s0_U_n_525),
        .q1_reg_32(clefia_s1_U_n_568),
        .q1_reg_33(clefia_s1_U_n_503),
        .q1_reg_34(clefia_s1_U_n_577),
        .q1_reg_35(clefia_s0_U_n_566),
        .q1_reg_36(clefia_s1_U_n_480),
        .q1_reg_37(clefia_s0_U_n_523),
        .q1_reg_38(clefia_s1_U_n_569),
        .q1_reg_39(clefia_s1_U_n_157),
        .q1_reg_4(clefia_s1_U_n_495),
        .q1_reg_40(clefia_s0_U_n_565),
        .q1_reg_41(clefia_s1_U_n_570),
        .q1_reg_42(clefia_s0_U_n_522),
        .q1_reg_43(clefia_s1_U_n_478),
        .q1_reg_44(clefia_s1_U_n_498),
        .q1_reg_45(clefia_s1_U_n_578),
        .q1_reg_46(clefia_s0_U_n_187),
        .q1_reg_47(clefia_s1_U_n_571),
        .q1_reg_48(clefia_s0_U_n_517),
        .q1_reg_49(clefia_s1_U_n_475),
        .q1_reg_5(clefia_s0_U_n_141),
        .q1_reg_50(clefia_s1_U_n_128),
        .q1_reg_51(clefia_s1_U_n_188),
        .q1_reg_6(clefia_s0_U_n_136),
        .q1_reg_7(clefia_s0_U_n_535),
        .q1_reg_8(clefia_s1_U_n_565),
        .q1_reg_9(clefia_s1_U_n_511),
        .q1_reg_i_53(xor_ln124_36_reg_22872),
        .q1_reg_i_53_0(xor_ln124_43_reg_22968),
        .q1_reg_i_81(clefia_s0_U_n_355),
        .q2_reg(clefia_s1_U_n_126),
        .q3_reg(clefia_s0_U_n_116),
        .q3_reg_0(clefia_s1_U_n_180),
        .q3_reg_1(clefia_s0_U_n_103),
        .q3_reg_2(clefia_s1_U_n_127),
        .q3_reg_3(xor_ln124_235_reg_24952),
        .q4_reg(clefia_s1_U_n_459),
        .q4_reg_0(xor_ln124_19_reg_22804),
        .q4_reg_1({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q4_reg_10(xor_ln124_20_reg_22846),
        .q4_reg_11(clefia_s1_U_n_451),
        .q4_reg_2(xor_ln124_35_fu_3755_p2),
        .q4_reg_3(xor_ln124_11_reg_22704),
        .q4_reg_4(xor_ln124_14_reg_22762),
        .q4_reg_5(xor_ln124_22_reg_22946),
        .q4_reg_6(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .q4_reg_7(xor_ln124_27_reg_23033),
        .q4_reg_8(xor_ln124_13_reg_22730),
        .q4_reg_9(clefia_s1_U_n_458),
        .q4_reg_i_24__0(xor_ln124_5_reg_22677),
        .\reg_1816_reg[7] ({xor_ln124_5_fu_2694_p2[7],control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,xor_ln124_5_fu_2694_p2[3],control_s_axi_U_n_94,control_s_axi_U_n_95,control_s_axi_U_n_96}),
        .\reg_1822_reg[0] (\reg_1822[7]_i_3_n_0 ),
        .\reg_1822_reg[0]_0 (clefia_s0_U_n_354),
        .\reg_1822_reg[0]_1 (\reg_1822[7]_i_5_n_0 ),
        .\reg_1828_reg[0] (\reg_1828[7]_i_3_n_0 ),
        .\reg_1828_reg[0]_0 (\reg_1850[7]_i_5_n_0 ),
        .\reg_1828_reg[7] (xor_ln124_13_fu_2905_p2),
        .\reg_1834_reg[0] (\reg_1864[7]_i_3_n_0 ),
        .\reg_1834_reg[0]_0 (clefia_s1_U_n_112),
        .\reg_1842_reg[0] (\reg_1842[7]_i_3_n_0 ),
        .\reg_1842_reg[0]_0 (\reg_1842[7]_i_4_n_0 ),
        .\reg_1850_reg[0] (\reg_1850[7]_i_3_n_0 ),
        .\reg_1850_reg[0]_0 (\reg_1850[7]_i_4_n_0 ),
        .\reg_1858_reg[0] (\reg_1858[7]_i_3_n_0 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln134_334_reg_25473_reg[5] (control_s_axi_U_n_121),
        .\trunc_ln134_334_reg_25473_reg[6] (control_s_axi_U_n_120),
        .x_assign_192_reg_25204({x_assign_192_reg_25204[6:5],x_assign_192_reg_25204[2:0]}),
        .x_assign_194_reg_25226({x_assign_194_reg_25226[7],x_assign_194_reg_25226[2:1]}),
        .x_assign_198_reg_25461(x_assign_198_reg_25461),
        .x_assign_199_reg_25467({x_assign_199_reg_25467[7:6],x_assign_199_reg_25467[3:0]}),
        .\x_assign_199_reg_25467_reg[6] (control_s_axi_U_n_119),
        .\x_assign_199_reg_25467_reg[7] (control_s_axi_U_n_118),
        .x_assign_1_reg_22549({x_assign_1_reg_22549[7],x_assign_1_reg_22549[3:1]}),
        .x_assign_2_reg_22461(x_assign_2_reg_22461),
        .x_assign_3_reg_22616(x_assign_3_reg_22616),
        .x_assign_6_reg_22523(x_assign_6_reg_22523),
        .\x_assign_6_reg_22523_reg[7] (xor_ln124_14_fu_3065_p2),
        .\x_assign_6_reg_22523_reg[7]_0 (xor_ln124_11_fu_2849_p2),
        .x_assign_9_reg_22585(x_assign_9_reg_22585),
        .\x_assign_9_reg_22585_reg[7] (xor_ln124_22_fu_3850_p2),
        .x_assign_s_reg_22492(x_assign_s_reg_22492),
        .\xor_ln124_11_reg_22704_reg[7] (reg_1822),
        .\xor_ln124_11_reg_22704_reg[7]_0 (or_ln134_2_reg_22667),
        .\xor_ln124_11_reg_22704_reg[7]_1 (or_ln134_4_reg_22672),
        .\xor_ln124_13_reg_22730_reg[4] (or_ln_fu_2871_p3),
        .\xor_ln124_13_reg_22730_reg[4]_0 (or_ln134_6_fu_2865_p3),
        .\xor_ln124_13_reg_22730_reg[7] (reg_1828),
        .\xor_ln124_14_reg_22762_reg[7] (or_ln_reg_22725),
        .\xor_ln124_14_reg_22762_reg[7]_0 (or_ln134_6_reg_22720),
        .\xor_ln124_14_reg_22762_reg[7]_1 ({\reg_1834_reg_n_0_[7] ,\reg_1834_reg_n_0_[6] ,\reg_1834_reg_n_0_[5] ,\reg_1834_reg_n_0_[4] ,\reg_1834_reg_n_0_[3] ,\reg_1834_reg_n_0_[2] ,\reg_1834_reg_n_0_[1] ,\reg_1834_reg_n_0_[0] }),
        .\xor_ln124_19_reg_22804_reg[5] (or_ln134_9_fu_3199_p3),
        .\xor_ln124_19_reg_22804_reg[7] (xor_ln124_42_reg_22693),
        .\xor_ln124_19_reg_22804_reg[7]_0 ({\reg_1842_reg_n_0_[7] ,\reg_1842_reg_n_0_[6] ,\reg_1842_reg_n_0_[5] ,\reg_1842_reg_n_0_[4] ,\reg_1842_reg_n_0_[3] ,\reg_1842_reg_n_0_[2] ,\reg_1842_reg_n_0_[1] ,\reg_1842_reg_n_0_[0] }),
        .\xor_ln124_19_reg_22804_reg[7]_1 (or_ln134_s_fu_3205_p3),
        .\xor_ln124_20_reg_22846_reg[5] (or_ln134_1_fu_3368_p3),
        .\xor_ln124_20_reg_22846_reg[7] (or_ln134_3_fu_3374_p3),
        .\xor_ln124_20_reg_22846_reg[7]_0 ({\reg_1850_reg_n_0_[7] ,\reg_1850_reg_n_0_[6] ,\reg_1850_reg_n_0_[5] ,\reg_1850_reg_n_0_[4] ,\reg_1850_reg_n_0_[3] ,\reg_1850_reg_n_0_[2] ,\reg_1850_reg_n_0_[1] ,\reg_1850_reg_n_0_[0] }),
        .\xor_ln124_21_reg_22889_reg[7] (or_ln134_s_reg_22799),
        .\xor_ln124_21_reg_22889_reg[7]_0 (or_ln134_9_reg_22794),
        .\xor_ln124_22_reg_22946_reg[7] ({control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87}),
        .\xor_ln124_22_reg_22946_reg[7]_0 (or_ln134_1_reg_22836),
        .\xor_ln124_22_reg_22946_reg[7]_1 (or_ln134_3_reg_22841),
        .\xor_ln124_22_reg_22946_reg[7]_2 (reg_1816),
        .\xor_ln124_235_reg_24952_reg[0] (control_s_axi_U_n_123),
        .\xor_ln124_235_reg_24952_reg[1] (control_s_axi_U_n_122),
        .\xor_ln124_42_reg_22693_reg[7] ({xor_ln124_19_fu_3234_p2[7:6],control_s_axi_U_n_42,control_s_axi_U_n_43,xor_ln124_19_fu_3234_p2[3:0]}),
        .\xor_ln124_42_reg_22693_reg[7]_0 ({xor_ln124_20_fu_3403_p2[7:6],control_s_axi_U_n_50,xor_ln124_20_fu_3403_p2[4:0]}),
        .\xor_ln124_5_reg_22677_reg[4] (or_ln134_2_fu_2654_p3));
  FDRE \ct_load_10_reg_22601_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[0]),
        .Q(ct_load_10_reg_22601[0]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[1]),
        .Q(ct_load_10_reg_22601[1]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[2]),
        .Q(ct_load_10_reg_22601[2]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[3]),
        .Q(ct_load_10_reg_22601[3]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[4]),
        .Q(ct_load_10_reg_22601[4]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[5]),
        .Q(ct_load_10_reg_22601[5]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[6]),
        .Q(ct_load_10_reg_22601[6]),
        .R(1'b0));
  FDRE \ct_load_10_reg_22601_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_129),
        .D(ct_q0[7]),
        .Q(ct_load_10_reg_22601[7]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[0]),
        .Q(ct_load_11_reg_22637[0]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[1]),
        .Q(ct_load_11_reg_22637[1]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[2]),
        .Q(ct_load_11_reg_22637[2]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[3]),
        .Q(ct_load_11_reg_22637[3]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[4]),
        .Q(ct_load_11_reg_22637[4]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[5]),
        .Q(ct_load_11_reg_22637[5]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[6]),
        .Q(ct_load_11_reg_22637[6]),
        .R(1'b0));
  FDRE \ct_load_11_reg_22637_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_126),
        .D(ct_q0[7]),
        .Q(ct_load_11_reg_22637[7]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[0]),
        .Q(ct_load_1_reg_22446[0]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[1]),
        .Q(ct_load_1_reg_22446[1]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[2]),
        .Q(ct_load_1_reg_22446[2]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[3]),
        .Q(ct_load_1_reg_22446[3]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[4]),
        .Q(ct_load_1_reg_22446[4]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[5]),
        .Q(ct_load_1_reg_22446[5]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[6]),
        .Q(ct_load_1_reg_22446[6]),
        .R(1'b0));
  FDRE \ct_load_1_reg_22446_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[7]),
        .Q(ct_load_1_reg_22446[7]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[0]),
        .Q(ct_load_2_reg_22477[0]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[1]),
        .Q(ct_load_2_reg_22477[1]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[2]),
        .Q(ct_load_2_reg_22477[2]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[3]),
        .Q(ct_load_2_reg_22477[3]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[4]),
        .Q(ct_load_2_reg_22477[4]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[5]),
        .Q(ct_load_2_reg_22477[5]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[6]),
        .Q(ct_load_2_reg_22477[6]),
        .R(1'b0));
  FDRE \ct_load_2_reg_22477_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_128),
        .D(ct_q0[7]),
        .Q(ct_load_2_reg_22477[7]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[0]),
        .Q(ct_load_3_reg_22508[0]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[1]),
        .Q(ct_load_3_reg_22508[1]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[2]),
        .Q(ct_load_3_reg_22508[2]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[3]),
        .Q(ct_load_3_reg_22508[3]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[4]),
        .Q(ct_load_3_reg_22508[4]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[5]),
        .Q(ct_load_3_reg_22508[5]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[6]),
        .Q(ct_load_3_reg_22508[6]),
        .R(1'b0));
  FDRE \ct_load_3_reg_22508_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_103),
        .D(ct_q0[7]),
        .Q(ct_load_3_reg_22508[7]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[0]),
        .Q(ct_load_8_reg_22539[0]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[1]),
        .Q(ct_load_8_reg_22539[1]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[2]),
        .Q(ct_load_8_reg_22539[2]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[3]),
        .Q(ct_load_8_reg_22539[3]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[4]),
        .Q(ct_load_8_reg_22539[4]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[5]),
        .Q(ct_load_8_reg_22539[5]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[6]),
        .Q(ct_load_8_reg_22539[6]),
        .R(1'b0));
  FDRE \ct_load_8_reg_22539_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[7]),
        .Q(ct_load_8_reg_22539[7]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[0]),
        .Q(ct_load_9_reg_22570[0]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[1]),
        .Q(ct_load_9_reg_22570[1]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[2]),
        .Q(ct_load_9_reg_22570[2]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[3]),
        .Q(ct_load_9_reg_22570[3]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[4]),
        .Q(ct_load_9_reg_22570[4]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[5]),
        .Q(ct_load_9_reg_22570[5]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[6]),
        .Q(ct_load_9_reg_22570[6]),
        .R(1'b0));
  FDRE \ct_load_9_reg_22570_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_127),
        .D(ct_q0[7]),
        .Q(ct_load_9_reg_22570[7]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[0]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[1]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[2]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[3]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[4]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[5]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[6]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_22431[7]),
        .Q(ct_load_reg_22431_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[0]),
        .Q(ct_load_reg_22431[0]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[1]),
        .Q(ct_load_reg_22431[1]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[2]),
        .Q(ct_load_reg_22431[2]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[3]),
        .Q(ct_load_reg_22431[3]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[4]),
        .Q(ct_load_reg_22431[4]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[5]),
        .Q(ct_load_reg_22431[5]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[6]),
        .Q(ct_load_reg_22431[6]),
        .R(1'b0));
  FDRE \ct_load_reg_22431_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[7]),
        .Q(ct_load_reg_22431[7]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_22962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_450),
        .Q(or_ln134_10_reg_22962[2]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_22962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_449),
        .Q(or_ln134_10_reg_22962[3]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_22962_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_10_reg_22962[4]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_19_reg_23187[0]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_19_reg_23187[1]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_19_reg_23187[2]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_19_reg_23187[3]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_19_reg_23187[4]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_19_reg_23187[5]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_19_reg_23187[6]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_23187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_19_reg_23187[7]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22585[6]),
        .Q(or_ln134_1_reg_22836[0]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22585[7]),
        .Q(or_ln134_1_reg_22836[1]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3368_p3[2]),
        .Q(or_ln134_1_reg_22836[2]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3368_p3[3]),
        .Q(or_ln134_1_reg_22836[3]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3368_p3[4]),
        .Q(or_ln134_1_reg_22836[4]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3368_p3[5]),
        .Q(or_ln134_1_reg_22836[5]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22585[4]),
        .Q(or_ln134_1_reg_22836[6]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_22836_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22585[5]),
        .Q(or_ln134_1_reg_22836[7]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_23205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_20_reg_23205[2]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_23205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_20_reg_23205[3]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_23205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_20_reg_23205[4]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_23205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_20_reg_23205[5]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_21_reg_23217[0]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_21_reg_23217[1]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_21_reg_23217[2]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_21_reg_23217[3]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_21_reg_23217[4]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_21_reg_23217[5]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_445),
        .Q(or_ln134_21_reg_23217[6]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_23217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_21_reg_23217[7]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_22_reg_23223[2]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_22_reg_23223[3]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_22_reg_23223[4]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_22_reg_23223[5]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_22_reg_23223[6]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_23223_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_22_reg_23223[7]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22523[7]),
        .Q(or_ln134_2_reg_22667[0]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22523[0]),
        .Q(or_ln134_2_reg_22667[1]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2654_p3[2]),
        .Q(or_ln134_2_reg_22667[2]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2654_p3[3]),
        .Q(or_ln134_2_reg_22667[3]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2654_p3[4]),
        .Q(or_ln134_2_reg_22667[4]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22523[4]),
        .Q(or_ln134_2_reg_22667[5]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22523[5]),
        .Q(or_ln134_2_reg_22667[6]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_22667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22523[6]),
        .Q(or_ln134_2_reg_22667[7]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[0]),
        .Q(or_ln134_3_reg_22841[0]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[1]),
        .Q(or_ln134_3_reg_22841[1]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[2]),
        .Q(or_ln134_3_reg_22841[2]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[3]),
        .Q(or_ln134_3_reg_22841[3]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[4]),
        .Q(or_ln134_3_reg_22841[4]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[5]),
        .Q(or_ln134_3_reg_22841[5]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[6]),
        .Q(or_ln134_3_reg_22841[6]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_22841_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3374_p3[7]),
        .Q(or_ln134_3_reg_22841[7]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22549[7]),
        .Q(or_ln134_4_reg_22672[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[1]),
        .Q(or_ln134_4_reg_22672[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[2]),
        .Q(or_ln134_4_reg_22672[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[3]),
        .Q(or_ln134_4_reg_22672[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[4]),
        .Q(or_ln134_4_reg_22672[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[5]),
        .Q(or_ln134_4_reg_22672[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[6]),
        .Q(or_ln134_4_reg_22672[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_22672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2660_p3[7]),
        .Q(or_ln134_4_reg_22672[7]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22461[7]),
        .Q(or_ln134_6_reg_22720[0]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22461[0]),
        .Q(or_ln134_6_reg_22720[1]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_2865_p3[2]),
        .Q(or_ln134_6_reg_22720[2]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_2865_p3[3]),
        .Q(or_ln134_6_reg_22720[3]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_2865_p3[4]),
        .Q(or_ln134_6_reg_22720[4]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22461[4]),
        .Q(or_ln134_6_reg_22720[5]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22461[5]),
        .Q(or_ln134_6_reg_22720[6]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_22720_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22461[6]),
        .Q(or_ln134_6_reg_22720[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22616[6]),
        .Q(or_ln134_9_reg_22794[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22616[7]),
        .Q(or_ln134_9_reg_22794[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3199_p3[2]),
        .Q(or_ln134_9_reg_22794[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3199_p3[3]),
        .Q(or_ln134_9_reg_22794[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3199_p3[4]),
        .Q(or_ln134_9_reg_22794[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3199_p3[5]),
        .Q(or_ln134_9_reg_22794[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22616[4]),
        .Q(or_ln134_9_reg_22794[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_22794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22616[5]),
        .Q(or_ln134_9_reg_22794[7]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[0]),
        .Q(or_ln134_s_reg_22799[0]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[1]),
        .Q(or_ln134_s_reg_22799[1]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[2]),
        .Q(or_ln134_s_reg_22799[2]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[3]),
        .Q(or_ln134_s_reg_22799[3]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[4]),
        .Q(or_ln134_s_reg_22799[4]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[5]),
        .Q(or_ln134_s_reg_22799[5]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[6]),
        .Q(or_ln134_s_reg_22799[6]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_22799_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3205_p3[7]),
        .Q(or_ln134_s_reg_22799[7]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22492[7]),
        .Q(or_ln_reg_22725[0]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22492[0]),
        .Q(or_ln_reg_22725[1]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2871_p3[2]),
        .Q(or_ln_reg_22725[2]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2871_p3[3]),
        .Q(or_ln_reg_22725[3]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2871_p3[4]),
        .Q(or_ln_reg_22725[4]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22492[4]),
        .Q(or_ln_reg_22725[5]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22492[5]),
        .Q(or_ln_reg_22725[6]),
        .R(1'b0));
  FDRE \or_ln_reg_22725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22492[6]),
        .Q(or_ln_reg_22725[7]),
        .R(1'b0));
  FDRE \reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_208),
        .Q(reg_1816[0]),
        .R(1'b0));
  FDRE \reg_1816_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_207),
        .Q(reg_1816[1]),
        .R(1'b0));
  FDRE \reg_1816_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_206),
        .Q(reg_1816[2]),
        .R(1'b0));
  FDRE \reg_1816_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_205),
        .Q(reg_1816[3]),
        .R(1'b0));
  FDRE \reg_1816_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_204),
        .Q(reg_1816[4]),
        .R(1'b0));
  FDRE \reg_1816_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_203),
        .Q(reg_1816[5]),
        .R(1'b0));
  FDRE \reg_1816_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_202),
        .Q(reg_1816[6]),
        .R(1'b0));
  FDRE \reg_1816_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_201),
        .Q(reg_1816[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1822[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\reg_1822[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_1822[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\reg_1822[7]_i_5_n_0 ));
  FDRE \reg_1822_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_92),
        .Q(reg_1822[0]),
        .R(1'b0));
  FDRE \reg_1822_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_91),
        .Q(reg_1822[1]),
        .R(1'b0));
  FDRE \reg_1822_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_90),
        .Q(reg_1822[2]),
        .R(1'b0));
  FDRE \reg_1822_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_89),
        .Q(reg_1822[3]),
        .R(1'b0));
  FDRE \reg_1822_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_88),
        .Q(reg_1822[4]),
        .R(1'b0));
  FDRE \reg_1822_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_87),
        .Q(reg_1822[5]),
        .R(1'b0));
  FDRE \reg_1822_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_86),
        .Q(reg_1822[6]),
        .R(1'b0));
  FDRE \reg_1822_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_85),
        .Q(reg_1822[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_1828[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1828[7]_i_3_n_0 ));
  FDRE \reg_1828_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_149),
        .Q(reg_1828[0]),
        .R(1'b0));
  FDRE \reg_1828_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_148),
        .Q(reg_1828[1]),
        .R(1'b0));
  FDRE \reg_1828_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_147),
        .Q(reg_1828[2]),
        .R(1'b0));
  FDRE \reg_1828_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_146),
        .Q(reg_1828[3]),
        .R(1'b0));
  FDRE \reg_1828_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_145),
        .Q(reg_1828[4]),
        .R(1'b0));
  FDRE \reg_1828_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_144),
        .Q(reg_1828[5]),
        .R(1'b0));
  FDRE \reg_1828_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_143),
        .Q(reg_1828[6]),
        .R(1'b0));
  FDRE \reg_1828_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_104),
        .D(clefia_s0_U_n_142),
        .Q(reg_1828[7]),
        .R(1'b0));
  FDRE \reg_1834_reg[0] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_44),
        .Q(\reg_1834_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1834_reg[1] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_43),
        .Q(\reg_1834_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1834_reg[2] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_42),
        .Q(\reg_1834_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1834_reg[3] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_41),
        .Q(\reg_1834_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1834_reg[4] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_40),
        .Q(\reg_1834_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1834_reg[5] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_39),
        .Q(\reg_1834_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1834_reg[6] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_38),
        .Q(\reg_1834_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1834_reg[7] 
       (.C(ap_clk),
        .CE(reg_1834),
        .D(clefia_s1_U_n_37),
        .Q(\reg_1834_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \reg_1842[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\reg_1842[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000001FF01FF01FF)) 
    \reg_1842[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\reg_1842[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \reg_1842[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\reg_1842[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_1842[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\reg_1842[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1842[7]_i_8 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage14),
        .O(\reg_1842[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1842[7]_i_9 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1842[7]_i_9_n_0 ));
  FDRE \reg_1842_reg[0] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_60),
        .Q(\reg_1842_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1842_reg[1] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_59),
        .Q(\reg_1842_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1842_reg[2] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_58),
        .Q(\reg_1842_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1842_reg[3] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_57),
        .Q(\reg_1842_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1842_reg[4] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_56),
        .Q(\reg_1842_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1842_reg[5] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_55),
        .Q(\reg_1842_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1842_reg[6] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_54),
        .Q(\reg_1842_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1842_reg[7] 
       (.C(ap_clk),
        .CE(reg_1842),
        .D(clefia_s1_U_n_53),
        .Q(\reg_1842_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0313)) 
    \reg_1850[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(\reg_1864[7]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(\reg_1850[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1850[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1850[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1850[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1850[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \reg_1850[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(\reg_1864[7]_i_3_n_0 ),
        .O(\reg_1850[7]_i_7_n_0 ));
  FDRE \reg_1850_reg[0] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_87),
        .Q(\reg_1850_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1850_reg[1] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_86),
        .Q(\reg_1850_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1850_reg[2] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_85),
        .Q(\reg_1850_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1850_reg[3] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_84),
        .Q(\reg_1850_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1850_reg[4] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_83),
        .Q(\reg_1850_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1850_reg[5] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_82),
        .Q(\reg_1850_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1850_reg[6] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_81),
        .Q(\reg_1850_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1850_reg[7] 
       (.C(ap_clk),
        .CE(reg_1850),
        .D(clefia_s0_U_n_80),
        .Q(\reg_1850_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFC0EAC0)) 
    \reg_1858[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(\reg_1858[7]_i_3_n_0 ));
  FDRE \reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_84),
        .Q(reg_1858[0]),
        .R(1'b0));
  FDRE \reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_83),
        .Q(reg_1858[1]),
        .R(1'b0));
  FDRE \reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_82),
        .Q(reg_1858[2]),
        .R(1'b0));
  FDRE \reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_81),
        .Q(reg_1858[3]),
        .R(1'b0));
  FDRE \reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_80),
        .Q(reg_1858[4]),
        .R(1'b0));
  FDRE \reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_79),
        .Q(reg_1858[5]),
        .R(1'b0));
  FDRE \reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_78),
        .Q(reg_1858[6]),
        .R(1'b0));
  FDRE \reg_1858_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_100),
        .D(clefia_s1_U_n_77),
        .Q(reg_1858[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \reg_1864[7]_i_1 
       (.I0(\reg_1871[7]_i_1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(\reg_1864[7]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(\reg_1864[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \reg_1864[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\reg_1864[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00070707)) 
    \reg_1864[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_1864[7]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(\reg_1864[7]_i_5_n_0 ));
  FDRE \reg_1864_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_1864[0]),
        .R(1'b0));
  FDRE \reg_1864_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_1864[1]),
        .R(1'b0));
  FDRE \reg_1864_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(reg_1864[2]),
        .R(1'b0));
  FDRE \reg_1864_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(reg_1864[3]),
        .R(1'b0));
  FDRE \reg_1864_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(reg_1864[4]),
        .R(1'b0));
  FDRE \reg_1864_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(reg_1864[5]),
        .R(1'b0));
  FDRE \reg_1864_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(reg_1864[6]),
        .R(1'b0));
  FDRE \reg_1864_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1864[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(reg_1864[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF888FFFFFFFFFFFF)) 
    \reg_1871[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I4(\reg_1871[7]_i_3_n_0 ),
        .I5(\reg_1871[7]_i_4_n_0 ),
        .O(\reg_1871[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F5F03130F5F)) 
    \reg_1871[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(\reg_1871[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1871[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\reg_1871[7]_i_4_n_0 ));
  FDRE \reg_1871_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_79),
        .Q(reg_1871[0]),
        .R(1'b0));
  FDRE \reg_1871_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_78),
        .Q(reg_1871[1]),
        .R(1'b0));
  FDRE \reg_1871_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_77),
        .Q(reg_1871[2]),
        .R(1'b0));
  FDRE \reg_1871_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_76),
        .Q(reg_1871[3]),
        .R(1'b0));
  FDRE \reg_1871_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_75),
        .Q(reg_1871[4]),
        .R(1'b0));
  FDRE \reg_1871_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_74),
        .Q(reg_1871[5]),
        .R(1'b0));
  FDRE \reg_1871_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_73),
        .Q(reg_1871[6]),
        .R(1'b0));
  FDRE \reg_1871_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1871[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_72),
        .Q(reg_1871[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \reg_1877[7]_i_1 
       (.I0(\reg_1871[7]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(reg_1877));
  FDRE \reg_1877_reg[0] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_71),
        .Q(\reg_1877_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1877_reg[1] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_70),
        .Q(\reg_1877_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1877_reg[2] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_69),
        .Q(\reg_1877_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1877_reg[3] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_68),
        .Q(\reg_1877_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1877_reg[4] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_67),
        .Q(\reg_1877_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1877_reg[5] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_66),
        .Q(\reg_1877_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1877_reg[6] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_65),
        .Q(\reg_1877_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1877_reg[7] 
       (.C(ap_clk),
        .CE(reg_1877),
        .D(clefia_s0_U_n_64),
        .Q(\reg_1877_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFD5FFD5FFD5FF)) 
    \reg_1882[7]_i_1 
       (.I0(\reg_1871[7]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(\reg_1882[7]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(\reg_1882[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \reg_1882[7]_i_3 
       (.I0(\reg_1858[7]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(\reg_1882[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1882[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\reg_1882[7]_i_5_n_0 ));
  FDRE \reg_1882_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_52),
        .Q(reg_1882[0]),
        .R(1'b0));
  FDRE \reg_1882_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_51),
        .Q(reg_1882[1]),
        .R(1'b0));
  FDRE \reg_1882_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_50),
        .Q(reg_1882[2]),
        .R(1'b0));
  FDRE \reg_1882_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_49),
        .Q(reg_1882[3]),
        .R(1'b0));
  FDRE \reg_1882_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_48),
        .Q(reg_1882[4]),
        .R(1'b0));
  FDRE \reg_1882_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_47),
        .Q(reg_1882[5]),
        .R(1'b0));
  FDRE \reg_1882_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_46),
        .Q(reg_1882[6]),
        .R(1'b0));
  FDRE \reg_1882_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1882[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_45),
        .Q(reg_1882[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \reg_1889[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(\reg_1871[7]_i_3_n_0 ),
        .O(\reg_1889[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_1889[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\reg_1889[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1889[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(\reg_1889[7]_i_4_n_0 ));
  FDRE \reg_1889_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_76),
        .Q(reg_1889[0]),
        .R(1'b0));
  FDRE \reg_1889_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_75),
        .Q(reg_1889[1]),
        .R(1'b0));
  FDRE \reg_1889_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_74),
        .Q(reg_1889[2]),
        .R(1'b0));
  FDRE \reg_1889_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_73),
        .Q(reg_1889[3]),
        .R(1'b0));
  FDRE \reg_1889_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_72),
        .Q(reg_1889[4]),
        .R(1'b0));
  FDRE \reg_1889_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_71),
        .Q(reg_1889[5]),
        .R(1'b0));
  FDRE \reg_1889_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_70),
        .Q(reg_1889[6]),
        .R(1'b0));
  FDRE \reg_1889_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1889[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_69),
        .Q(reg_1889[7]),
        .R(1'b0));
  FDRE \reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_68),
        .Q(\reg_1895_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1895_reg[1] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_67),
        .Q(\reg_1895_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1895_reg[2] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_66),
        .Q(\reg_1895_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1895_reg[3] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_65),
        .Q(\reg_1895_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1895_reg[4] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_64),
        .Q(\reg_1895_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1895_reg[5] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_63),
        .Q(\reg_1895_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1895_reg[6] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_62),
        .Q(\reg_1895_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1895_reg[7] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s1_U_n_61),
        .Q(\reg_1895_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCCFF88FCCCF888)) 
    \reg_1900[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(reg_1895));
  FDRE \reg_1900_reg[0] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[0]),
        .Q(reg_1900[0]),
        .R(1'b0));
  FDRE \reg_1900_reg[1] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[1]),
        .Q(reg_1900[1]),
        .R(1'b0));
  FDRE \reg_1900_reg[2] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[2]),
        .Q(reg_1900[2]),
        .R(1'b0));
  FDRE \reg_1900_reg[3] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[3]),
        .Q(reg_1900[3]),
        .R(1'b0));
  FDRE \reg_1900_reg[4] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[4]),
        .Q(reg_1900[4]),
        .R(1'b0));
  FDRE \reg_1900_reg[5] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[5]),
        .Q(reg_1900[5]),
        .R(1'b0));
  FDRE \reg_1900_reg[6] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[6]),
        .Q(reg_1900[6]),
        .R(1'b0));
  FDRE \reg_1900_reg[7] 
       (.C(ap_clk),
        .CE(reg_1895),
        .D(clefia_s0_q0[7]),
        .Q(reg_1900[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_1904[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(reg_188212_out));
  FDRE \reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[0]),
        .Q(reg_1904[0]),
        .R(1'b0));
  FDRE \reg_1904_reg[1] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[1]),
        .Q(reg_1904[1]),
        .R(1'b0));
  FDRE \reg_1904_reg[2] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[2]),
        .Q(reg_1904[2]),
        .R(1'b0));
  FDRE \reg_1904_reg[3] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[3]),
        .Q(reg_1904[3]),
        .R(1'b0));
  FDRE \reg_1904_reg[4] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[4]),
        .Q(reg_1904[4]),
        .R(1'b0));
  FDRE \reg_1904_reg[5] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[5]),
        .Q(reg_1904[5]),
        .R(1'b0));
  FDRE \reg_1904_reg[6] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[6]),
        .Q(reg_1904[6]),
        .R(1'b0));
  FDRE \reg_1904_reg[7] 
       (.C(ap_clk),
        .CE(reg_188212_out),
        .D(clefia_s1_q0[7]),
        .Q(reg_1904[7]),
        .R(1'b0));
  FDRE \tmp_141_reg_23068_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_27_fu_5245_p3[0]),
        .R(1'b0));
  FDRE \tmp_169_reg_23262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_32_fu_6379_p3[0]),
        .R(1'b0));
  FDRE \tmp_181_reg_23512_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_35_fu_8469_p3[0]),
        .R(1'b0));
  FDRE \tmp_195_reg_23550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_37_fu_8481_p3[0]),
        .R(1'b0));
  FDRE \tmp_221_reg_23388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_43_fu_7517_p3[0]),
        .R(1'b0));
  FDRE \tmp_235_reg_23426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_45_fu_7529_p3[0]),
        .R(1'b0));
  FDRE \tmp_249_reg_23598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_48_fu_8651_p3[0]),
        .R(1'b0));
  FDRE \tmp_261_reg_23848_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_51_fu_10741_p3[0]),
        .R(1'b0));
  FDRE \tmp_275_reg_23886_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_53_fu_10753_p3[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_22688_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_s_fu_3205_p3[0]),
        .R(1'b0));
  FDRE \tmp_301_reg_23724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_59_fu_9789_p3[0]),
        .R(1'b0));
  FDRE \tmp_315_reg_23762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_61_fu_9801_p3[0]),
        .R(1'b0));
  FDRE \tmp_329_reg_23934_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_64_fu_10923_p3[0]),
        .R(1'b0));
  FDRE \tmp_341_reg_24172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_67_fu_12782_p3[0]),
        .R(1'b0));
  FDRE \tmp_355_reg_24210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_69_fu_12794_p3[0]),
        .R(1'b0));
  FDRE \tmp_381_reg_24060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_75_fu_12061_p3[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_22657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_3_fu_3374_p3[0]),
        .R(1'b0));
  FDRE \tmp_421_reg_24495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_83_fu_15290_p3[0]),
        .R(1'b0));
  FDRE \tmp_435_reg_24439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_85_fu_15302_p3[0]),
        .R(1'b0));
  FDRE \tmp_45_reg_23008_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_5_fu_4529_p3[0]),
        .R(1'b0));
  FDRE \tmp_461_reg_24360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_91_fu_14456_p3[0]),
        .R(1'b0));
  FDRE \tmp_475_reg_24398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_93_fu_14468_p3[0]),
        .R(1'b0));
  FDRE \tmp_485_reg_24549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_95_fu_15466_p3[0]),
        .R(1'b0));
  FDRE \tmp_501_reg_24815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_99_fu_17562_p3[0]),
        .R(1'b0));
  FDRE \tmp_515_reg_24853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_101_fu_17574_p3[0]),
        .R(1'b0));
  FDRE \tmp_541_reg_24691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_107_fu_16610_p3[0]),
        .R(1'b0));
  FDRE \tmp_555_reg_24729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_109_fu_16622_p3[0]),
        .R(1'b0));
  FDRE \tmp_565_reg_24885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_111_fu_17738_p3[0]),
        .R(1'b0));
  FDRE \tmp_581_reg_25151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_115_fu_19828_p3[0]),
        .R(1'b0));
  FDRE \tmp_621_reg_25027_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_123_fu_18876_p3[0]),
        .R(1'b0));
  FDRE \tmp_635_reg_25065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_125_fu_18888_p3[0]),
        .R(1'b0));
  FDRE \tmp_645_reg_25221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_127_fu_20004_p3[0]),
        .R(1'b0));
  FDRE \tmp_661_reg_25456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_131_fu_21773_p3[0]),
        .R(1'b0));
  FDRE \tmp_69_reg_22867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_12_fu_3728_p3[0]),
        .R(1'b0));
  FDRE \tmp_701_reg_25352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_139_fu_21155_p3[0]),
        .R(1'b0));
  FDRE \tmp_715_reg_25384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_141_fu_21167_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_22622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_482),
        .Q(or_ln134_9_fu_3199_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_22622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_481),
        .Q(or_ln134_9_fu_3199_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_22622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_480),
        .Q(or_ln134_9_fu_3199_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_22622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_9_fu_3199_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_43_fu_7517_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_43_fu_7517_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_43_fu_7517_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_43_fu_7517_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_43_fu_7517_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_43_fu_7517_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_23383_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_43_fu_7517_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_44_fu_7523_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_44_fu_7523_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_44_fu_7523_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_44_fu_7523_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_44_fu_7523_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_23405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_44_fu_7523_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_45_fu_7529_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_45_fu_7529_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_45_fu_7529_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_45_fu_7529_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_45_fu_7529_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_45_fu_7529_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_23421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_45_fu_7529_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_23431_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_46_fu_7535_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_23431_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_46_fu_7535_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_23431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_46_fu_7535_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_23431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_46_fu_7535_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_47_fu_8645_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_47_fu_8645_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_47_fu_8645_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_47_fu_8645_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_47_fu_8645_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_47_fu_8645_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_23577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_47_fu_8645_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_48_fu_8651_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_48_fu_8651_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_48_fu_8651_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_48_fu_8651_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_48_fu_8651_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_48_fu_8651_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_23593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_48_fu_8651_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_23609_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_49_fu_8657_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_23609_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_49_fu_8657_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_23609_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_49_fu_8657_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_23619_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_50_fu_8663_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_23619_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_50_fu_8663_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_23619_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_50_fu_8663_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_51_fu_10741_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_51_fu_10741_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_51_fu_10741_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_51_fu_10741_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_51_fu_10741_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_51_fu_10741_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_23843_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_51_fu_10741_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_23865_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_52_fu_10747_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_23865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_52_fu_10747_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_23865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_52_fu_10747_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_23865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_52_fu_10747_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_53_fu_10753_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_53_fu_10753_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_53_fu_10753_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_53_fu_10753_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_53_fu_10753_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_53_fu_10753_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_23881_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_53_fu_10753_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_54_fu_10759_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_54_fu_10759_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_54_fu_10759_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_54_fu_10759_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_54_fu_10759_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_23891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_54_fu_10759_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_s_fu_3205_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_482),
        .Q(or_ln134_s_fu_3205_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_481),
        .Q(or_ln134_s_fu_3205_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_480),
        .Q(or_ln134_s_fu_3205_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_s_fu_3205_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_55),
        .Q(or_ln134_s_fu_3205_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_22683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_s_fu_3205_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_59_fu_9789_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_59_fu_9789_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_59_fu_9789_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_59_fu_9789_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_59_fu_9789_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_59_fu_9789_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_23719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_59_fu_9789_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_60_fu_9795_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_60_fu_9795_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_60_fu_9795_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_60_fu_9795_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_60_fu_9795_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_23741_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_60_fu_9795_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_61_fu_9801_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_61_fu_9801_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_61_fu_9801_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_61_fu_9801_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_61_fu_9801_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_61_fu_9801_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_23757_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_61_fu_9801_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_23767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_62_fu_9807_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_23767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_62_fu_9807_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_23767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_62_fu_9807_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_23767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_62_fu_9807_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_63_fu_10917_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_63_fu_10917_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_63_fu_10917_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_63_fu_10917_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_63_fu_10917_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_63_fu_10917_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_23913_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_63_fu_10917_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_64_fu_10923_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_64_fu_10923_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_64_fu_10923_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_64_fu_10923_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_64_fu_10923_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_64_fu_10923_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_23929_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_64_fu_10923_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_23945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_65_fu_10929_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_23945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_65_fu_10929_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_23945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_65_fu_10929_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_23955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_66_fu_10935_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_23955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_66_fu_10935_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_23955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_66_fu_10935_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_67_fu_12782_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_67_fu_12782_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_67_fu_12782_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_67_fu_12782_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_67_fu_12782_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_67_fu_12782_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_24167_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_67_fu_12782_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_68_fu_12788_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_68_fu_12788_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_68_fu_12788_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_68_fu_12788_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_68_fu_12788_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_24189_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_68_fu_12788_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_69_fu_12794_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_69_fu_12794_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_69_fu_12794_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_69_fu_12794_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_69_fu_12794_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_69_fu_12794_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_24205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_69_fu_12794_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_24215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_70_fu_12800_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_24215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_70_fu_12800_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_24215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_70_fu_12800_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_24215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_70_fu_12800_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_22591_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_1_fu_3368_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_22591_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_1_fu_3368_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_22591_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_1_fu_3368_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_22591_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_1_fu_3368_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_75_fu_12061_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_75_fu_12061_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_75_fu_12061_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_75_fu_12061_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_75_fu_12061_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_75_fu_12061_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_24055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_75_fu_12061_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_76_fu_12067_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_76_fu_12067_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_76_fu_12067_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_76_fu_12067_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_76_fu_12067_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_24077_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_76_fu_12067_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_77_fu_12073_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_77_fu_12073_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_77_fu_12073_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_77_fu_12073_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_77_fu_12073_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_24093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_77_fu_12073_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_24103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_78_fu_12079_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_24103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_78_fu_12079_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_24103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_78_fu_12079_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_24103_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_78_fu_12079_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_3_fu_3374_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_3_fu_3374_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_3_fu_3374_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_3_fu_3374_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_3_fu_3374_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_445),
        .Q(or_ln134_3_fu_3374_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_22652_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_3_fu_3374_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_24246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_81_fu_13168_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_24246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_81_fu_13168_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_24246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_81_fu_13168_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_83_fu_15290_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_83_fu_15290_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_83_fu_15290_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_83_fu_15290_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_83_fu_15290_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_83_fu_15290_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_24490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_83_fu_15290_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_84_fu_15296_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_84_fu_15296_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_84_fu_15296_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_84_fu_15296_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_84_fu_15296_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_24512_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_84_fu_15296_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_85_fu_15302_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_85_fu_15302_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_85_fu_15302_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_85_fu_15302_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_85_fu_15302_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_85_fu_15302_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_24434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_85_fu_15302_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_24522_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_86_fu_15308_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_24522_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_86_fu_15308_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_24522_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_86_fu_15308_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_24522_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_86_fu_15308_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_5_fu_4529_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_365),
        .Q(or_ln134_5_fu_4529_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_5_fu_4529_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_5_fu_4529_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_5_fu_4529_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_5_fu_4529_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_23003_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_5_fu_4529_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_91_fu_14456_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_91_fu_14456_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_91_fu_14456_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_91_fu_14456_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_91_fu_14456_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_91_fu_14456_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_24355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_91_fu_14456_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_92_fu_14462_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_92_fu_14462_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_92_fu_14462_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_92_fu_14462_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_92_fu_14462_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_24377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_92_fu_14462_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_93_fu_14468_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_93_fu_14468_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_93_fu_14468_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_93_fu_14468_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_93_fu_14468_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_93_fu_14468_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_24393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_93_fu_14468_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_24403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_94_fu_14474_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_24403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_94_fu_14474_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_24403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_94_fu_14474_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_24403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_94_fu_14474_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_95_fu_15466_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_95_fu_15466_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_95_fu_15466_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_95_fu_15466_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_95_fu_15466_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_95_fu_15466_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_242_reg_24544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_95_fu_15466_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_96_fu_15472_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_96_fu_15472_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_96_fu_15472_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_96_fu_15472_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_96_fu_15472_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_96_fu_15472_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_244_reg_24560_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_96_fu_15472_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_246_reg_24576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_97_fu_15478_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_246_reg_24576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_97_fu_15478_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_246_reg_24576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_97_fu_15478_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_24586_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_98_fu_15484_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_24586_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_98_fu_15484_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_24586_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_98_fu_15484_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_99_fu_17562_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_99_fu_17562_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_99_fu_17562_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_99_fu_17562_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_99_fu_17562_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_99_fu_17562_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_24810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_99_fu_17562_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_100_fu_17568_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_100_fu_17568_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_100_fu_17568_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_100_fu_17568_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_100_fu_17568_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_24832_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_100_fu_17568_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_101_fu_17574_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_101_fu_17574_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_101_fu_17574_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_101_fu_17574_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_101_fu_17574_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_101_fu_17574_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_24848_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_101_fu_17574_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_24858_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_102_fu_17580_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_24858_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_102_fu_17580_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_24858_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_102_fu_17580_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_24858_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_102_fu_17580_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[7]),
        .Q(or_ln134_8_fu_4619_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_2483_p3[2]),
        .Q(or_ln134_8_fu_4619_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_2483_p3[3]),
        .Q(or_ln134_8_fu_4619_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_8_fu_4619_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_55),
        .Q(or_ln134_8_fu_4619_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_8_fu_4619_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_22906_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_8_fu_4619_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_107_fu_16610_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_107_fu_16610_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_107_fu_16610_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_107_fu_16610_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_107_fu_16610_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_107_fu_16610_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_24686_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_107_fu_16610_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_108_fu_16616_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_108_fu_16616_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_108_fu_16616_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_108_fu_16616_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_108_fu_16616_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_24708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_108_fu_16616_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_109_fu_16622_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_109_fu_16622_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_109_fu_16622_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_109_fu_16622_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_109_fu_16622_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_109_fu_16622_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_24724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_109_fu_16622_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_24734_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_110_fu_16628_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_24734_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_110_fu_16628_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_24734_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_110_fu_16628_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_24734_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_110_fu_16628_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_111_fu_17738_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_111_fu_17738_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_111_fu_17738_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_111_fu_17738_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_111_fu_17738_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_111_fu_17738_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_24880_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_111_fu_17738_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_112_fu_17744_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_112_fu_17744_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_112_fu_17744_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_112_fu_17744_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_112_fu_17744_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_112_fu_17744_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_24896_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_112_fu_17744_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_24912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_113_fu_17750_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_24912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_113_fu_17750_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_24912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_113_fu_17750_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_24922_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_114_fu_17756_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_24922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_114_fu_17756_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_24922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_114_fu_17756_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_115_fu_19828_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_115_fu_19828_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_115_fu_19828_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_115_fu_19828_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_115_fu_19828_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_115_fu_19828_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_25146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_115_fu_19828_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_116_fu_19834_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_116_fu_19834_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_116_fu_19834_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_116_fu_19834_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_116_fu_19834_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_25168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_116_fu_19834_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_117_fu_19840_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_117_fu_19840_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_117_fu_19840_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_117_fu_19840_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_117_fu_19840_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_25184_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_117_fu_19840_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_25194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_118_fu_19846_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_25194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_118_fu_19846_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_25194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_118_fu_19846_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_25194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_118_fu_19846_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_22529_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2483_p3[2]),
        .Q(or_ln134_2_fu_2654_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_22529_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2483_p3[3]),
        .Q(or_ln134_2_fu_2654_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_22529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_2_fu_2654_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_482),
        .Q(or_ln134_11_fu_3722_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_481),
        .Q(or_ln134_11_fu_3722_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_480),
        .Q(or_ln134_11_fu_3722_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_11_fu_3722_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_55),
        .Q(or_ln134_11_fu_3722_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_22779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_11_fu_3722_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_123_fu_18876_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_123_fu_18876_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_123_fu_18876_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_123_fu_18876_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_123_fu_18876_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_25022_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_123_fu_18876_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_124_fu_18882_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_124_fu_18882_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_124_fu_18882_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_124_fu_18882_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_124_fu_18882_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_25044_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_124_fu_18882_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_125_fu_18888_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_125_fu_18888_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_125_fu_18888_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_125_fu_18888_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_125_fu_18888_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_25060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_125_fu_18888_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_25070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_126_fu_18894_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_25070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_126_fu_18894_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_25070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_126_fu_18894_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_25070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_126_fu_18894_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_25070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_126_fu_18894_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_127_fu_20004_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_127_fu_20004_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_127_fu_20004_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_127_fu_20004_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_127_fu_20004_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_127_fu_20004_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_25216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_127_fu_20004_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_128_fu_20010_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_128_fu_20010_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_128_fu_20010_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_128_fu_20010_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_128_fu_20010_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_128_fu_20010_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_25232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_128_fu_20010_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_129_fu_20016_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_129_fu_20016_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_129_fu_20016_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_129_fu_20016_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_129_fu_20016_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_129_fu_20016_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_25248_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_129_fu_20016_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_25258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_130_fu_20022_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_25258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_130_fu_20022_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_25258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_130_fu_20022_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_131_fu_21773_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_131_fu_21773_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_131_fu_21773_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_131_fu_21773_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_131_fu_21773_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_131_fu_21773_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_25451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_131_fu_21773_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_132_fu_21779_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_132_fu_21779_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_132_fu_21779_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_132_fu_21779_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_132_fu_21779_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_25473_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_132_fu_21779_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_133_fu_21785_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_133_fu_21785_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_133_fu_21785_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_133_fu_21785_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_133_fu_21785_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_25489_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_133_fu_21785_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_25499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_134_fu_21791_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_25499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_134_fu_21791_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_25499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_134_fu_21791_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_25499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_134_fu_21791_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_12_fu_3728_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_482),
        .Q(or_ln134_12_fu_3728_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_481),
        .Q(or_ln134_12_fu_3728_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_480),
        .Q(or_ln134_12_fu_3728_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_12_fu_3728_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_55),
        .Q(or_ln134_12_fu_3728_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_22862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_12_fu_3728_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_139_fu_21155_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_449),
        .Q(or_ln134_139_fu_21155_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_448),
        .Q(or_ln134_139_fu_21155_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_447),
        .Q(or_ln134_139_fu_21155_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_139_fu_21155_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_410),
        .Q(or_ln134_139_fu_21155_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_25347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_139_fu_21155_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_140_fu_21161_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_140_fu_21161_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_140_fu_21161_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_140_fu_21161_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_140_fu_21161_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_25369_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_140_fu_21161_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_141_fu_21167_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_406),
        .Q(or_ln134_141_fu_21167_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_405),
        .Q(or_ln134_141_fu_21167_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_404),
        .Q(or_ln134_141_fu_21167_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_141_fu_21167_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_141_fu_21167_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_25379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_141_fu_21167_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_142_fu_21173_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_142_fu_21173_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_142_fu_21173_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_456),
        .Q(or_ln134_142_fu_21173_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_386),
        .Q(or_ln134_142_fu_21173_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_25389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_142_fu_21173_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_22747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_13_fu_3537_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_22747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_13_fu_3537_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_22747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_13_fu_3537_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_22747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_13_fu_3537_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_22821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_14_fu_3543_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_22821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_14_fu_3543_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_22821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_14_fu_3543_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_22821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_448),
        .Q(or_ln134_14_fu_3543_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_4_fu_2660_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_197),
        .Q(or_ln134_4_fu_2660_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_222),
        .Q(or_ln134_4_fu_2660_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_4_fu_2660_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_4_fu_2660_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_4_fu_2660_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_22555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_4_fu_2660_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_22467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2483_p3[2]),
        .Q(or_ln134_6_fu_2865_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_22467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2483_p3[3]),
        .Q(or_ln134_6_fu_2865_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_22467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2483_p3[4]),
        .Q(or_ln134_6_fu_2865_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_27_fu_5245_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_27_fu_5245_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_27_fu_5245_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_27_fu_5245_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_27_fu_5245_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_27_fu_5245_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_23063_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_27_fu_5245_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_28_fu_5251_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_28_fu_5251_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_28_fu_5251_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_28_fu_5251_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_28_fu_5251_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_23085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_28_fu_5251_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_29_fu_5257_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_29_fu_5257_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_29_fu_5257_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_29_fu_5257_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_29_fu_5257_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_23101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_29_fu_5257_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_23111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_30_fu_5263_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_23111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_30_fu_5263_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_23111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_30_fu_5263_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_23111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_30_fu_5263_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_22498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_450),
        .Q(or_ln_fu_2871_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_22498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_449),
        .Q(or_ln_fu_2871_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_22498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_448),
        .Q(or_ln_fu_2871_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_31_fu_6373_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_68_fu_7241_p3[2]),
        .Q(or_ln134_31_fu_6373_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_68_fu_7241_p3[3]),
        .Q(or_ln134_31_fu_6373_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_68_fu_7241_p3[4]),
        .Q(or_ln134_31_fu_6373_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_411),
        .Q(or_ln134_31_fu_6373_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_31_fu_6373_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_23241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_31_fu_6373_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[7]),
        .Q(or_ln134_32_fu_6379_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_70_fu_7359_p3[2]),
        .Q(or_ln134_32_fu_6379_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_70_fu_7359_p3[3]),
        .Q(or_ln134_32_fu_6379_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_70_fu_7359_p3[4]),
        .Q(or_ln134_32_fu_6379_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_32_fu_6379_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_32_fu_6379_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_23257_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_32_fu_6379_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_23273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_65_fu_7081_p3[2]),
        .Q(or_ln134_33_fu_6385_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_23273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_65_fu_7081_p3[3]),
        .Q(or_ln134_33_fu_6385_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_23273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_65_fu_7081_p3[4]),
        .Q(or_ln134_33_fu_6385_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_23283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_325),
        .Q(or_ln134_34_fu_6391_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_23283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_324),
        .Q(or_ln134_34_fu_6391_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_23283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_34_fu_6391_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_35_fu_8469_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_374),
        .Q(or_ln134_35_fu_8469_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_373),
        .Q(or_ln134_35_fu_8469_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_372),
        .Q(or_ln134_35_fu_8469_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_35_fu_8469_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_54),
        .Q(or_ln134_35_fu_8469_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_23507_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_35_fu_8469_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_23529_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_336),
        .Q(or_ln134_36_fu_8475_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_23529_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_335),
        .Q(or_ln134_36_fu_8475_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_23529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_334),
        .Q(or_ln134_36_fu_8475_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_23529_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_333),
        .Q(or_ln134_36_fu_8475_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_37_fu_8481_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_221),
        .Q(or_ln134_37_fu_8481_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_220),
        .Q(or_ln134_37_fu_8481_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_219),
        .Q(or_ln134_37_fu_8481_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_218),
        .Q(or_ln134_37_fu_8481_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_37_fu_8481_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_23545_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_37_fu_8481_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_38_fu_8487_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_38_fu_8487_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_38_fu_8487_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_38_fu_8487_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_38_fu_8487_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_23555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_38_fu_8487_p3[7]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[0]),
        .Q(x_116_reg_24992[0]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_287),
        .Q(x_116_reg_24992[1]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[2]),
        .Q(x_116_reg_24992[2]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[3]),
        .Q(x_116_reg_24992[3]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[4]),
        .Q(x_116_reg_24992[4]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[5]),
        .Q(x_116_reg_24992[5]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_284),
        .Q(x_116_reg_24992[6]),
        .R(1'b0));
  FDRE \x_116_reg_24992_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_116_fu_18277_p2[7]),
        .Q(x_116_reg_24992[7]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_100_reg_24161[0]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_100_reg_24161[1]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_100_reg_24161[2]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_100_reg_24161[3]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_102_reg_24177[0]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_102_reg_24177[1]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_102_reg_24177[2]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_102_reg_24177[3]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_102_reg_24177[4]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_102_reg_24177[5]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_102_reg_24177[6]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_102_reg_24177[7]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_103_reg_24183[0]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_103_reg_24183[1]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_103_reg_24183[2]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_103_reg_24183[3]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_103_reg_24183[6]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24183_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_103_reg_24183[7]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_105_reg_24199[0]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_105_reg_24199[1]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_105_reg_24199[2]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_105_reg_24199[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_112_reg_24049[0]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_112_reg_24049[1]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_112_reg_24049[2]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_112_reg_24049[3]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_114_reg_24065[0]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_114_reg_24065[1]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_114_reg_24065[2]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_114_reg_24065[3]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_114_reg_24065[4]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_114_reg_24065[5]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_114_reg_24065[6]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_114_reg_24065[7]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_115_reg_24071[0]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_115_reg_24071[1]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_115_reg_24071[2]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_115_reg_24071[3]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_115_reg_24071[6]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24071_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_115_reg_24071[7]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_117_reg_24087[0]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_117_reg_24087[1]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_117_reg_24087[2]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_117_reg_24087[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_117_reg_24087[6]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24087_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_117_reg_24087[7]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_123_reg_24240[0]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_123_reg_24240[1]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_123_reg_24240[2]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_123_reg_24240[3]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_411),
        .Q(x_assign_123_reg_24240[4]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_123_reg_24240[5]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_123_reg_24240[6]),
        .R(1'b0));
  FDRE \x_assign_123_reg_24240_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_123_reg_24240[7]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_124_reg_24484[0]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_124_reg_24484[1]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_124_reg_24484[2]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_124_reg_24484[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_126_reg_24500[0]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_126_reg_24500[1]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_126_reg_24500[2]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_126_reg_24500[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_126_reg_24500[4]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_126_reg_24500[5]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_126_reg_24500[6]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_126_reg_24500[7]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_127_reg_24506[0]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_127_reg_24506[1]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_127_reg_24506[2]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_127_reg_24506[3]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_127_reg_24506[6]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24506_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_127_reg_24506[7]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24428_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_129_reg_24428[0]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24428_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_129_reg_24428[1]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24428_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_129_reg_24428[2]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24428_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_129_reg_24428[3]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_12_reg_22956[0]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_12_reg_22956[1]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_12_reg_22956[2]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_12_reg_22956[3]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_445),
        .Q(x_assign_12_reg_22956[4]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_12_reg_22956[5]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_12_reg_22956[6]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22956_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_12_reg_22956[7]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_136_reg_24349[0]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_136_reg_24349[1]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_136_reg_24349[2]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_136_reg_24349[3]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_138_reg_24365[0]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_138_reg_24365[1]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_138_reg_24365[2]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_138_reg_24365[3]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_138_reg_24365[4]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_138_reg_24365[5]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_138_reg_24365[6]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_138_reg_24365[7]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_139_reg_24371[0]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_139_reg_24371[1]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_139_reg_24371[2]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_139_reg_24371[3]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_139_reg_24371[6]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_139_reg_24371[7]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22997_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_13_reg_22997[1]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22997_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_13_reg_22997[2]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22997_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_13_reg_22997[3]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_141_reg_24387[0]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_141_reg_24387[1]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_141_reg_24387[2]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_141_reg_24387[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_144_reg_24532[0]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_144_reg_24532[1]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_144_reg_24532[2]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_144_reg_24532[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_144_reg_24532[4]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_144_reg_24532[5]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_144_reg_24532[6]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_144_reg_24532[7]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24538_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_145_reg_24538[1]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24538_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_145_reg_24538[2]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24538_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_145_reg_24538[3]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_146_reg_24554[1]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_146_reg_24554[2]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_146_reg_24554[3]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24554_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_146_reg_24554[7]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_147_reg_24570[0]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_147_reg_24570[1]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_147_reg_24570[2]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_147_reg_24570[3]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_410),
        .Q(x_assign_147_reg_24570[4]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_147_reg_24570[5]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_147_reg_24570[6]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_147_reg_24570[7]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_148_reg_24804[0]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24804_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_148_reg_24804[1]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24804_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_148_reg_24804[2]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24804_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_148_reg_24804[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_150_reg_24820[0]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_150_reg_24820[1]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_150_reg_24820[2]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_150_reg_24820[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_150_reg_24820[4]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_150_reg_24820[5]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_150_reg_24820[6]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24820_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_150_reg_24820[7]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_151_reg_24826[0]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_151_reg_24826[1]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_151_reg_24826[2]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_151_reg_24826[3]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_151_reg_24826[6]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24826_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_151_reg_24826[7]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_153_reg_24842[0]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24842_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_153_reg_24842[1]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24842_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_153_reg_24842[2]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_153_reg_24842[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22900_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_15_reg_22900[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22900_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_15_reg_22900[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22900_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_15_reg_22900[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22900_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_15_reg_22900[7]),
        .R(1'b0));
  FDRE \x_assign_160_reg_24680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_160_reg_24680[0]),
        .R(1'b0));
  FDRE \x_assign_160_reg_24680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_160_reg_24680[1]),
        .R(1'b0));
  FDRE \x_assign_160_reg_24680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_160_reg_24680[2]),
        .R(1'b0));
  FDRE \x_assign_160_reg_24680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_160_reg_24680[3]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_162_reg_24696[0]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_162_reg_24696[1]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_162_reg_24696[2]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_162_reg_24696[3]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_162_reg_24696[4]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_162_reg_24696[5]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_162_reg_24696[6]),
        .R(1'b0));
  FDRE \x_assign_162_reg_24696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_162_reg_24696[7]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_163_reg_24702[0]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_163_reg_24702[1]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_163_reg_24702[2]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_163_reg_24702[3]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_163_reg_24702[6]),
        .R(1'b0));
  FDRE \x_assign_163_reg_24702_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_163_reg_24702[7]),
        .R(1'b0));
  FDRE \x_assign_165_reg_24718_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_165_reg_24718[0]),
        .R(1'b0));
  FDRE \x_assign_165_reg_24718_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_165_reg_24718[1]),
        .R(1'b0));
  FDRE \x_assign_165_reg_24718_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_165_reg_24718[2]),
        .R(1'b0));
  FDRE \x_assign_165_reg_24718_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_165_reg_24718[3]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_168_reg_24868[0]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_168_reg_24868[1]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_168_reg_24868[2]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_168_reg_24868[3]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_168_reg_24868[4]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_168_reg_24868[5]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_168_reg_24868[6]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_168_reg_24868[7]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_169_reg_24874[1]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_169_reg_24874[2]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_169_reg_24874[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_16_reg_22773[0]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_16_reg_22773[1]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_16_reg_22773[2]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_16_reg_22773[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_16_reg_22773[6]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22773_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_16_reg_22773[7]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_170_reg_24890[1]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_170_reg_24890[2]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_170_reg_24890[3]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_170_reg_24890[7]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_171_reg_24906[0]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_171_reg_24906[1]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_171_reg_24906[2]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_171_reg_24906[3]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_410),
        .Q(x_assign_171_reg_24906[4]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_171_reg_24906[5]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_171_reg_24906[6]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24906_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_171_reg_24906[7]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_172_reg_25140[0]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_172_reg_25140[1]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_172_reg_25140[2]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_172_reg_25140[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_174_reg_25156[0]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_174_reg_25156[1]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_174_reg_25156[2]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_174_reg_25156[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_174_reg_25156[4]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_174_reg_25156[5]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_174_reg_25156[6]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25156_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_174_reg_25156[7]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_175_reg_25162[0]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_175_reg_25162[1]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_175_reg_25162[2]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_175_reg_25162[3]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_175_reg_25162[6]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25162_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_175_reg_25162[7]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_177_reg_25178[0]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_177_reg_25178[1]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_177_reg_25178[2]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_177_reg_25178[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_177_reg_25178[6]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_177_reg_25178[7]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_184_reg_25016[0]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_184_reg_25016[1]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_184_reg_25016[2]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_184_reg_25016[3]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_184_reg_25016[7]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_186_reg_25032[0]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_186_reg_25032[1]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_186_reg_25032[2]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_186_reg_25032[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_186_reg_25032[4]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_186_reg_25032[6]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25032_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_186_reg_25032[7]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_187_reg_25038[0]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_187_reg_25038[1]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_187_reg_25038[2]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_187_reg_25038[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_187_reg_25038[6]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25038_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_187_reg_25038[7]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_189_reg_25054[0]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25054_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_189_reg_25054[1]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25054_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_189_reg_25054[2]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25054_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_189_reg_25054[3]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25054_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_189_reg_25054[7]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_18_reg_22815[0]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_18_reg_22815[1]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_18_reg_22815[2]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_18_reg_22815[3]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_445),
        .Q(x_assign_18_reg_22815[4]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_18_reg_22815[5]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_18_reg_22815[6]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_18_reg_22815[7]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_192_reg_25204[0]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_192_reg_25204[1]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_192_reg_25204[2]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_192_reg_25204[3]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_192_reg_25204[4]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_192_reg_25204[5]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_192_reg_25204[6]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_192_reg_25204[7]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_193_reg_25210[1]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_193_reg_25210[2]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_193_reg_25210[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_194_reg_25226[1]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_194_reg_25226[2]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_194_reg_25226[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_194_reg_25226[7]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_195_reg_25242[1]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_195_reg_25242[2]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_195_reg_25242[3]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25242_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_195_reg_25242[7]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_196_reg_25445[0]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_196_reg_25445[1]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_196_reg_25445[2]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_196_reg_25445[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_198_reg_25461[0]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_198_reg_25461[1]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_198_reg_25461[2]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_198_reg_25461[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_198_reg_25461[4]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_198_reg_25461[5]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_198_reg_25461[6]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_198_reg_25461[7]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_199_reg_25467[0]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_199_reg_25467[1]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_199_reg_25467[2]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_199_reg_25467[3]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_199_reg_25467[6]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25467_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_199_reg_25467[7]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_19_reg_22857[0]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22857_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_19_reg_22857[1]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22857_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_19_reg_22857[2]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22857_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_19_reg_22857[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_1_reg_22549[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_1_reg_22549[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_1_reg_22549[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22549_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_1_reg_22549[7]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_201_reg_25483[0]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_201_reg_25483[1]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_201_reg_25483[2]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_201_reg_25483[3]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_201_reg_25483[6]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25483_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_201_reg_25483[7]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_210_reg_25357[0]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_210_reg_25357[1]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_210_reg_25357[2]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_210_reg_25357[3]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_210_reg_25357[6]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25357_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_210_reg_25357[7]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_211_reg_25363[0]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_211_reg_25363[1]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_211_reg_25363[2]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_211_reg_25363[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_211_reg_25363[6]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25363_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_211_reg_25363[7]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_21_reg_22741[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_21_reg_22741[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_21_reg_22741[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_21_reg_22741[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_445),
        .Q(x_assign_21_reg_22741[4]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_21_reg_22741[5]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_21_reg_22741[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22741_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_21_reg_22741[7]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_28_reg_23181[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_28_reg_23181[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_28_reg_23181[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_28_reg_23181[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_2_reg_22461[0]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_2_reg_22461[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_2_reg_22461[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_2_reg_22461[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_55),
        .Q(x_assign_2_reg_22461[4]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_2_reg_22461[5]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_2_reg_22461[6]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_2_reg_22461[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_30_reg_23193[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_30_reg_23193[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_30_reg_23193[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_30_reg_23193[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_30_reg_23193[6]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23193_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_30_reg_23193[7]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_31_reg_23199[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_31_reg_23199[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_31_reg_23199[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_31_reg_23199[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_31_reg_23199[4]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_31_reg_23199[5]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_31_reg_23199[6]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_31_reg_23199[7]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_33_reg_23211[0]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_33_reg_23211[1]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_33_reg_23211[2]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_33_reg_23211[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_3_reg_22616[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_3_reg_22616[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_3_reg_22616[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_3_reg_22616[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_55),
        .Q(x_assign_3_reg_22616[4]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_3_reg_22616[5]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_3_reg_22616[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_3_reg_22616[7]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23057_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_40_reg_23057[0]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23057_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_40_reg_23057[1]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23057_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_40_reg_23057[2]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23057_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_40_reg_23057[3]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_42_reg_23073[0]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_42_reg_23073[1]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_42_reg_23073[2]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_42_reg_23073[3]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_42_reg_23073[4]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_42_reg_23073[5]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_42_reg_23073[6]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23073_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_42_reg_23073[7]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_43_reg_23079[0]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_43_reg_23079[1]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_43_reg_23079[2]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_43_reg_23079[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_43_reg_23079[6]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23079_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_43_reg_23079[7]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_45_reg_23095[0]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_45_reg_23095[1]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_45_reg_23095[2]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_45_reg_23095[3]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_45_reg_23095[6]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_45_reg_23095[7]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_48_reg_23229[0]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_48_reg_23229[1]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_48_reg_23229[2]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_48_reg_23229[3]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_282),
        .Q(x_assign_48_reg_23229[4]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_48_reg_23229[5]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_48_reg_23229[6]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_48_reg_23229[7]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23235_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_49_reg_23235[1]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_49_reg_23235[2]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_49_reg_23235[3]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23235_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_49_reg_23235[7]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_50_reg_23251[1]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23251_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_50_reg_23251[2]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23251_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_50_reg_23251[3]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_51_reg_23267[0]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_51_reg_23267[1]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_51_reg_23267[2]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_51_reg_23267[3]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_410),
        .Q(x_assign_51_reg_23267[4]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_51_reg_23267[5]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_51_reg_23267[6]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23267_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_51_reg_23267[7]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_52_reg_23501[0]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_52_reg_23501[1]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_52_reg_23501[2]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_52_reg_23501[3]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_54_reg_23517[0]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_54_reg_23517[1]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_54_reg_23517[2]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_54_reg_23517[3]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_54_reg_23517[6]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_54_reg_23517[7]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_55_reg_23523[0]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_55_reg_23523[1]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_55_reg_23523[2]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_55_reg_23523[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_55_reg_23523[4]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_55_reg_23523[5]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_55_reg_23523[6]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_55_reg_23523[7]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_57_reg_23539[0]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_57_reg_23539[1]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_57_reg_23539[2]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_57_reg_23539[3]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_5_reg_22647[0]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_5_reg_22647[1]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_5_reg_22647[2]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_5_reg_22647[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_64_reg_23377[0]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_64_reg_23377[1]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_64_reg_23377[2]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_64_reg_23377[3]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_66_reg_23393[0]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_66_reg_23393[1]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_66_reg_23393[2]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_66_reg_23393[3]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_66_reg_23393[4]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_66_reg_23393[5]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_66_reg_23393[6]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23393_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_66_reg_23393[7]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_67_reg_23399[0]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_67_reg_23399[1]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_67_reg_23399[2]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_67_reg_23399[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_67_reg_23399[6]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_67_reg_23399[7]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_69_reg_23415[0]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_69_reg_23415[1]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_69_reg_23415[2]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_69_reg_23415[3]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_6_reg_22523[0]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_6_reg_22523[1]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_51),
        .Q(x_assign_6_reg_22523[2]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_53),
        .Q(x_assign_6_reg_22523[3]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_55),
        .Q(x_assign_6_reg_22523[4]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_6_reg_22523[5]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_6_reg_22523[6]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_6_reg_22523[7]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_72_reg_23565[0]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_72_reg_23565[1]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_72_reg_23565[2]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_72_reg_23565[3]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_72_reg_23565[4]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_72_reg_23565[5]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_72_reg_23565[6]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23565_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_72_reg_23565[7]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_73_reg_23571[1]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_73_reg_23571[2]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_73_reg_23571[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_73_reg_23571[7]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_74_reg_23587[1]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_74_reg_23587[2]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_74_reg_23587[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_75_reg_23603[0]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_75_reg_23603[1]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_75_reg_23603[2]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_75_reg_23603[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_410),
        .Q(x_assign_75_reg_23603[4]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_75_reg_23603[5]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_75_reg_23603[6]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_75_reg_23603[7]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_76_reg_23837[0]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_76_reg_23837[1]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_50),
        .Q(x_assign_76_reg_23837[2]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_52),
        .Q(x_assign_76_reg_23837[3]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_78_reg_23853[0]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_78_reg_23853[1]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_78_reg_23853[2]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_223),
        .Q(x_assign_78_reg_23853[3]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_78_reg_23853[6]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23853_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_78_reg_23853[7]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_79_reg_23859[0]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_79_reg_23859[1]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_277),
        .Q(x_assign_79_reg_23859[2]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_276),
        .Q(x_assign_79_reg_23859[3]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_79_reg_23859[4]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_79_reg_23859[5]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_79_reg_23859[6]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23859_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_79_reg_23859[7]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_81_reg_23875[0]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23875_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_81_reg_23875[1]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23875_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_208),
        .Q(x_assign_81_reg_23875[2]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23875_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_207),
        .Q(x_assign_81_reg_23875[3]),
        .R(1'b0));
  FDRE \x_assign_88_reg_23713_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_88_reg_23713[0]),
        .R(1'b0));
  FDRE \x_assign_88_reg_23713_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_88_reg_23713[1]),
        .R(1'b0));
  FDRE \x_assign_88_reg_23713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_88_reg_23713[2]),
        .R(1'b0));
  FDRE \x_assign_88_reg_23713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_88_reg_23713[3]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_90_reg_23729[0]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_90_reg_23729[1]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_90_reg_23729[2]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_90_reg_23729[3]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_386),
        .Q(x_assign_90_reg_23729[4]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_90_reg_23729[5]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_90_reg_23729[6]),
        .R(1'b0));
  FDRE \x_assign_90_reg_23729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_90_reg_23729[7]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_91_reg_23735[0]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_91_reg_23735[1]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_91_reg_23735[2]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_91_reg_23735[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_91_reg_23735[6]),
        .R(1'b0));
  FDRE \x_assign_91_reg_23735_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_91_reg_23735[7]),
        .R(1'b0));
  FDRE \x_assign_93_reg_23751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_93_reg_23751[0]),
        .R(1'b0));
  FDRE \x_assign_93_reg_23751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_93_reg_23751[1]),
        .R(1'b0));
  FDRE \x_assign_93_reg_23751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_93_reg_23751[2]),
        .R(1'b0));
  FDRE \x_assign_93_reg_23751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_93_reg_23751[3]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_96_reg_23901[0]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_96_reg_23901[1]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_413),
        .Q(x_assign_96_reg_23901[2]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_409),
        .Q(x_assign_96_reg_23901[3]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_96_reg_23901[4]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_96_reg_23901[5]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_96_reg_23901[6]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_96_reg_23901[7]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_97_reg_23907[1]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_446),
        .Q(x_assign_97_reg_23907[2]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_439),
        .Q(x_assign_97_reg_23907[3]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_97_reg_23907[7]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23923_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_98_reg_23923[1]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23923_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_414),
        .Q(x_assign_98_reg_23923[2]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23923_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_407),
        .Q(x_assign_98_reg_23923[3]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_99_reg_23939[0]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_99_reg_23939[1]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_99_reg_23939[2]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_440),
        .Q(x_assign_99_reg_23939[3]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_410),
        .Q(x_assign_99_reg_23939[4]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_99_reg_23939[5]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_99_reg_23939[6]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_99_reg_23939[7]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_9_reg_22585[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_9_reg_22585[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_9_reg_22585[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_9_reg_22585[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_445),
        .Q(x_assign_9_reg_22585[4]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_9_reg_22585[5]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_9_reg_22585[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22585_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_9_reg_22585[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_s_reg_22492[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_s_reg_22492[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_447),
        .Q(x_assign_s_reg_22492[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_446),
        .Q(x_assign_s_reg_22492[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_445),
        .Q(x_assign_s_reg_22492[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_s_reg_22492[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_s_reg_22492[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_s_reg_22492[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[1]_i_1 
       (.I0(\reg_1850_reg_n_0_[1] ),
        .I1(xor_ln124_60_reg_23359[1]),
        .I2(x_assign_66_reg_23393[7]),
        .I3(or_ln134_45_fu_7529_p3[1]),
        .I4(x_assign_66_reg_23393[1]),
        .I5(x_assign_67_reg_23399[1]),
        .O(xor_ln124_100_fu_7589_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[2]_i_1 
       (.I0(\reg_1850_reg_n_0_[2] ),
        .I1(xor_ln124_60_reg_23359[2]),
        .I2(or_ln134_45_fu_7529_p3[2]),
        .I3(or_ln134_46_fu_7535_p3[2]),
        .I4(x_assign_66_reg_23393[2]),
        .I5(x_assign_67_reg_23399[2]),
        .O(xor_ln124_100_fu_7589_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[4]_i_1 
       (.I0(or_ln134_46_fu_7535_p3[4]),
        .I1(or_ln134_45_fu_7529_p3[4]),
        .I2(or_ln134_44_fu_7523_p3[6]),
        .I3(x_assign_66_reg_23393[4]),
        .I4(\reg_1850_reg_n_0_[4] ),
        .I5(xor_ln124_60_reg_23359[4]),
        .O(xor_ln124_100_fu_7589_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[5]_i_1 
       (.I0(or_ln134_46_fu_7535_p3[5]),
        .I1(or_ln134_45_fu_7529_p3[5]),
        .I2(or_ln134_44_fu_7523_p3[7]),
        .I3(x_assign_66_reg_23393[5]),
        .I4(\reg_1850_reg_n_0_[5] ),
        .I5(xor_ln124_60_reg_23359[5]),
        .O(xor_ln124_100_fu_7589_p2[5]));
  FDRE \xor_ln124_100_reg_23466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[0]),
        .Q(xor_ln124_100_reg_23466[0]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[1]),
        .Q(xor_ln124_100_reg_23466[1]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[2]),
        .Q(xor_ln124_100_reg_23466[2]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[3]),
        .Q(xor_ln124_100_reg_23466[3]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[4]),
        .Q(xor_ln124_100_reg_23466[4]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[5]),
        .Q(xor_ln124_100_reg_23466[5]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[6]),
        .Q(xor_ln124_100_reg_23466[6]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_23466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_7589_p2[7]),
        .Q(xor_ln124_100_reg_23466[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[1]_i_1 
       (.I0(x_assign_64_reg_23377[1]),
        .I1(x_assign_69_reg_23415[1]),
        .I2(x_assign_67_reg_23399[7]),
        .I3(or_ln134_43_fu_7517_p3[1]),
        .I4(reg_1882[1]),
        .I5(xor_ln124_61_reg_23365[1]),
        .O(xor_ln124_101_fu_7616_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[2]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[2]),
        .I1(or_ln134_44_fu_7523_p3[2]),
        .I2(xor_ln124_61_reg_23365[2]),
        .I3(reg_1882[2]),
        .I4(x_assign_69_reg_23415[2]),
        .I5(x_assign_64_reg_23377[2]),
        .O(xor_ln124_101_fu_7616_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[3]_i_1 
       (.I0(x_assign_64_reg_23377[3]),
        .I1(x_assign_69_reg_23415[3]),
        .I2(or_ln134_43_fu_7517_p3[3]),
        .I3(or_ln134_44_fu_7523_p3[3]),
        .I4(reg_1882[3]),
        .I5(xor_ln124_61_reg_23365[3]),
        .O(xor_ln124_101_fu_7616_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[4]_i_1 
       (.I0(reg_1882[4]),
        .I1(xor_ln124_61_reg_23365[4]),
        .I2(or_ln134_43_fu_7517_p3[6]),
        .I3(or_ln134_45_fu_7529_p3[6]),
        .I4(or_ln134_43_fu_7517_p3[4]),
        .I5(or_ln134_44_fu_7523_p3[4]),
        .O(xor_ln124_101_fu_7616_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[7]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[1]),
        .I1(or_ln134_45_fu_7529_p3[1]),
        .I2(or_ln134_44_fu_7523_p3[7]),
        .I3(or_ln134_43_fu_7517_p3[7]),
        .I4(reg_1882[7]),
        .I5(xor_ln124_61_reg_23365[7]),
        .O(xor_ln124_101_fu_7616_p2[7]));
  FDRE \xor_ln124_101_reg_23471_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[0]),
        .Q(xor_ln124_101_reg_23471[0]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[1]),
        .Q(xor_ln124_101_reg_23471[1]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[2]),
        .Q(xor_ln124_101_reg_23471[2]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[3]),
        .Q(xor_ln124_101_reg_23471[3]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[4]),
        .Q(xor_ln124_101_reg_23471[4]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[5]),
        .Q(xor_ln124_101_reg_23471[5]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[6]),
        .Q(xor_ln124_101_reg_23471[6]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_23471_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_7616_p2[7]),
        .Q(xor_ln124_101_reg_23471[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[0]_i_1 
       (.I0(reg_1864[0]),
        .I1(xor_ln124_62_reg_23371[0]),
        .I2(x_assign_66_reg_23393[6]),
        .I3(or_ln134_45_fu_7529_p3[0]),
        .I4(x_assign_64_reg_23377[0]),
        .I5(x_assign_69_reg_23415[0]),
        .O(xor_ln124_102_fu_7643_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[2]_i_1 
       (.I0(x_assign_64_reg_23377[2]),
        .I1(x_assign_69_reg_23415[2]),
        .I2(xor_ln124_62_reg_23371[2]),
        .I3(reg_1864[2]),
        .I4(or_ln134_45_fu_7529_p3[2]),
        .I5(or_ln134_46_fu_7535_p3[2]),
        .O(xor_ln124_102_fu_7643_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[7]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[1]),
        .I1(or_ln134_45_fu_7529_p3[1]),
        .I2(x_assign_66_reg_23393[5]),
        .I3(or_ln134_45_fu_7529_p3[7]),
        .I4(reg_1864[7]),
        .I5(xor_ln124_62_reg_23371[7]),
        .O(xor_ln124_102_fu_7643_p2[7]));
  FDRE \xor_ln124_102_reg_23476_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[0]),
        .Q(xor_ln124_102_reg_23476[0]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[1]),
        .Q(xor_ln124_102_reg_23476[1]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[2]),
        .Q(xor_ln124_102_reg_23476[2]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[3]),
        .Q(xor_ln124_102_reg_23476[3]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[4]),
        .Q(xor_ln124_102_reg_23476[4]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[5]),
        .Q(xor_ln124_102_reg_23476[5]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[6]),
        .Q(xor_ln124_102_reg_23476[6]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_23476_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_7643_p2[7]),
        .Q(xor_ln124_102_reg_23476[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[0]_i_1 
       (.I0(clefia_s0_U_n_508),
        .I1(\reg_1877_reg_n_0_[0] ),
        .I2(or_ln134_48_fu_8651_p3[0]),
        .I3(x_assign_73_reg_23571[7]),
        .I4(x_assign_72_reg_23565[0]),
        .I5(or_ln134_48_fu_8651_p3[1]),
        .O(xor_ln124_107_fu_8691_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[1]_i_1 
       (.I0(\reg_1877_reg_n_0_[1] ),
        .I1(or_ln134_47_fu_8645_p3[1]),
        .I2(or_ln134_48_fu_8651_p3[1]),
        .I3(x_assign_74_reg_23587[1]),
        .I4(x_assign_72_reg_23565[1]),
        .I5(clefia_s1_U_n_142),
        .O(xor_ln124_107_fu_8691_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[2]_i_1 
       (.I0(clefia_s0_U_n_507),
        .I1(\reg_1877_reg_n_0_[2] ),
        .I2(x_assign_72_reg_23565[2]),
        .I3(x_assign_74_reg_23587[2]),
        .I4(or_ln134_47_fu_8645_p3[2]),
        .I5(or_ln134_48_fu_8651_p3[2]),
        .O(xor_ln124_107_fu_8691_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[3]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[3]),
        .I1(or_ln134_47_fu_8645_p3[3]),
        .I2(x_assign_74_reg_23587[3]),
        .I3(x_assign_72_reg_23565[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_506),
        .O(xor_ln124_107_fu_8691_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[4]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[5]),
        .I1(x_assign_72_reg_23565[4]),
        .I2(or_ln134_47_fu_8645_p3[4]),
        .I3(or_ln134_48_fu_8651_p3[4]),
        .I4(\reg_1877_reg_n_0_[4] ),
        .I5(clefia_s0_U_n_505),
        .O(xor_ln124_107_fu_8691_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[5]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[6]),
        .I1(x_assign_72_reg_23565[5]),
        .I2(or_ln134_47_fu_8645_p3[5]),
        .I3(or_ln134_48_fu_8651_p3[5]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_140),
        .O(xor_ln124_107_fu_8691_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[6]_i_1 
       (.I0(clefia_s0_U_n_504),
        .I1(\reg_1877_reg_n_0_[6] ),
        .I2(or_ln134_48_fu_8651_p3[6]),
        .I3(or_ln134_47_fu_8645_p3[6]),
        .I4(x_assign_72_reg_23565[6]),
        .I5(or_ln134_48_fu_8651_p3[7]),
        .O(xor_ln124_107_fu_8691_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[7]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[0]),
        .I1(x_assign_72_reg_23565[7]),
        .I2(or_ln134_47_fu_8645_p3[7]),
        .I3(or_ln134_48_fu_8651_p3[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_503),
        .O(xor_ln124_107_fu_8691_p2[7]));
  FDRE \xor_ln124_107_reg_23649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[0]),
        .Q(xor_ln124_107_reg_23649[0]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[1]),
        .Q(xor_ln124_107_reg_23649[1]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[2]),
        .Q(xor_ln124_107_reg_23649[2]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[3]),
        .Q(xor_ln124_107_reg_23649[3]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[4]),
        .Q(xor_ln124_107_reg_23649[4]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[5]),
        .Q(xor_ln124_107_reg_23649[5]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[6]),
        .Q(xor_ln124_107_reg_23649[6]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_23649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_8691_p2[7]),
        .Q(xor_ln124_107_reg_23649[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[0]_i_1 
       (.I0(clefia_s1_U_n_496),
        .I1(x_assign_75_reg_23603[0]),
        .I2(or_ln134_47_fu_8645_p3[1]),
        .I3(or_ln134_48_fu_8651_p3[0]),
        .I4(x_assign_73_reg_23571[7]),
        .I5(\reg_1895_reg_n_0_[0] ),
        .O(xor_ln124_108_fu_8719_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[1]_i_1 
       (.I0(\reg_1895_reg_n_0_[1] ),
        .I1(or_ln134_47_fu_8645_p3[1]),
        .I2(or_ln134_48_fu_8651_p3[1]),
        .I3(x_assign_73_reg_23571[1]),
        .I4(x_assign_75_reg_23603[1]),
        .I5(clefia_s1_U_n_493),
        .O(xor_ln124_108_fu_8719_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[2]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[2]),
        .I1(or_ln134_47_fu_8645_p3[2]),
        .I2(x_assign_73_reg_23571[2]),
        .I3(x_assign_75_reg_23603[2]),
        .I4(\reg_1895_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_167),
        .O(xor_ln124_108_fu_8719_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[3]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[3]),
        .I1(or_ln134_47_fu_8645_p3[3]),
        .I2(x_assign_73_reg_23571[3]),
        .I3(x_assign_75_reg_23603[3]),
        .I4(\reg_1895_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_488),
        .O(xor_ln124_108_fu_8719_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[4]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[4]),
        .I1(or_ln134_47_fu_8645_p3[4]),
        .I2(or_ln134_47_fu_8645_p3[5]),
        .I3(x_assign_75_reg_23603[4]),
        .I4(\reg_1895_reg_n_0_[4] ),
        .I5(clefia_s1_U_n_484),
        .O(xor_ln124_108_fu_8719_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[5]_i_1 
       (.I0(or_ln134_48_fu_8651_p3[5]),
        .I1(or_ln134_47_fu_8645_p3[5]),
        .I2(or_ln134_47_fu_8645_p3[6]),
        .I3(x_assign_75_reg_23603[5]),
        .I4(\reg_1895_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_481),
        .O(xor_ln124_108_fu_8719_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[6]_i_1 
       (.I0(clefia_s1_U_n_479),
        .I1(\reg_1895_reg_n_0_[6] ),
        .I2(or_ln134_48_fu_8651_p3[6]),
        .I3(or_ln134_47_fu_8645_p3[6]),
        .I4(or_ln134_47_fu_8645_p3[7]),
        .I5(x_assign_75_reg_23603[6]),
        .O(xor_ln124_108_fu_8719_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[7]_i_1 
       (.I0(x_assign_75_reg_23603[7]),
        .I1(x_assign_73_reg_23571[7]),
        .I2(or_ln134_47_fu_8645_p3[7]),
        .I3(or_ln134_48_fu_8651_p3[7]),
        .I4(\reg_1895_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_476),
        .O(xor_ln124_108_fu_8719_p2[7]));
  FDRE \xor_ln124_108_reg_23654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[0]),
        .Q(xor_ln124_108_reg_23654[0]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[1]),
        .Q(xor_ln124_108_reg_23654[1]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[2]),
        .Q(xor_ln124_108_reg_23654[2]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[3]),
        .Q(xor_ln124_108_reg_23654[3]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[4]),
        .Q(xor_ln124_108_reg_23654[4]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[5]),
        .Q(xor_ln124_108_reg_23654[5]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[6]),
        .Q(xor_ln124_108_reg_23654[6]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_23654_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8719_p2[7]),
        .Q(xor_ln124_108_reg_23654[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[3]_i_1 
       (.I0(x_assign_72_reg_23565[3]),
        .I1(x_assign_74_reg_23587[3]),
        .I2(or_ln134_50_fu_8663_p3[3]),
        .I3(or_ln134_49_fu_8657_p3[3]),
        .I4(reg_1900[3]),
        .I5(clefia_s1_U_n_485),
        .O(xor_ln124_109_fu_8747_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[5]_i_1 
       (.I0(x_assign_72_reg_23565[4]),
        .I1(x_assign_75_reg_23603[4]),
        .I2(x_assign_72_reg_23565[5]),
        .I3(or_ln134_48_fu_8651_p3[6]),
        .I4(reg_1900[5]),
        .I5(clefia_s1_U_n_482),
        .O(xor_ln124_109_fu_8747_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[6]_i_1 
       (.I0(x_assign_72_reg_23565[5]),
        .I1(x_assign_75_reg_23603[5]),
        .I2(x_assign_72_reg_23565[6]),
        .I3(or_ln134_48_fu_8651_p3[7]),
        .I4(reg_1900[6]),
        .I5(clefia_s1_U_n_477),
        .O(xor_ln124_109_fu_8747_p2[6]));
  FDRE \xor_ln124_109_reg_23659_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[0]),
        .Q(xor_ln124_109_reg_23659[0]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[1]),
        .Q(xor_ln124_109_reg_23659[1]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[2]),
        .Q(xor_ln124_109_reg_23659[2]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[3]),
        .Q(xor_ln124_109_reg_23659[3]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[4]),
        .Q(xor_ln124_109_reg_23659[4]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[5]),
        .Q(xor_ln124_109_reg_23659[5]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[6]),
        .Q(xor_ln124_109_reg_23659[6]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_23659_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8747_p2[7]),
        .Q(xor_ln124_109_reg_23659[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[0]_i_1 
       (.I0(x_assign_72_reg_23565[7]),
        .I1(x_assign_75_reg_23603[7]),
        .I2(or_ln134_47_fu_8645_p3[1]),
        .I3(x_assign_75_reg_23603[0]),
        .I4(reg_1904[0]),
        .I5(clefia_s1_U_n_185),
        .O(xor_ln124_110_fu_8775_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[1]_i_1 
       (.I0(x_assign_72_reg_23565[0]),
        .I1(x_assign_75_reg_23603[0]),
        .I2(x_assign_73_reg_23571[1]),
        .I3(x_assign_75_reg_23603[1]),
        .I4(reg_1904[1]),
        .I5(clefia_s1_U_n_491),
        .O(xor_ln124_110_fu_8775_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[2]_i_1 
       (.I0(or_ln134_49_fu_8657_p3[2]),
        .I1(or_ln134_50_fu_8663_p3[2]),
        .I2(x_assign_73_reg_23571[2]),
        .I3(x_assign_75_reg_23603[2]),
        .I4(reg_1904[2]),
        .I5(clefia_s1_U_n_186),
        .O(xor_ln124_110_fu_8775_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[3]_i_1 
       (.I0(or_ln134_49_fu_8657_p3[3]),
        .I1(or_ln134_50_fu_8663_p3[3]),
        .I2(x_assign_73_reg_23571[3]),
        .I3(x_assign_75_reg_23603[3]),
        .I4(reg_1904[3]),
        .I5(clefia_s1_U_n_486),
        .O(xor_ln124_110_fu_8775_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[4]_i_1 
       (.I0(clefia_s1_U_n_187),
        .I1(reg_1904[4]),
        .I2(or_ln134_49_fu_8657_p3[4]),
        .I3(or_ln134_50_fu_8663_p3[4]),
        .I4(or_ln134_47_fu_8645_p3[5]),
        .I5(x_assign_75_reg_23603[4]),
        .O(xor_ln124_110_fu_8775_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[5]_i_1 
       (.I0(clefia_s1_U_n_184),
        .I1(reg_1904[5]),
        .I2(x_assign_72_reg_23565[4]),
        .I3(x_assign_75_reg_23603[4]),
        .I4(or_ln134_47_fu_8645_p3[6]),
        .I5(x_assign_75_reg_23603[5]),
        .O(xor_ln124_110_fu_8775_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[6]_i_1 
       (.I0(x_assign_72_reg_23565[5]),
        .I1(x_assign_75_reg_23603[5]),
        .I2(or_ln134_47_fu_8645_p3[7]),
        .I3(x_assign_75_reg_23603[6]),
        .I4(reg_1904[6]),
        .I5(clefia_s1_U_n_183),
        .O(xor_ln124_110_fu_8775_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[7]_i_1 
       (.I0(x_assign_72_reg_23565[6]),
        .I1(x_assign_75_reg_23603[6]),
        .I2(x_assign_73_reg_23571[7]),
        .I3(x_assign_75_reg_23603[7]),
        .I4(reg_1904[7]),
        .I5(clefia_s0_U_n_488),
        .O(xor_ln124_110_fu_8775_p2[7]));
  FDRE \xor_ln124_110_reg_23664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[0]),
        .Q(xor_ln124_110_reg_23664[0]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[1]),
        .Q(xor_ln124_110_reg_23664[1]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[2]),
        .Q(xor_ln124_110_reg_23664[2]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[3]),
        .Q(xor_ln124_110_reg_23664[3]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[4]),
        .Q(xor_ln124_110_reg_23664[4]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[5]),
        .Q(xor_ln124_110_reg_23664[5]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[6]),
        .Q(xor_ln124_110_reg_23664[6]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_23664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8775_p2[7]),
        .Q(xor_ln124_110_reg_23664[7]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[0]),
        .Q(xor_ln124_11_reg_22704[0]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[1]),
        .Q(xor_ln124_11_reg_22704[1]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[2]),
        .Q(xor_ln124_11_reg_22704[2]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[3]),
        .Q(xor_ln124_11_reg_22704[3]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[4]),
        .Q(xor_ln124_11_reg_22704[4]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[5]),
        .Q(xor_ln124_11_reg_22704[5]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[6]),
        .Q(xor_ln124_11_reg_22704[6]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_22704_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_2849_p2[7]),
        .Q(xor_ln124_11_reg_22704[7]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[0]),
        .Q(xor_ln124_123_reg_24025[0]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[1]),
        .Q(xor_ln124_123_reg_24025[1]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[2]),
        .Q(xor_ln124_123_reg_24025[2]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[3]),
        .Q(xor_ln124_123_reg_24025[3]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[4]),
        .Q(xor_ln124_123_reg_24025[4]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[5]),
        .Q(xor_ln124_123_reg_24025[5]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_302),
        .Q(xor_ln124_123_reg_24025[6]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_24025_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_11456_p2[7]),
        .Q(xor_ln124_123_reg_24025[7]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[0]),
        .Q(xor_ln124_124_reg_24031[0]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_308),
        .Q(xor_ln124_124_reg_24031[1]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[2]),
        .Q(xor_ln124_124_reg_24031[2]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[3]),
        .Q(xor_ln124_124_reg_24031[3]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_305),
        .Q(xor_ln124_124_reg_24031[4]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[5]),
        .Q(xor_ln124_124_reg_24031[5]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[6]),
        .Q(xor_ln124_124_reg_24031[6]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_24031_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_11485_p2[7]),
        .Q(xor_ln124_124_reg_24031[7]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[0]),
        .Q(xor_ln124_125_reg_24037[0]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[1]),
        .Q(xor_ln124_125_reg_24037[1]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_261),
        .Q(xor_ln124_125_reg_24037[2]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[3]),
        .Q(xor_ln124_125_reg_24037[3]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[4]),
        .Q(xor_ln124_125_reg_24037[4]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[5]),
        .Q(xor_ln124_125_reg_24037[5]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[6]),
        .Q(xor_ln124_125_reg_24037[6]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_24037_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_11514_p2[7]),
        .Q(xor_ln124_125_reg_24037[7]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[0]),
        .Q(xor_ln124_126_reg_24043[0]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_250),
        .Q(xor_ln124_126_reg_24043[1]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[2]),
        .Q(xor_ln124_126_reg_24043[2]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_248),
        .Q(xor_ln124_126_reg_24043[3]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[4]),
        .Q(xor_ln124_126_reg_24043[4]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[5]),
        .Q(xor_ln124_126_reg_24043[5]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[6]),
        .Q(xor_ln124_126_reg_24043[6]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_24043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_11543_p2[7]),
        .Q(xor_ln124_126_reg_24043[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[0]_i_1 
       (.I0(reg_1822[0]),
        .I1(xor_ln124_91_reg_23689[0]),
        .I2(x_assign_91_reg_23735[6]),
        .I3(or_ln134_59_fu_9789_p3[0]),
        .I4(x_assign_91_reg_23735[0]),
        .I5(x_assign_90_reg_23729[0]),
        .O(xor_ln124_131_fu_9834_p2[0]));
  FDRE \xor_ln124_131_reg_23797_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[0]),
        .Q(xor_ln124_131_reg_23797[0]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[1]),
        .Q(xor_ln124_131_reg_23797[1]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[2]),
        .Q(xor_ln124_131_reg_23797[2]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[3]),
        .Q(xor_ln124_131_reg_23797[3]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[4]),
        .Q(xor_ln124_131_reg_23797[4]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[5]),
        .Q(xor_ln124_131_reg_23797[5]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[6]),
        .Q(xor_ln124_131_reg_23797[6]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_23797_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_9834_p2[7]),
        .Q(xor_ln124_131_reg_23797[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[7]_i_1 
       (.I0(x_assign_91_reg_23735[7]),
        .I1(x_assign_90_reg_23729[7]),
        .I2(x_assign_90_reg_23729[5]),
        .I3(or_ln134_61_fu_9801_p3[7]),
        .I4(reg_1864[7]),
        .I5(xor_ln124_92_reg_23695[7]),
        .O(xor_ln124_132_fu_9861_p2[7]));
  FDRE \xor_ln124_132_reg_23802_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[0]),
        .Q(xor_ln124_132_reg_23802[0]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[1]),
        .Q(xor_ln124_132_reg_23802[1]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[2]),
        .Q(xor_ln124_132_reg_23802[2]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[3]),
        .Q(xor_ln124_132_reg_23802[3]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[4]),
        .Q(xor_ln124_132_reg_23802[4]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[5]),
        .Q(xor_ln124_132_reg_23802[5]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[6]),
        .Q(xor_ln124_132_reg_23802[6]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_23802_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_9861_p2[7]),
        .Q(xor_ln124_132_reg_23802[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[1]_i_1 
       (.I0(x_assign_91_reg_23735[7]),
        .I1(or_ln134_59_fu_9789_p3[1]),
        .I2(x_assign_93_reg_23751[1]),
        .I3(x_assign_88_reg_23713[1]),
        .I4(reg_1882[1]),
        .I5(xor_ln124_93_reg_23701[1]),
        .O(xor_ln124_133_fu_9888_p2[1]));
  FDRE \xor_ln124_133_reg_23807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[0]),
        .Q(xor_ln124_133_reg_23807[0]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[1]),
        .Q(xor_ln124_133_reg_23807[1]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[2]),
        .Q(xor_ln124_133_reg_23807[2]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[3]),
        .Q(xor_ln124_133_reg_23807[3]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[4]),
        .Q(xor_ln124_133_reg_23807[4]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[5]),
        .Q(xor_ln124_133_reg_23807[5]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[6]),
        .Q(xor_ln124_133_reg_23807[6]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_23807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_9888_p2[7]),
        .Q(xor_ln124_133_reg_23807[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[1]_i_1 
       (.I0(x_assign_93_reg_23751[1]),
        .I1(x_assign_88_reg_23713[1]),
        .I2(x_assign_90_reg_23729[7]),
        .I3(or_ln134_61_fu_9801_p3[1]),
        .I4(reg_1871[1]),
        .I5(xor_ln124_94_reg_23707[1]),
        .O(xor_ln124_134_fu_9915_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[5]_i_1 
       (.I0(reg_1871[5]),
        .I1(xor_ln124_94_reg_23707[5]),
        .I2(or_ln134_59_fu_9789_p3[7]),
        .I3(or_ln134_61_fu_9801_p3[7]),
        .I4(or_ln134_62_fu_9807_p3[5]),
        .I5(or_ln134_61_fu_9801_p3[5]),
        .O(xor_ln124_134_fu_9915_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[6]_i_1 
       (.I0(or_ln134_59_fu_9789_p3[0]),
        .I1(or_ln134_61_fu_9801_p3[0]),
        .I2(x_assign_90_reg_23729[4]),
        .I3(or_ln134_61_fu_9801_p3[6]),
        .I4(reg_1871[6]),
        .I5(xor_ln124_94_reg_23707[6]),
        .O(xor_ln124_134_fu_9915_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[7]_i_1 
       (.I0(or_ln134_59_fu_9789_p3[1]),
        .I1(or_ln134_61_fu_9801_p3[1]),
        .I2(x_assign_90_reg_23729[5]),
        .I3(or_ln134_61_fu_9801_p3[7]),
        .I4(reg_1871[7]),
        .I5(xor_ln124_94_reg_23707[7]),
        .O(xor_ln124_134_fu_9915_p2[7]));
  FDRE \xor_ln124_134_reg_23812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[0]),
        .Q(xor_ln124_134_reg_23812[0]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[1]),
        .Q(xor_ln124_134_reg_23812[1]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[2]),
        .Q(xor_ln124_134_reg_23812[2]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[3]),
        .Q(xor_ln124_134_reg_23812[3]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[4]),
        .Q(xor_ln124_134_reg_23812[4]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[5]),
        .Q(xor_ln124_134_reg_23812[5]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[6]),
        .Q(xor_ln124_134_reg_23812[6]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_23812_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_9915_p2[7]),
        .Q(xor_ln124_134_reg_23812[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_139_reg_23985[0]_i_1 
       (.I0(or_ln134_64_fu_10923_p3[0]),
        .I1(x_assign_97_reg_23907[7]),
        .I2(x_assign_96_reg_23901[0]),
        .I3(or_ln134_64_fu_10923_p3[1]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_549),
        .O(xor_ln124_139_fu_10963_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_139_reg_23985[1]_i_1 
       (.I0(clefia_s0_U_n_581),
        .I1(x_assign_96_reg_23901[1]),
        .I2(x_assign_98_reg_23923[1]),
        .I3(or_ln134_64_fu_10923_p3[1]),
        .I4(or_ln134_63_fu_10917_p3[1]),
        .I5(\reg_1877_reg_n_0_[1] ),
        .O(xor_ln124_139_fu_10963_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[2]_i_1 
       (.I0(or_ln134_63_fu_10917_p3[2]),
        .I1(or_ln134_64_fu_10923_p3[2]),
        .I2(x_assign_98_reg_23923[2]),
        .I3(x_assign_96_reg_23901[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s1_U_n_548),
        .O(xor_ln124_139_fu_10963_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[3]_i_1 
       (.I0(or_ln134_63_fu_10917_p3[3]),
        .I1(or_ln134_64_fu_10923_p3[3]),
        .I2(x_assign_98_reg_23923[3]),
        .I3(x_assign_96_reg_23901[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_547),
        .O(xor_ln124_139_fu_10963_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[4]_i_1 
       (.I0(clefia_s1_U_n_546),
        .I1(\reg_1877_reg_n_0_[4] ),
        .I2(or_ln134_64_fu_10923_p3[5]),
        .I3(x_assign_96_reg_23901[4]),
        .I4(or_ln134_64_fu_10923_p3[4]),
        .I5(or_ln134_63_fu_10917_p3[4]),
        .O(xor_ln124_139_fu_10963_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[5]_i_1 
       (.I0(clefia_s0_U_n_580),
        .I1(\reg_1877_reg_n_0_[5] ),
        .I2(or_ln134_64_fu_10923_p3[6]),
        .I3(x_assign_96_reg_23901[5]),
        .I4(or_ln134_63_fu_10917_p3[5]),
        .I5(or_ln134_64_fu_10923_p3[5]),
        .O(xor_ln124_139_fu_10963_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[6]_i_1 
       (.I0(clefia_s1_U_n_545),
        .I1(\reg_1877_reg_n_0_[6] ),
        .I2(or_ln134_64_fu_10923_p3[7]),
        .I3(x_assign_96_reg_23901[6]),
        .I4(or_ln134_63_fu_10917_p3[6]),
        .I5(or_ln134_64_fu_10923_p3[6]),
        .O(xor_ln124_139_fu_10963_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[7]_i_1 
       (.I0(clefia_s1_U_n_544),
        .I1(\reg_1877_reg_n_0_[7] ),
        .I2(or_ln134_64_fu_10923_p3[0]),
        .I3(x_assign_96_reg_23901[7]),
        .I4(or_ln134_63_fu_10917_p3[7]),
        .I5(or_ln134_64_fu_10923_p3[7]),
        .O(xor_ln124_139_fu_10963_p2[7]));
  FDRE \xor_ln124_139_reg_23985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[0]),
        .Q(xor_ln124_139_reg_23985[0]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[1]),
        .Q(xor_ln124_139_reg_23985[1]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[2]),
        .Q(xor_ln124_139_reg_23985[2]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[3]),
        .Q(xor_ln124_139_reg_23985[3]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[4]),
        .Q(xor_ln124_139_reg_23985[4]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[5]),
        .Q(xor_ln124_139_reg_23985[5]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[6]),
        .Q(xor_ln124_139_reg_23985[6]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_23985_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_10963_p2[7]),
        .Q(xor_ln124_139_reg_23985[7]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[0]),
        .Q(xor_ln124_13_reg_22730[0]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[1]),
        .Q(xor_ln124_13_reg_22730[1]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[2]),
        .Q(xor_ln124_13_reg_22730[2]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[3]),
        .Q(xor_ln124_13_reg_22730[3]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[4]),
        .Q(xor_ln124_13_reg_22730[4]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[5]),
        .Q(xor_ln124_13_reg_22730[5]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[6]),
        .Q(xor_ln124_13_reg_22730[6]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_22730_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_2905_p2[7]),
        .Q(xor_ln124_13_reg_22730[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[0]_i_1 
       (.I0(or_ln134_64_fu_10923_p3[0]),
        .I1(x_assign_97_reg_23907[7]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(or_ln134_63_fu_10917_p3[1]),
        .I4(reg_1889[0]),
        .I5(clefia_s0_U_n_549),
        .O(xor_ln124_140_fu_10991_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[1]_i_1 
       (.I0(clefia_s0_U_n_548),
        .I1(x_assign_99_reg_23939[1]),
        .I2(x_assign_97_reg_23907[1]),
        .I3(or_ln134_64_fu_10923_p3[1]),
        .I4(or_ln134_63_fu_10917_p3[1]),
        .I5(reg_1889[1]),
        .O(xor_ln124_140_fu_10991_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[2]_i_1 
       (.I0(or_ln134_63_fu_10917_p3[2]),
        .I1(or_ln134_64_fu_10923_p3[2]),
        .I2(x_assign_97_reg_23907[2]),
        .I3(x_assign_99_reg_23939[2]),
        .I4(reg_1889[2]),
        .I5(clefia_s1_U_n_528),
        .O(xor_ln124_140_fu_10991_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[3]_i_1 
       (.I0(clefia_s0_U_n_545),
        .I1(reg_1889[3]),
        .I2(x_assign_99_reg_23939[3]),
        .I3(x_assign_97_reg_23907[3]),
        .I4(or_ln134_64_fu_10923_p3[3]),
        .I5(or_ln134_63_fu_10917_p3[3]),
        .O(xor_ln124_140_fu_10991_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[4]_i_1 
       (.I0(clefia_s0_U_n_543),
        .I1(reg_1889[4]),
        .I2(or_ln134_63_fu_10917_p3[5]),
        .I3(x_assign_99_reg_23939[4]),
        .I4(or_ln134_64_fu_10923_p3[4]),
        .I5(or_ln134_63_fu_10917_p3[4]),
        .O(xor_ln124_140_fu_10991_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[5]_i_1 
       (.I0(or_ln134_64_fu_10923_p3[5]),
        .I1(or_ln134_63_fu_10917_p3[5]),
        .I2(x_assign_99_reg_23939[5]),
        .I3(or_ln134_63_fu_10917_p3[6]),
        .I4(reg_1889[5]),
        .I5(clefia_s0_U_n_541),
        .O(xor_ln124_140_fu_10991_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[6]_i_1 
       (.I0(or_ln134_64_fu_10923_p3[6]),
        .I1(or_ln134_63_fu_10917_p3[6]),
        .I2(x_assign_99_reg_23939[6]),
        .I3(or_ln134_63_fu_10917_p3[7]),
        .I4(reg_1889[6]),
        .I5(clefia_s0_U_n_539),
        .O(xor_ln124_140_fu_10991_p2[6]));
  FDRE \xor_ln124_140_reg_23990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[0]),
        .Q(xor_ln124_140_reg_23990[0]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[1]),
        .Q(xor_ln124_140_reg_23990[1]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[2]),
        .Q(xor_ln124_140_reg_23990[2]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[3]),
        .Q(xor_ln124_140_reg_23990[3]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[4]),
        .Q(xor_ln124_140_reg_23990[4]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[5]),
        .Q(xor_ln124_140_reg_23990[5]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[6]),
        .Q(xor_ln124_140_reg_23990[6]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_23990_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_10991_p2[7]),
        .Q(xor_ln124_140_reg_23990[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[0]_i_1 
       (.I0(or_ln134_64_fu_10923_p3[1]),
        .I1(x_assign_96_reg_23901[0]),
        .I2(x_assign_96_reg_23901[7]),
        .I3(x_assign_99_reg_23939[7]),
        .I4(reg_1900[0]),
        .I5(clefia_s1_U_n_530),
        .O(xor_ln124_141_fu_11019_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[3]_i_1 
       (.I0(x_assign_96_reg_23901[3]),
        .I1(x_assign_98_reg_23923[3]),
        .I2(or_ln134_66_fu_10935_p3[3]),
        .I3(or_ln134_65_fu_10929_p3[3]),
        .I4(reg_1900[3]),
        .I5(clefia_s0_U_n_200),
        .O(xor_ln124_141_fu_11019_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[5]_i_1 
       (.I0(reg_1900[5]),
        .I1(x_assign_96_reg_23901[5]),
        .I2(or_ln134_64_fu_10923_p3[6]),
        .I3(x_assign_96_reg_23901[4]),
        .I4(x_assign_99_reg_23939[4]),
        .I5(clefia_s0_U_n_209),
        .O(xor_ln124_141_fu_11019_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[7]_i_1 
       (.I0(clefia_s0_U_n_211),
        .I1(reg_1900[7]),
        .I2(x_assign_99_reg_23939[6]),
        .I3(x_assign_96_reg_23901[6]),
        .I4(x_assign_96_reg_23901[7]),
        .I5(or_ln134_64_fu_10923_p3[0]),
        .O(xor_ln124_141_fu_11019_p2[7]));
  FDRE \xor_ln124_141_reg_23995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[0]),
        .Q(xor_ln124_141_reg_23995[0]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[1]),
        .Q(xor_ln124_141_reg_23995[1]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[2]),
        .Q(xor_ln124_141_reg_23995[2]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[3]),
        .Q(xor_ln124_141_reg_23995[3]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[4]),
        .Q(xor_ln124_141_reg_23995[4]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[5]),
        .Q(xor_ln124_141_reg_23995[5]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[6]),
        .Q(xor_ln124_141_reg_23995[6]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_23995_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11019_p2[7]),
        .Q(xor_ln124_141_reg_23995[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[0]_i_1 
       (.I0(x_assign_99_reg_23939[7]),
        .I1(x_assign_96_reg_23901[7]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(or_ln134_63_fu_10917_p3[1]),
        .I4(\reg_1895_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_550),
        .O(xor_ln124_142_fu_11047_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[1]_i_1 
       (.I0(clefia_s0_U_n_547),
        .I1(x_assign_99_reg_23939[1]),
        .I2(x_assign_97_reg_23907[1]),
        .I3(x_assign_99_reg_23939[0]),
        .I4(x_assign_96_reg_23901[0]),
        .I5(\reg_1895_reg_n_0_[1] ),
        .O(xor_ln124_142_fu_11047_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[2]_i_1 
       (.I0(clefia_s0_U_n_546),
        .I1(\reg_1895_reg_n_0_[2] ),
        .I2(x_assign_99_reg_23939[2]),
        .I3(x_assign_97_reg_23907[2]),
        .I4(or_ln134_66_fu_10935_p3[2]),
        .I5(or_ln134_65_fu_10929_p3[2]),
        .O(xor_ln124_142_fu_11047_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[3]_i_1 
       (.I0(or_ln134_65_fu_10929_p3[3]),
        .I1(or_ln134_66_fu_10935_p3[3]),
        .I2(x_assign_97_reg_23907[3]),
        .I3(x_assign_99_reg_23939[3]),
        .I4(\reg_1895_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_544),
        .O(xor_ln124_142_fu_11047_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[4]_i_1 
       (.I0(or_ln134_63_fu_10917_p3[5]),
        .I1(x_assign_99_reg_23939[4]),
        .I2(or_ln134_66_fu_10935_p3[4]),
        .I3(or_ln134_65_fu_10929_p3[4]),
        .I4(\reg_1895_reg_n_0_[4] ),
        .I5(clefia_s0_U_n_542),
        .O(xor_ln124_142_fu_11047_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[5]_i_1 
       (.I0(or_ln134_63_fu_10917_p3[6]),
        .I1(x_assign_99_reg_23939[5]),
        .I2(x_assign_96_reg_23901[4]),
        .I3(x_assign_99_reg_23939[4]),
        .I4(\reg_1895_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_540),
        .O(xor_ln124_142_fu_11047_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[6]_i_1 
       (.I0(clefia_s0_U_n_538),
        .I1(\reg_1895_reg_n_0_[6] ),
        .I2(x_assign_99_reg_23939[5]),
        .I3(x_assign_96_reg_23901[5]),
        .I4(x_assign_99_reg_23939[6]),
        .I5(or_ln134_63_fu_10917_p3[7]),
        .O(xor_ln124_142_fu_11047_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[7]_i_1 
       (.I0(x_assign_97_reg_23907[7]),
        .I1(x_assign_99_reg_23939[7]),
        .I2(x_assign_96_reg_23901[6]),
        .I3(x_assign_99_reg_23939[6]),
        .I4(\reg_1895_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_181),
        .O(xor_ln124_142_fu_11047_p2[7]));
  FDRE \xor_ln124_142_reg_24000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[0]),
        .Q(xor_ln124_142_reg_24000[0]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[1]),
        .Q(xor_ln124_142_reg_24000[1]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[2]),
        .Q(xor_ln124_142_reg_24000[2]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[3]),
        .Q(xor_ln124_142_reg_24000[3]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[4]),
        .Q(xor_ln124_142_reg_24000[4]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[5]),
        .Q(xor_ln124_142_reg_24000[5]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[6]),
        .Q(xor_ln124_142_reg_24000[6]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_24000_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11047_p2[7]),
        .Q(xor_ln124_142_reg_24000[7]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[0]),
        .Q(xor_ln124_14_reg_22762[0]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[1]),
        .Q(xor_ln124_14_reg_22762[1]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[2]),
        .Q(xor_ln124_14_reg_22762[2]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[3]),
        .Q(xor_ln124_14_reg_22762[3]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[4]),
        .Q(xor_ln124_14_reg_22762[4]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[5]),
        .Q(xor_ln124_14_reg_22762[5]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[6]),
        .Q(xor_ln124_14_reg_22762[6]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_22762_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3065_p2[7]),
        .Q(xor_ln124_14_reg_22762[7]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[0]),
        .Q(xor_ln124_155_reg_24300[0]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[1]),
        .Q(xor_ln124_155_reg_24300[1]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[2]),
        .Q(xor_ln124_155_reg_24300[2]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[3]),
        .Q(xor_ln124_155_reg_24300[3]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[4]),
        .Q(xor_ln124_155_reg_24300[4]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[5]),
        .Q(xor_ln124_155_reg_24300[5]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[6]),
        .Q(xor_ln124_155_reg_24300[6]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_24300_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_13693_p2[7]),
        .Q(xor_ln124_155_reg_24300[7]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[0]),
        .Q(xor_ln124_156_reg_24306[0]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[1]),
        .Q(xor_ln124_156_reg_24306[1]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[2]),
        .Q(xor_ln124_156_reg_24306[2]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[3]),
        .Q(xor_ln124_156_reg_24306[3]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[4]),
        .Q(xor_ln124_156_reg_24306[4]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[5]),
        .Q(xor_ln124_156_reg_24306[5]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[6]),
        .Q(xor_ln124_156_reg_24306[6]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_24306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_13722_p2[7]),
        .Q(xor_ln124_156_reg_24306[7]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[0]),
        .Q(xor_ln124_157_reg_24312[0]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[1]),
        .Q(xor_ln124_157_reg_24312[1]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[2]),
        .Q(xor_ln124_157_reg_24312[2]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[3]),
        .Q(xor_ln124_157_reg_24312[3]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[4]),
        .Q(xor_ln124_157_reg_24312[4]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[5]),
        .Q(xor_ln124_157_reg_24312[5]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[6]),
        .Q(xor_ln124_157_reg_24312[6]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_24312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_13751_p2[7]),
        .Q(xor_ln124_157_reg_24312[7]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[0]),
        .Q(xor_ln124_158_reg_24318[0]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[1]),
        .Q(xor_ln124_158_reg_24318[1]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[2]),
        .Q(xor_ln124_158_reg_24318[2]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[3]),
        .Q(xor_ln124_158_reg_24318[3]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[4]),
        .Q(xor_ln124_158_reg_24318[4]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[5]),
        .Q(xor_ln124_158_reg_24318[5]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[6]),
        .Q(xor_ln124_158_reg_24318[6]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_24318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_13780_p2[7]),
        .Q(xor_ln124_158_reg_24318[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[1]_i_1 
       (.I0(\reg_1842_reg_n_0_[1] ),
        .I1(xor_ln124_123_reg_24025[1]),
        .I2(x_assign_115_reg_24071[7]),
        .I3(or_ln134_75_fu_12061_p3[1]),
        .I4(x_assign_115_reg_24071[1]),
        .I5(x_assign_114_reg_24065[1]),
        .O(xor_ln124_163_fu_12106_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[2]_i_1 
       (.I0(x_assign_115_reg_24071[2]),
        .I1(x_assign_114_reg_24065[2]),
        .I2(xor_ln124_123_reg_24025[2]),
        .I3(\reg_1842_reg_n_0_[2] ),
        .I4(or_ln134_75_fu_12061_p3[2]),
        .I5(or_ln134_76_fu_12067_p3[2]),
        .O(xor_ln124_163_fu_12106_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[4]_i_1 
       (.I0(or_ln134_76_fu_12067_p3[4]),
        .I1(or_ln134_75_fu_12061_p3[4]),
        .I2(or_ln134_76_fu_12067_p3[6]),
        .I3(x_assign_114_reg_24065[4]),
        .I4(\reg_1842_reg_n_0_[4] ),
        .I5(xor_ln124_123_reg_24025[4]),
        .O(xor_ln124_163_fu_12106_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[6]_i_1 
       (.I0(or_ln134_76_fu_12067_p3[6]),
        .I1(or_ln134_75_fu_12061_p3[6]),
        .I2(x_assign_115_reg_24071[6]),
        .I3(x_assign_114_reg_24065[6]),
        .I4(\reg_1842_reg_n_0_[6] ),
        .I5(xor_ln124_123_reg_24025[6]),
        .O(xor_ln124_163_fu_12106_p2[6]));
  FDRE \xor_ln124_163_reg_24133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[0]),
        .Q(xor_ln124_163_reg_24133[0]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[1]),
        .Q(xor_ln124_163_reg_24133[1]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[2]),
        .Q(xor_ln124_163_reg_24133[2]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[3]),
        .Q(xor_ln124_163_reg_24133[3]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[4]),
        .Q(xor_ln124_163_reg_24133[4]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[5]),
        .Q(xor_ln124_163_reg_24133[5]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[6]),
        .Q(xor_ln124_163_reg_24133[6]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_24133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12106_p2[7]),
        .Q(xor_ln124_163_reg_24133[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[0]_i_1 
       (.I0(x_assign_114_reg_24065[0]),
        .I1(x_assign_115_reg_24071[0]),
        .I2(x_assign_117_reg_24087[6]),
        .I3(x_assign_114_reg_24065[6]),
        .I4(xor_ln124_124_reg_24031[0]),
        .I5(reg_1828[0]),
        .O(xor_ln124_164_fu_12133_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[1]_i_1 
       (.I0(x_assign_114_reg_24065[1]),
        .I1(x_assign_115_reg_24071[1]),
        .I2(x_assign_117_reg_24087[7]),
        .I3(x_assign_114_reg_24065[7]),
        .I4(xor_ln124_124_reg_24031[1]),
        .I5(reg_1828[1]),
        .O(xor_ln124_164_fu_12133_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[2]_i_1 
       (.I0(x_assign_115_reg_24071[2]),
        .I1(x_assign_114_reg_24065[2]),
        .I2(reg_1828[2]),
        .I3(xor_ln124_124_reg_24031[2]),
        .I4(or_ln134_77_fu_12073_p3[2]),
        .I5(or_ln134_78_fu_12079_p3[2]),
        .O(xor_ln124_164_fu_12133_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[3]_i_1 
       (.I0(x_assign_115_reg_24071[3]),
        .I1(x_assign_114_reg_24065[3]),
        .I2(reg_1828[3]),
        .I3(xor_ln124_124_reg_24031[3]),
        .I4(or_ln134_77_fu_12073_p3[3]),
        .I5(or_ln134_78_fu_12079_p3[3]),
        .O(xor_ln124_164_fu_12133_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[4]_i_1 
       (.I0(xor_ln124_124_reg_24031[4]),
        .I1(reg_1828[4]),
        .I2(x_assign_114_reg_24065[4]),
        .I3(or_ln134_76_fu_12067_p3[6]),
        .I4(or_ln134_77_fu_12073_p3[4]),
        .I5(or_ln134_78_fu_12079_p3[4]),
        .O(xor_ln124_164_fu_12133_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[5]_i_1 
       (.I0(xor_ln124_124_reg_24031[5]),
        .I1(reg_1828[5]),
        .I2(x_assign_114_reg_24065[5]),
        .I3(or_ln134_76_fu_12067_p3[7]),
        .I4(or_ln134_77_fu_12073_p3[5]),
        .I5(or_ln134_78_fu_12079_p3[5]),
        .O(xor_ln124_164_fu_12133_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[6]_i_1 
       (.I0(xor_ln124_124_reg_24031[6]),
        .I1(reg_1828[6]),
        .I2(x_assign_114_reg_24065[6]),
        .I3(x_assign_115_reg_24071[6]),
        .I4(or_ln134_77_fu_12073_p3[6]),
        .I5(x_assign_114_reg_24065[4]),
        .O(xor_ln124_164_fu_12133_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_24138[7]_i_1 
       (.I0(xor_ln124_124_reg_24031[7]),
        .I1(reg_1828[7]),
        .I2(x_assign_114_reg_24065[7]),
        .I3(x_assign_115_reg_24071[7]),
        .I4(or_ln134_77_fu_12073_p3[7]),
        .I5(x_assign_114_reg_24065[5]),
        .O(xor_ln124_164_fu_12133_p2[7]));
  FDRE \xor_ln124_164_reg_24138_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[0]),
        .Q(xor_ln124_164_reg_24138[0]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[1]),
        .Q(xor_ln124_164_reg_24138[1]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[2]),
        .Q(xor_ln124_164_reg_24138[2]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[3]),
        .Q(xor_ln124_164_reg_24138[3]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[4]),
        .Q(xor_ln124_164_reg_24138[4]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[5]),
        .Q(xor_ln124_164_reg_24138[5]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[6]),
        .Q(xor_ln124_164_reg_24138[6]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_24138_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12133_p2[7]),
        .Q(xor_ln124_164_reg_24138[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[0]_i_1 
       (.I0(xor_ln124_125_reg_24037[0]),
        .I1(reg_1882[0]),
        .I2(or_ln134_75_fu_12061_p3[0]),
        .I3(x_assign_115_reg_24071[6]),
        .I4(x_assign_112_reg_24049[0]),
        .I5(x_assign_117_reg_24087[0]),
        .O(xor_ln124_165_fu_12160_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[1]_i_1 
       (.I0(xor_ln124_125_reg_24037[1]),
        .I1(reg_1882[1]),
        .I2(or_ln134_75_fu_12061_p3[1]),
        .I3(x_assign_115_reg_24071[7]),
        .I4(x_assign_112_reg_24049[1]),
        .I5(x_assign_117_reg_24087[1]),
        .O(xor_ln124_165_fu_12160_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[2]_i_1 
       (.I0(or_ln134_76_fu_12067_p3[2]),
        .I1(or_ln134_75_fu_12061_p3[2]),
        .I2(reg_1882[2]),
        .I3(xor_ln124_125_reg_24037[2]),
        .I4(x_assign_112_reg_24049[2]),
        .I5(x_assign_117_reg_24087[2]),
        .O(xor_ln124_165_fu_12160_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[3]_i_1 
       (.I0(or_ln134_76_fu_12067_p3[3]),
        .I1(or_ln134_75_fu_12061_p3[3]),
        .I2(reg_1882[3]),
        .I3(xor_ln124_125_reg_24037[3]),
        .I4(x_assign_112_reg_24049[3]),
        .I5(x_assign_117_reg_24087[3]),
        .O(xor_ln124_165_fu_12160_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[4]_i_1 
       (.I0(or_ln134_75_fu_12061_p3[4]),
        .I1(or_ln134_76_fu_12067_p3[4]),
        .I2(or_ln134_75_fu_12061_p3[6]),
        .I3(or_ln134_77_fu_12073_p3[6]),
        .I4(xor_ln124_125_reg_24037[4]),
        .I5(reg_1882[4]),
        .O(xor_ln124_165_fu_12160_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[5]_i_1 
       (.I0(or_ln134_75_fu_12061_p3[5]),
        .I1(or_ln134_76_fu_12067_p3[5]),
        .I2(or_ln134_75_fu_12061_p3[7]),
        .I3(or_ln134_77_fu_12073_p3[7]),
        .I4(xor_ln124_125_reg_24037[5]),
        .I5(reg_1882[5]),
        .O(xor_ln124_165_fu_12160_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[6]_i_1 
       (.I0(xor_ln124_125_reg_24037[6]),
        .I1(reg_1882[6]),
        .I2(or_ln134_75_fu_12061_p3[6]),
        .I3(or_ln134_76_fu_12067_p3[6]),
        .I4(or_ln134_75_fu_12061_p3[0]),
        .I5(x_assign_117_reg_24087[6]),
        .O(xor_ln124_165_fu_12160_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_24144[7]_i_1 
       (.I0(xor_ln124_125_reg_24037[7]),
        .I1(reg_1882[7]),
        .I2(or_ln134_75_fu_12061_p3[7]),
        .I3(or_ln134_76_fu_12067_p3[7]),
        .I4(or_ln134_75_fu_12061_p3[1]),
        .I5(x_assign_117_reg_24087[7]),
        .O(xor_ln124_165_fu_12160_p2[7]));
  FDRE \xor_ln124_165_reg_24144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[0]),
        .Q(xor_ln124_165_reg_24144[0]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[1]),
        .Q(xor_ln124_165_reg_24144[1]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[2]),
        .Q(xor_ln124_165_reg_24144[2]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[3]),
        .Q(xor_ln124_165_reg_24144[3]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[4]),
        .Q(xor_ln124_165_reg_24144[4]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[5]),
        .Q(xor_ln124_165_reg_24144[5]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[6]),
        .Q(xor_ln124_165_reg_24144[6]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_24144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12160_p2[7]),
        .Q(xor_ln124_165_reg_24144[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[0]_i_1 
       (.I0(x_assign_112_reg_24049[0]),
        .I1(x_assign_117_reg_24087[0]),
        .I2(x_assign_117_reg_24087[6]),
        .I3(x_assign_114_reg_24065[6]),
        .I4(\reg_1850_reg_n_0_[0] ),
        .I5(xor_ln124_126_reg_24043[0]),
        .O(xor_ln124_166_fu_12187_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[1]_i_1 
       (.I0(x_assign_112_reg_24049[1]),
        .I1(x_assign_117_reg_24087[1]),
        .I2(x_assign_117_reg_24087[7]),
        .I3(x_assign_114_reg_24065[7]),
        .I4(\reg_1850_reg_n_0_[1] ),
        .I5(xor_ln124_126_reg_24043[1]),
        .O(xor_ln124_166_fu_12187_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[2]_i_1 
       (.I0(or_ln134_78_fu_12079_p3[2]),
        .I1(or_ln134_77_fu_12073_p3[2]),
        .I2(xor_ln124_126_reg_24043[2]),
        .I3(\reg_1850_reg_n_0_[2] ),
        .I4(x_assign_112_reg_24049[2]),
        .I5(x_assign_117_reg_24087[2]),
        .O(xor_ln124_166_fu_12187_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[3]_i_1 
       (.I0(or_ln134_78_fu_12079_p3[3]),
        .I1(or_ln134_77_fu_12073_p3[3]),
        .I2(xor_ln124_126_reg_24043[3]),
        .I3(\reg_1850_reg_n_0_[3] ),
        .I4(x_assign_112_reg_24049[3]),
        .I5(x_assign_117_reg_24087[3]),
        .O(xor_ln124_166_fu_12187_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[4]_i_1 
       (.I0(or_ln134_77_fu_12073_p3[6]),
        .I1(or_ln134_75_fu_12061_p3[6]),
        .I2(or_ln134_77_fu_12073_p3[4]),
        .I3(or_ln134_78_fu_12079_p3[4]),
        .I4(xor_ln124_126_reg_24043[4]),
        .I5(\reg_1850_reg_n_0_[4] ),
        .O(xor_ln124_166_fu_12187_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[5]_i_1 
       (.I0(or_ln134_77_fu_12073_p3[7]),
        .I1(or_ln134_75_fu_12061_p3[7]),
        .I2(or_ln134_77_fu_12073_p3[5]),
        .I3(or_ln134_78_fu_12079_p3[5]),
        .I4(xor_ln124_126_reg_24043[5]),
        .I5(\reg_1850_reg_n_0_[5] ),
        .O(xor_ln124_166_fu_12187_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[6]_i_1 
       (.I0(\reg_1850_reg_n_0_[6] ),
        .I1(xor_ln124_126_reg_24043[6]),
        .I2(or_ln134_77_fu_12073_p3[6]),
        .I3(x_assign_114_reg_24065[4]),
        .I4(or_ln134_75_fu_12061_p3[0]),
        .I5(x_assign_117_reg_24087[6]),
        .O(xor_ln124_166_fu_12187_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_24150[7]_i_1 
       (.I0(\reg_1850_reg_n_0_[7] ),
        .I1(xor_ln124_126_reg_24043[7]),
        .I2(or_ln134_77_fu_12073_p3[7]),
        .I3(x_assign_114_reg_24065[5]),
        .I4(or_ln134_75_fu_12061_p3[1]),
        .I5(x_assign_117_reg_24087[7]),
        .O(xor_ln124_166_fu_12187_p2[7]));
  FDRE \xor_ln124_166_reg_24150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[0]),
        .Q(xor_ln124_166_reg_24150[0]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[1]),
        .Q(xor_ln124_166_reg_24150[1]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[2]),
        .Q(xor_ln124_166_reg_24150[2]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[3]),
        .Q(xor_ln124_166_reg_24150[3]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[4]),
        .Q(xor_ln124_166_reg_24150[4]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[5]),
        .Q(xor_ln124_166_reg_24150[5]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[6]),
        .Q(xor_ln124_166_reg_24150[6]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_24150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12187_p2[7]),
        .Q(xor_ln124_166_reg_24150[7]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[0]),
        .Q(xor_ln124_171_reg_24276[0]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[1]),
        .Q(xor_ln124_171_reg_24276[1]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[2]),
        .Q(xor_ln124_171_reg_24276[2]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[3]),
        .Q(xor_ln124_171_reg_24276[3]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[4]),
        .Q(xor_ln124_171_reg_24276[4]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[5]),
        .Q(xor_ln124_171_reg_24276[5]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[6]),
        .Q(xor_ln124_171_reg_24276[6]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_24276_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13240_p2[7]),
        .Q(xor_ln124_171_reg_24276[7]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[0]),
        .Q(xor_ln124_172_reg_24282[0]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[1]),
        .Q(xor_ln124_172_reg_24282[1]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[2]),
        .Q(xor_ln124_172_reg_24282[2]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[3]),
        .Q(xor_ln124_172_reg_24282[3]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[4]),
        .Q(xor_ln124_172_reg_24282[4]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[5]),
        .Q(xor_ln124_172_reg_24282[5]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[6]),
        .Q(xor_ln124_172_reg_24282[6]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_24282_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13269_p2[7]),
        .Q(xor_ln124_172_reg_24282[7]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[0]),
        .Q(xor_ln124_173_reg_24288[0]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[1]),
        .Q(xor_ln124_173_reg_24288[1]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[2]),
        .Q(xor_ln124_173_reg_24288[2]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[3]),
        .Q(xor_ln124_173_reg_24288[3]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[4]),
        .Q(xor_ln124_173_reg_24288[4]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[5]),
        .Q(xor_ln124_173_reg_24288[5]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[6]),
        .Q(xor_ln124_173_reg_24288[6]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_24288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13299_p2[7]),
        .Q(xor_ln124_173_reg_24288[7]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[0]),
        .Q(xor_ln124_174_reg_24294[0]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[1]),
        .Q(xor_ln124_174_reg_24294[1]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[2]),
        .Q(xor_ln124_174_reg_24294[2]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[3]),
        .Q(xor_ln124_174_reg_24294[3]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[4]),
        .Q(xor_ln124_174_reg_24294[4]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_191),
        .Q(xor_ln124_174_reg_24294[5]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[6]),
        .Q(xor_ln124_174_reg_24294[6]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_24294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13328_p2[7]),
        .Q(xor_ln124_174_reg_24294[7]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[0]),
        .Q(xor_ln124_187_reg_24656[0]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[1]),
        .Q(xor_ln124_187_reg_24656[1]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[2]),
        .Q(xor_ln124_187_reg_24656[2]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[3]),
        .Q(xor_ln124_187_reg_24656[3]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[4]),
        .Q(xor_ln124_187_reg_24656[4]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[5]),
        .Q(xor_ln124_187_reg_24656[5]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_308),
        .Q(xor_ln124_187_reg_24656[6]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_24656_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_187_fu_16005_p2[7]),
        .Q(xor_ln124_187_reg_24656[7]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[0]),
        .Q(xor_ln124_188_reg_24662[0]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[1]),
        .Q(xor_ln124_188_reg_24662[1]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[2]),
        .Q(xor_ln124_188_reg_24662[2]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[3]),
        .Q(xor_ln124_188_reg_24662[3]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_297),
        .Q(xor_ln124_188_reg_24662[4]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[5]),
        .Q(xor_ln124_188_reg_24662[5]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[6]),
        .Q(xor_ln124_188_reg_24662[6]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_24662_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_188_fu_16034_p2[7]),
        .Q(xor_ln124_188_reg_24662[7]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[0]),
        .Q(xor_ln124_189_reg_24668[0]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[1]),
        .Q(xor_ln124_189_reg_24668[1]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_253),
        .Q(xor_ln124_189_reg_24668[2]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[3]),
        .Q(xor_ln124_189_reg_24668[3]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[4]),
        .Q(xor_ln124_189_reg_24668[4]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[5]),
        .Q(xor_ln124_189_reg_24668[5]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[6]),
        .Q(xor_ln124_189_reg_24668[6]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_24668_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_189_fu_16063_p2[7]),
        .Q(xor_ln124_189_reg_24668[7]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[0]),
        .Q(xor_ln124_190_reg_24674[0]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_242),
        .Q(xor_ln124_190_reg_24674[1]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[2]),
        .Q(xor_ln124_190_reg_24674[2]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_240),
        .Q(xor_ln124_190_reg_24674[3]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[4]),
        .Q(xor_ln124_190_reg_24674[4]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[5]),
        .Q(xor_ln124_190_reg_24674[5]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[6]),
        .Q(xor_ln124_190_reg_24674[6]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_24674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_190_fu_16092_p2[7]),
        .Q(xor_ln124_190_reg_24674[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[1]_i_1 
       (.I0(\reg_1834_reg_n_0_[1] ),
        .I1(xor_ln124_155_reg_24300[1]),
        .I2(x_assign_139_reg_24371[7]),
        .I3(or_ln134_91_fu_14456_p3[1]),
        .I4(x_assign_138_reg_24365[1]),
        .I5(x_assign_139_reg_24371[1]),
        .O(xor_ln124_195_fu_14501_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[2]_i_1 
       (.I0(or_ln134_91_fu_14456_p3[2]),
        .I1(or_ln134_92_fu_14462_p3[2]),
        .I2(xor_ln124_155_reg_24300[2]),
        .I3(\reg_1834_reg_n_0_[2] ),
        .I4(x_assign_139_reg_24371[2]),
        .I5(x_assign_138_reg_24365[2]),
        .O(xor_ln124_195_fu_14501_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[6]_i_1 
       (.I0(or_ln134_92_fu_14462_p3[6]),
        .I1(or_ln134_91_fu_14456_p3[6]),
        .I2(x_assign_139_reg_24371[6]),
        .I3(x_assign_138_reg_24365[6]),
        .I4(\reg_1834_reg_n_0_[6] ),
        .I5(xor_ln124_155_reg_24300[6]),
        .O(xor_ln124_195_fu_14501_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[7]_i_1 
       (.I0(or_ln134_92_fu_14462_p3[7]),
        .I1(or_ln134_91_fu_14456_p3[7]),
        .I2(x_assign_139_reg_24371[7]),
        .I3(x_assign_138_reg_24365[7]),
        .I4(\reg_1834_reg_n_0_[7] ),
        .I5(xor_ln124_155_reg_24300[7]),
        .O(xor_ln124_195_fu_14501_p2[7]));
  FDRE \xor_ln124_195_reg_24444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[0]),
        .Q(xor_ln124_195_reg_24444[0]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[1]),
        .Q(xor_ln124_195_reg_24444[1]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[2]),
        .Q(xor_ln124_195_reg_24444[2]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[3]),
        .Q(xor_ln124_195_reg_24444[3]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[4]),
        .Q(xor_ln124_195_reg_24444[4]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[5]),
        .Q(xor_ln124_195_reg_24444[5]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[6]),
        .Q(xor_ln124_195_reg_24444[6]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_24444_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_195_fu_14501_p2[7]),
        .Q(xor_ln124_195_reg_24444[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[0]_i_1 
       (.I0(reg_1828[0]),
        .I1(xor_ln124_156_reg_24306[0]),
        .I2(x_assign_138_reg_24365[6]),
        .I3(or_ln134_93_fu_14468_p3[0]),
        .I4(x_assign_138_reg_24365[0]),
        .I5(x_assign_139_reg_24371[0]),
        .O(xor_ln124_196_fu_14528_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[2]_i_1 
       (.I0(or_ln134_93_fu_14468_p3[2]),
        .I1(or_ln134_94_fu_14474_p3[2]),
        .I2(xor_ln124_156_reg_24306[2]),
        .I3(reg_1828[2]),
        .I4(x_assign_139_reg_24371[2]),
        .I5(x_assign_138_reg_24365[2]),
        .O(xor_ln124_196_fu_14528_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[4]_i_1 
       (.I0(or_ln134_93_fu_14468_p3[4]),
        .I1(or_ln134_94_fu_14474_p3[4]),
        .I2(or_ln134_92_fu_14462_p3[6]),
        .I3(x_assign_138_reg_24365[4]),
        .I4(reg_1828[4]),
        .I5(xor_ln124_156_reg_24306[4]),
        .O(xor_ln124_196_fu_14528_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[6]_i_1 
       (.I0(x_assign_138_reg_24365[4]),
        .I1(or_ln134_93_fu_14468_p3[6]),
        .I2(x_assign_139_reg_24371[6]),
        .I3(x_assign_138_reg_24365[6]),
        .I4(reg_1828[6]),
        .I5(xor_ln124_156_reg_24306[6]),
        .O(xor_ln124_196_fu_14528_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[7]_i_1 
       (.I0(x_assign_138_reg_24365[5]),
        .I1(or_ln134_93_fu_14468_p3[7]),
        .I2(x_assign_139_reg_24371[7]),
        .I3(x_assign_138_reg_24365[7]),
        .I4(reg_1828[7]),
        .I5(xor_ln124_156_reg_24306[7]),
        .O(xor_ln124_196_fu_14528_p2[7]));
  FDRE \xor_ln124_196_reg_24449_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[0]),
        .Q(xor_ln124_196_reg_24449[0]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[1]),
        .Q(xor_ln124_196_reg_24449[1]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[2]),
        .Q(xor_ln124_196_reg_24449[2]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[3]),
        .Q(xor_ln124_196_reg_24449[3]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[4]),
        .Q(xor_ln124_196_reg_24449[4]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[5]),
        .Q(xor_ln124_196_reg_24449[5]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[6]),
        .Q(xor_ln124_196_reg_24449[6]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_24449_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_196_fu_14528_p2[7]),
        .Q(xor_ln124_196_reg_24449[7]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[0]),
        .Q(xor_ln124_197_reg_24454[0]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[1]),
        .Q(xor_ln124_197_reg_24454[1]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[2]),
        .Q(xor_ln124_197_reg_24454[2]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_94),
        .Q(xor_ln124_197_reg_24454[3]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[4]),
        .Q(xor_ln124_197_reg_24454[4]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[5]),
        .Q(xor_ln124_197_reg_24454[5]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_91),
        .Q(xor_ln124_197_reg_24454[6]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_24454_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_197_fu_14555_p2[7]),
        .Q(xor_ln124_197_reg_24454[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[0]_i_1 
       (.I0(\reg_1850_reg_n_0_[0] ),
        .I1(xor_ln124_158_reg_24318[0]),
        .I2(x_assign_138_reg_24365[6]),
        .I3(or_ln134_93_fu_14468_p3[0]),
        .I4(x_assign_136_reg_24349[0]),
        .I5(x_assign_141_reg_24387[0]),
        .O(xor_ln124_198_fu_14582_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[1]_i_1 
       (.I0(\reg_1850_reg_n_0_[1] ),
        .I1(xor_ln124_158_reg_24318[1]),
        .I2(x_assign_138_reg_24365[7]),
        .I3(or_ln134_93_fu_14468_p3[1]),
        .I4(x_assign_136_reg_24349[1]),
        .I5(x_assign_141_reg_24387[1]),
        .O(xor_ln124_198_fu_14582_p2[1]));
  FDRE \xor_ln124_198_reg_24459_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[0]),
        .Q(xor_ln124_198_reg_24459[0]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[1]),
        .Q(xor_ln124_198_reg_24459[1]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[2]),
        .Q(xor_ln124_198_reg_24459[2]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[3]),
        .Q(xor_ln124_198_reg_24459[3]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[4]),
        .Q(xor_ln124_198_reg_24459[4]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[5]),
        .Q(xor_ln124_198_reg_24459[5]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[6]),
        .Q(xor_ln124_198_reg_24459[6]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_24459_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_198_fu_14582_p2[7]),
        .Q(xor_ln124_198_reg_24459[7]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[0]),
        .Q(xor_ln124_19_reg_22804[0]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[1]),
        .Q(xor_ln124_19_reg_22804[1]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[2]),
        .Q(xor_ln124_19_reg_22804[2]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[3]),
        .Q(xor_ln124_19_reg_22804[3]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(control_s_axi_U_n_43),
        .Q(xor_ln124_19_reg_22804[4]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(control_s_axi_U_n_42),
        .Q(xor_ln124_19_reg_22804[5]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[6]),
        .Q(xor_ln124_19_reg_22804[6]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_22804_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3234_p2[7]),
        .Q(xor_ln124_19_reg_22804[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[3]_i_1 
       (.I0(clefia_s1_U_n_364),
        .I1(reg_1871[3]),
        .I2(x_assign_144_reg_24532[3]),
        .I3(x_assign_146_reg_24554[3]),
        .I4(or_ln134_96_fu_15472_p3[3]),
        .I5(or_ln134_95_fu_15466_p3[3]),
        .O(xor_ln124_203_fu_15512_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[5]_i_1 
       (.I0(or_ln134_96_fu_15472_p3[5]),
        .I1(or_ln134_95_fu_15466_p3[5]),
        .I2(x_assign_144_reg_24532[5]),
        .I3(or_ln134_96_fu_15472_p3[6]),
        .I4(reg_1871[5]),
        .I5(clefia_s1_U_n_552),
        .O(xor_ln124_203_fu_15512_p2[5]));
  FDRE \xor_ln124_203_reg_24616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[0]),
        .Q(xor_ln124_203_reg_24616[0]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[1]),
        .Q(xor_ln124_203_reg_24616[1]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[2]),
        .Q(xor_ln124_203_reg_24616[2]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[3]),
        .Q(xor_ln124_203_reg_24616[3]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[4]),
        .Q(xor_ln124_203_reg_24616[4]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[5]),
        .Q(xor_ln124_203_reg_24616[5]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[6]),
        .Q(xor_ln124_203_reg_24616[6]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_24616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_203_fu_15512_p2[7]),
        .Q(xor_ln124_203_reg_24616[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[1]_i_1 
       (.I0(reg_1858[1]),
        .I1(or_ln134_95_fu_15466_p3[1]),
        .I2(or_ln134_96_fu_15472_p3[1]),
        .I3(x_assign_147_reg_24570[1]),
        .I4(x_assign_145_reg_24538[1]),
        .I5(clefia_s0_U_n_561),
        .O(xor_ln124_204_fu_15540_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_24621[2]_i_1 
       (.I0(or_ln134_95_fu_15466_p3[2]),
        .I1(or_ln134_96_fu_15472_p3[2]),
        .I2(x_assign_147_reg_24570[2]),
        .I3(x_assign_145_reg_24538[2]),
        .I4(reg_1858[2]),
        .I5(clefia_s0_U_n_559),
        .O(xor_ln124_204_fu_15540_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[4]_i_1 
       (.I0(or_ln134_95_fu_15466_p3[4]),
        .I1(or_ln134_96_fu_15472_p3[4]),
        .I2(x_assign_147_reg_24570[4]),
        .I3(or_ln134_95_fu_15466_p3[5]),
        .I4(reg_1858[4]),
        .I5(clefia_s0_U_n_555),
        .O(xor_ln124_204_fu_15540_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[6]_i_1 
       (.I0(or_ln134_96_fu_15472_p3[6]),
        .I1(or_ln134_95_fu_15466_p3[6]),
        .I2(x_assign_147_reg_24570[6]),
        .I3(or_ln134_95_fu_15466_p3[7]),
        .I4(reg_1858[6]),
        .I5(clefia_s0_U_n_552),
        .O(xor_ln124_204_fu_15540_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[7]_i_1 
       (.I0(or_ln134_96_fu_15472_p3[7]),
        .I1(or_ln134_95_fu_15466_p3[7]),
        .I2(x_assign_147_reg_24570[7]),
        .I3(or_ln134_95_fu_15466_p3[0]),
        .I4(reg_1858[7]),
        .I5(clefia_s0_U_n_468),
        .O(xor_ln124_204_fu_15540_p2[7]));
  FDRE \xor_ln124_204_reg_24621_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[0]),
        .Q(xor_ln124_204_reg_24621[0]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[1]),
        .Q(xor_ln124_204_reg_24621[1]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[2]),
        .Q(xor_ln124_204_reg_24621[2]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[3]),
        .Q(xor_ln124_204_reg_24621[3]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[4]),
        .Q(xor_ln124_204_reg_24621[4]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[5]),
        .Q(xor_ln124_204_reg_24621[5]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[6]),
        .Q(xor_ln124_204_reg_24621[6]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_24621_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15540_p2[7]),
        .Q(xor_ln124_204_reg_24621[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[0]_i_1 
       (.I0(clefia_s1_U_n_367),
        .I1(\reg_1877_reg_n_0_[0] ),
        .I2(x_assign_144_reg_24532[7]),
        .I3(x_assign_147_reg_24570[7]),
        .I4(x_assign_144_reg_24532[0]),
        .I5(or_ln134_96_fu_15472_p3[1]),
        .O(xor_ln124_205_fu_15568_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[1]_i_1 
       (.I0(x_assign_144_reg_24532[1]),
        .I1(x_assign_146_reg_24554[1]),
        .I2(x_assign_147_reg_24570[0]),
        .I3(x_assign_144_reg_24532[0]),
        .I4(\reg_1877_reg_n_0_[1] ),
        .I5(clefia_s1_U_n_366),
        .O(xor_ln124_205_fu_15568_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[2]_i_1 
       (.I0(clefia_s1_U_n_365),
        .I1(\reg_1877_reg_n_0_[2] ),
        .I2(or_ln134_97_fu_15478_p3[2]),
        .I3(or_ln134_98_fu_15484_p3[2]),
        .I4(x_assign_146_reg_24554[2]),
        .I5(x_assign_144_reg_24532[2]),
        .O(xor_ln124_205_fu_15568_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[3]_i_1 
       (.I0(x_assign_144_reg_24532[3]),
        .I1(x_assign_146_reg_24554[3]),
        .I2(or_ln134_98_fu_15484_p3[3]),
        .I3(or_ln134_97_fu_15478_p3[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_532),
        .O(xor_ln124_205_fu_15568_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[4]_i_1 
       (.I0(clefia_s1_U_n_363),
        .I1(or_ln134_97_fu_15478_p3[4]),
        .I2(or_ln134_98_fu_15484_p3[4]),
        .I3(or_ln134_96_fu_15472_p3[5]),
        .I4(x_assign_144_reg_24532[4]),
        .I5(\reg_1877_reg_n_0_[4] ),
        .O(xor_ln124_205_fu_15568_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[5]_i_1 
       (.I0(or_ln134_96_fu_15472_p3[6]),
        .I1(x_assign_144_reg_24532[5]),
        .I2(x_assign_147_reg_24570[4]),
        .I3(x_assign_144_reg_24532[4]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_531),
        .O(xor_ln124_205_fu_15568_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[6]_i_1 
       (.I0(clefia_s1_U_n_355),
        .I1(\reg_1877_reg_n_0_[6] ),
        .I2(x_assign_144_reg_24532[5]),
        .I3(x_assign_147_reg_24570[5]),
        .I4(x_assign_144_reg_24532[6]),
        .I5(or_ln134_96_fu_15472_p3[7]),
        .O(xor_ln124_205_fu_15568_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[7]_i_1 
       (.I0(x_assign_146_reg_24554[7]),
        .I1(x_assign_144_reg_24532[7]),
        .I2(x_assign_147_reg_24570[6]),
        .I3(x_assign_144_reg_24532[6]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_354),
        .O(xor_ln124_205_fu_15568_p2[7]));
  FDRE \xor_ln124_205_reg_24626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[0]),
        .Q(xor_ln124_205_reg_24626[0]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[1]),
        .Q(xor_ln124_205_reg_24626[1]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[2]),
        .Q(xor_ln124_205_reg_24626[2]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[3]),
        .Q(xor_ln124_205_reg_24626[3]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[4]),
        .Q(xor_ln124_205_reg_24626[4]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[5]),
        .Q(xor_ln124_205_reg_24626[5]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[6]),
        .Q(xor_ln124_205_reg_24626[6]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_24626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_205_fu_15568_p2[7]),
        .Q(xor_ln124_205_reg_24626[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[0]_i_1 
       (.I0(clefia_s0_U_n_393),
        .I1(reg_1882[0]),
        .I2(x_assign_144_reg_24532[7]),
        .I3(x_assign_147_reg_24570[7]),
        .I4(x_assign_147_reg_24570[0]),
        .I5(or_ln134_95_fu_15466_p3[1]),
        .O(xor_ln124_206_fu_15596_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[2]_i_1 
       (.I0(x_assign_145_reg_24538[2]),
        .I1(x_assign_147_reg_24570[2]),
        .I2(or_ln134_98_fu_15484_p3[2]),
        .I3(or_ln134_97_fu_15478_p3[2]),
        .I4(reg_1882[2]),
        .I5(clefia_s0_U_n_558),
        .O(xor_ln124_206_fu_15596_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[3]_i_1 
       (.I0(x_assign_145_reg_24538[3]),
        .I1(x_assign_147_reg_24570[3]),
        .I2(or_ln134_98_fu_15484_p3[3]),
        .I3(or_ln134_97_fu_15478_p3[3]),
        .I4(reg_1882[3]),
        .I5(clefia_s0_U_n_556),
        .O(xor_ln124_206_fu_15596_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[4]_i_1 
       (.I0(reg_1882[4]),
        .I1(x_assign_147_reg_24570[4]),
        .I2(or_ln134_95_fu_15466_p3[5]),
        .I3(or_ln134_98_fu_15484_p3[4]),
        .I4(or_ln134_97_fu_15478_p3[4]),
        .I5(clefia_s0_U_n_391),
        .O(xor_ln124_206_fu_15596_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[5]_i_1 
       (.I0(x_assign_144_reg_24532[4]),
        .I1(x_assign_147_reg_24570[4]),
        .I2(or_ln134_95_fu_15466_p3[6]),
        .I3(x_assign_147_reg_24570[5]),
        .I4(reg_1882[5]),
        .I5(clefia_s0_U_n_390),
        .O(xor_ln124_206_fu_15596_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[6]_i_1 
       (.I0(x_assign_144_reg_24532[5]),
        .I1(x_assign_147_reg_24570[5]),
        .I2(x_assign_147_reg_24570[6]),
        .I3(or_ln134_95_fu_15466_p3[7]),
        .I4(reg_1882[6]),
        .I5(clefia_s0_U_n_553),
        .O(xor_ln124_206_fu_15596_p2[6]));
  FDRE \xor_ln124_206_reg_24631_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[0]),
        .Q(xor_ln124_206_reg_24631[0]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[1]),
        .Q(xor_ln124_206_reg_24631[1]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[2]),
        .Q(xor_ln124_206_reg_24631[2]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[3]),
        .Q(xor_ln124_206_reg_24631[3]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[4]),
        .Q(xor_ln124_206_reg_24631[4]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[5]),
        .Q(xor_ln124_206_reg_24631[5]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[6]),
        .Q(xor_ln124_206_reg_24631[6]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_24631_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15596_p2[7]),
        .Q(xor_ln124_206_reg_24631[7]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[0]),
        .Q(xor_ln124_20_reg_22846[0]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[1]),
        .Q(xor_ln124_20_reg_22846[1]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[2]),
        .Q(xor_ln124_20_reg_22846[2]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[3]),
        .Q(xor_ln124_20_reg_22846[3]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[4]),
        .Q(xor_ln124_20_reg_22846[4]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(control_s_axi_U_n_50),
        .Q(xor_ln124_20_reg_22846[5]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[6]),
        .Q(xor_ln124_20_reg_22846[6]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_22846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_3403_p2[7]),
        .Q(xor_ln124_20_reg_22846[7]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[0]),
        .Q(xor_ln124_21_reg_22889[0]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[1]),
        .Q(xor_ln124_21_reg_22889[1]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[2]),
        .Q(xor_ln124_21_reg_22889[2]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[3]),
        .Q(xor_ln124_21_reg_22889[3]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[4]),
        .Q(xor_ln124_21_reg_22889[4]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[5]),
        .Q(xor_ln124_21_reg_22889[5]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[6]),
        .Q(xor_ln124_21_reg_22889[6]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_22889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_3630_p2[7]),
        .Q(xor_ln124_21_reg_22889[7]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[0]),
        .Q(xor_ln124_220_reg_24998[0]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_324),
        .Q(xor_ln124_220_reg_24998[1]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[2]),
        .Q(xor_ln124_220_reg_24998[2]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[3]),
        .Q(xor_ln124_220_reg_24998[3]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_321),
        .Q(xor_ln124_220_reg_24998[4]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[5]),
        .Q(xor_ln124_220_reg_24998[5]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[6]),
        .Q(xor_ln124_220_reg_24998[6]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_24998_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_220_fu_18306_p2[7]),
        .Q(xor_ln124_220_reg_24998[7]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[0]),
        .Q(xor_ln124_221_reg_25004[0]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[1]),
        .Q(xor_ln124_221_reg_25004[1]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_229),
        .Q(xor_ln124_221_reg_25004[2]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[3]),
        .Q(xor_ln124_221_reg_25004[3]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[4]),
        .Q(xor_ln124_221_reg_25004[4]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[5]),
        .Q(xor_ln124_221_reg_25004[5]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[6]),
        .Q(xor_ln124_221_reg_25004[6]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_25004_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_221_fu_18335_p2[7]),
        .Q(xor_ln124_221_reg_25004[7]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[0]),
        .Q(xor_ln124_222_reg_25010[0]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_218),
        .Q(xor_ln124_222_reg_25010[1]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[2]),
        .Q(xor_ln124_222_reg_25010[2]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_216),
        .Q(xor_ln124_222_reg_25010[3]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[4]),
        .Q(xor_ln124_222_reg_25010[4]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[5]),
        .Q(xor_ln124_222_reg_25010[5]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[6]),
        .Q(xor_ln124_222_reg_25010[6]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_25010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_222_fu_18364_p2[7]),
        .Q(xor_ln124_222_reg_25010[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[0]_i_1 
       (.I0(reg_1858[0]),
        .I1(xor_ln124_187_reg_24656[0]),
        .I2(x_assign_163_reg_24702[6]),
        .I3(or_ln134_107_fu_16610_p3[0]),
        .I4(x_assign_162_reg_24696[0]),
        .I5(x_assign_163_reg_24702[0]),
        .O(xor_ln124_227_fu_16655_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[1]_i_1 
       (.I0(reg_1858[1]),
        .I1(xor_ln124_187_reg_24656[1]),
        .I2(x_assign_163_reg_24702[7]),
        .I3(or_ln134_107_fu_16610_p3[1]),
        .I4(x_assign_162_reg_24696[1]),
        .I5(x_assign_163_reg_24702[1]),
        .O(xor_ln124_227_fu_16655_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[3]_i_1 
       (.I0(x_assign_162_reg_24696[3]),
        .I1(x_assign_163_reg_24702[3]),
        .I2(xor_ln124_187_reg_24656[3]),
        .I3(reg_1858[3]),
        .I4(or_ln134_108_fu_16616_p3[3]),
        .I5(or_ln134_107_fu_16610_p3[3]),
        .O(xor_ln124_227_fu_16655_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[4]_i_1 
       (.I0(or_ln134_107_fu_16610_p3[4]),
        .I1(or_ln134_108_fu_16616_p3[4]),
        .I2(or_ln134_108_fu_16616_p3[6]),
        .I3(x_assign_162_reg_24696[4]),
        .I4(reg_1858[4]),
        .I5(xor_ln124_187_reg_24656[4]),
        .O(xor_ln124_227_fu_16655_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[7]_i_1 
       (.I0(or_ln134_108_fu_16616_p3[7]),
        .I1(or_ln134_107_fu_16610_p3[7]),
        .I2(x_assign_163_reg_24702[7]),
        .I3(x_assign_162_reg_24696[7]),
        .I4(reg_1858[7]),
        .I5(xor_ln124_187_reg_24656[7]),
        .O(xor_ln124_227_fu_16655_p2[7]));
  FDRE \xor_ln124_227_reg_24764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[0]),
        .Q(xor_ln124_227_reg_24764[0]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[1]),
        .Q(xor_ln124_227_reg_24764[1]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[2]),
        .Q(xor_ln124_227_reg_24764[2]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[3]),
        .Q(xor_ln124_227_reg_24764[3]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[4]),
        .Q(xor_ln124_227_reg_24764[4]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[5]),
        .Q(xor_ln124_227_reg_24764[5]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[6]),
        .Q(xor_ln124_227_reg_24764[6]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_24764_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_16655_p2[7]),
        .Q(xor_ln124_227_reg_24764[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[0]_i_1 
       (.I0(reg_1864[0]),
        .I1(xor_ln124_188_reg_24662[0]),
        .I2(x_assign_162_reg_24696[6]),
        .I3(or_ln134_109_fu_16622_p3[0]),
        .I4(x_assign_162_reg_24696[0]),
        .I5(x_assign_163_reg_24702[0]),
        .O(xor_ln124_228_fu_16682_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[2]_i_1 
       (.I0(or_ln134_110_fu_16628_p3[2]),
        .I1(or_ln134_109_fu_16622_p3[2]),
        .I2(x_assign_162_reg_24696[2]),
        .I3(x_assign_163_reg_24702[2]),
        .I4(reg_1864[2]),
        .I5(xor_ln124_188_reg_24662[2]),
        .O(xor_ln124_228_fu_16682_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[6]_i_1 
       (.I0(x_assign_162_reg_24696[4]),
        .I1(or_ln134_109_fu_16622_p3[6]),
        .I2(x_assign_163_reg_24702[6]),
        .I3(x_assign_162_reg_24696[6]),
        .I4(reg_1864[6]),
        .I5(xor_ln124_188_reg_24662[6]),
        .O(xor_ln124_228_fu_16682_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[7]_i_1 
       (.I0(x_assign_162_reg_24696[5]),
        .I1(or_ln134_109_fu_16622_p3[7]),
        .I2(x_assign_163_reg_24702[7]),
        .I3(x_assign_162_reg_24696[7]),
        .I4(reg_1864[7]),
        .I5(xor_ln124_188_reg_24662[7]),
        .O(xor_ln124_228_fu_16682_p2[7]));
  FDRE \xor_ln124_228_reg_24769_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[0]),
        .Q(xor_ln124_228_reg_24769[0]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[1]),
        .Q(xor_ln124_228_reg_24769[1]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[2]),
        .Q(xor_ln124_228_reg_24769[2]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[3]),
        .Q(xor_ln124_228_reg_24769[3]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[4]),
        .Q(xor_ln124_228_reg_24769[4]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[5]),
        .Q(xor_ln124_228_reg_24769[5]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[6]),
        .Q(xor_ln124_228_reg_24769[6]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_24769_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_16682_p2[7]),
        .Q(xor_ln124_228_reg_24769[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[3]_i_1 
       (.I0(x_assign_165_reg_24718[3]),
        .I1(x_assign_160_reg_24680[3]),
        .I2(xor_ln124_189_reg_24668[3]),
        .I3(reg_1882[3]),
        .I4(or_ln134_108_fu_16616_p3[3]),
        .I5(or_ln134_107_fu_16610_p3[3]),
        .O(xor_ln124_229_fu_16709_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[5]_i_1 
       (.I0(reg_1882[5]),
        .I1(xor_ln124_189_reg_24668[5]),
        .I2(or_ln134_107_fu_16610_p3[7]),
        .I3(or_ln134_109_fu_16622_p3[7]),
        .I4(or_ln134_107_fu_16610_p3[5]),
        .I5(or_ln134_108_fu_16616_p3[5]),
        .O(xor_ln124_229_fu_16709_p2[5]));
  FDRE \xor_ln124_229_reg_24774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[0]),
        .Q(xor_ln124_229_reg_24774[0]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[1]),
        .Q(xor_ln124_229_reg_24774[1]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[2]),
        .Q(xor_ln124_229_reg_24774[2]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[3]),
        .Q(xor_ln124_229_reg_24774[3]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[4]),
        .Q(xor_ln124_229_reg_24774[4]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[5]),
        .Q(xor_ln124_229_reg_24774[5]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[6]),
        .Q(xor_ln124_229_reg_24774[6]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_24774_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_16709_p2[7]),
        .Q(xor_ln124_229_reg_24774[7]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[0]),
        .Q(xor_ln124_22_reg_22946[0]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[1]),
        .Q(xor_ln124_22_reg_22946[1]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[2]),
        .Q(xor_ln124_22_reg_22946[2]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[3]),
        .Q(xor_ln124_22_reg_22946[3]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[4]),
        .Q(xor_ln124_22_reg_22946[4]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[5]),
        .Q(xor_ln124_22_reg_22946[5]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[6]),
        .Q(xor_ln124_22_reg_22946[6]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_22946_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_3850_p2[7]),
        .Q(xor_ln124_22_reg_22946[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[2]_i_1 
       (.I0(x_assign_165_reg_24718[2]),
        .I1(x_assign_160_reg_24680[2]),
        .I2(or_ln134_110_fu_16628_p3[2]),
        .I3(or_ln134_109_fu_16622_p3[2]),
        .I4(reg_1871[2]),
        .I5(xor_ln124_190_reg_24674[2]),
        .O(xor_ln124_230_fu_16736_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[3]_i_1 
       (.I0(x_assign_165_reg_24718[3]),
        .I1(x_assign_160_reg_24680[3]),
        .I2(reg_1871[3]),
        .I3(xor_ln124_190_reg_24674[3]),
        .I4(or_ln134_109_fu_16622_p3[3]),
        .I5(or_ln134_110_fu_16628_p3[3]),
        .O(xor_ln124_230_fu_16736_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[4]_i_1 
       (.I0(reg_1871[4]),
        .I1(xor_ln124_190_reg_24674[4]),
        .I2(or_ln134_107_fu_16610_p3[6]),
        .I3(or_ln134_109_fu_16622_p3[6]),
        .I4(or_ln134_110_fu_16628_p3[4]),
        .I5(or_ln134_109_fu_16622_p3[4]),
        .O(xor_ln124_230_fu_16736_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[6]_i_1 
       (.I0(x_assign_162_reg_24696[4]),
        .I1(or_ln134_109_fu_16622_p3[6]),
        .I2(or_ln134_107_fu_16610_p3[0]),
        .I3(or_ln134_109_fu_16622_p3[0]),
        .I4(reg_1871[6]),
        .I5(xor_ln124_190_reg_24674[6]),
        .O(xor_ln124_230_fu_16736_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[7]_i_1 
       (.I0(x_assign_162_reg_24696[5]),
        .I1(or_ln134_109_fu_16622_p3[7]),
        .I2(or_ln134_107_fu_16610_p3[1]),
        .I3(or_ln134_109_fu_16622_p3[1]),
        .I4(reg_1871[7]),
        .I5(xor_ln124_190_reg_24674[7]),
        .O(xor_ln124_230_fu_16736_p2[7]));
  FDRE \xor_ln124_230_reg_24779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[0]),
        .Q(xor_ln124_230_reg_24779[0]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[1]),
        .Q(xor_ln124_230_reg_24779[1]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[2]),
        .Q(xor_ln124_230_reg_24779[2]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[3]),
        .Q(xor_ln124_230_reg_24779[3]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[4]),
        .Q(xor_ln124_230_reg_24779[4]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[5]),
        .Q(xor_ln124_230_reg_24779[5]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[6]),
        .Q(xor_ln124_230_reg_24779[6]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_24779_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_16736_p2[7]),
        .Q(xor_ln124_230_reg_24779[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[0]_i_1 
       (.I0(or_ln134_112_fu_17744_p3[1]),
        .I1(x_assign_168_reg_24868[0]),
        .I2(or_ln134_111_fu_17738_p3[0]),
        .I3(x_assign_170_reg_24890[7]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_516),
        .O(xor_ln124_235_fu_17784_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[2]_i_1 
       (.I0(or_ln134_111_fu_17738_p3[2]),
        .I1(or_ln134_112_fu_17744_p3[2]),
        .I2(x_assign_170_reg_24890[2]),
        .I3(x_assign_168_reg_24868[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_514),
        .O(xor_ln124_235_fu_17784_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[5]_i_1 
       (.I0(or_ln134_112_fu_17744_p3[5]),
        .I1(or_ln134_111_fu_17738_p3[5]),
        .I2(x_assign_168_reg_24868[5]),
        .I3(or_ln134_112_fu_17744_p3[6]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_511),
        .O(xor_ln124_235_fu_17784_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[7]_i_1 
       (.I0(x_assign_170_reg_24890[7]),
        .I1(x_assign_168_reg_24868[7]),
        .I2(or_ln134_111_fu_17738_p3[7]),
        .I3(or_ln134_112_fu_17744_p3[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_509),
        .O(xor_ln124_235_fu_17784_p2[7]));
  FDRE \xor_ln124_235_reg_24952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[0]),
        .Q(xor_ln124_235_reg_24952[0]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[1]),
        .Q(xor_ln124_235_reg_24952[1]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[2]),
        .Q(xor_ln124_235_reg_24952[2]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[3]),
        .Q(xor_ln124_235_reg_24952[3]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[4]),
        .Q(xor_ln124_235_reg_24952[4]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[5]),
        .Q(xor_ln124_235_reg_24952[5]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[6]),
        .Q(xor_ln124_235_reg_24952[6]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_24952_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_235_fu_17784_p2[7]),
        .Q(xor_ln124_235_reg_24952[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[0]_i_1 
       (.I0(\reg_1895_reg_n_0_[0] ),
        .I1(or_ln134_111_fu_17738_p3[0]),
        .I2(x_assign_170_reg_24890[7]),
        .I3(x_assign_171_reg_24906[0]),
        .I4(or_ln134_111_fu_17738_p3[1]),
        .I5(clefia_s1_U_n_515),
        .O(xor_ln124_236_fu_17812_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[2]_i_1 
       (.I0(or_ln134_111_fu_17738_p3[2]),
        .I1(or_ln134_112_fu_17744_p3[2]),
        .I2(x_assign_171_reg_24906[2]),
        .I3(x_assign_169_reg_24874[2]),
        .I4(\reg_1895_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_500),
        .O(xor_ln124_236_fu_17812_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[4]_i_1 
       (.I0(or_ln134_111_fu_17738_p3[4]),
        .I1(or_ln134_112_fu_17744_p3[4]),
        .I2(x_assign_171_reg_24906[4]),
        .I3(or_ln134_111_fu_17738_p3[5]),
        .I4(\reg_1895_reg_n_0_[4] ),
        .I5(clefia_s1_U_n_506),
        .O(xor_ln124_236_fu_17812_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[5]_i_1 
       (.I0(or_ln134_111_fu_17738_p3[6]),
        .I1(x_assign_171_reg_24906[5]),
        .I2(or_ln134_111_fu_17738_p3[5]),
        .I3(or_ln134_112_fu_17744_p3[5]),
        .I4(\reg_1895_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_494),
        .O(xor_ln124_236_fu_17812_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[6]_i_1 
       (.I0(or_ln134_112_fu_17744_p3[6]),
        .I1(or_ln134_111_fu_17738_p3[6]),
        .I2(x_assign_171_reg_24906[6]),
        .I3(or_ln134_111_fu_17738_p3[7]),
        .I4(\reg_1895_reg_n_0_[6] ),
        .I5(clefia_s1_U_n_501),
        .O(xor_ln124_236_fu_17812_p2[6]));
  FDRE \xor_ln124_236_reg_24957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[0]),
        .Q(xor_ln124_236_reg_24957[0]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[1]),
        .Q(xor_ln124_236_reg_24957[1]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[2]),
        .Q(xor_ln124_236_reg_24957[2]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[3]),
        .Q(xor_ln124_236_reg_24957[3]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[4]),
        .Q(xor_ln124_236_reg_24957[4]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[5]),
        .Q(xor_ln124_236_reg_24957[5]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[6]),
        .Q(xor_ln124_236_reg_24957[6]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_24957_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17812_p2[7]),
        .Q(xor_ln124_236_reg_24957[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[1]_i_1 
       (.I0(clefia_s0_U_n_501),
        .I1(reg_1900[1]),
        .I2(x_assign_168_reg_24868[0]),
        .I3(x_assign_171_reg_24906[0]),
        .I4(x_assign_170_reg_24890[1]),
        .I5(x_assign_168_reg_24868[1]),
        .O(xor_ln124_237_fu_17840_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[2]_i_1 
       (.I0(x_assign_168_reg_24868[2]),
        .I1(x_assign_170_reg_24890[2]),
        .I2(or_ln134_113_fu_17750_p3[2]),
        .I3(or_ln134_114_fu_17756_p3[2]),
        .I4(reg_1900[2]),
        .I5(clefia_s0_U_n_498),
        .O(xor_ln124_237_fu_17840_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[4]_i_1 
       (.I0(clefia_s0_U_n_496),
        .I1(reg_1900[4]),
        .I2(or_ln134_114_fu_17756_p3[4]),
        .I3(or_ln134_113_fu_17750_p3[4]),
        .I4(x_assign_168_reg_24868[4]),
        .I5(or_ln134_112_fu_17744_p3[5]),
        .O(xor_ln124_237_fu_17840_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[5]_i_1 
       (.I0(reg_1900[5]),
        .I1(x_assign_168_reg_24868[5]),
        .I2(or_ln134_112_fu_17744_p3[6]),
        .I3(x_assign_171_reg_24906[4]),
        .I4(x_assign_168_reg_24868[4]),
        .I5(clefia_s0_U_n_495),
        .O(xor_ln124_237_fu_17840_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[6]_i_1 
       (.I0(or_ln134_112_fu_17744_p3[7]),
        .I1(x_assign_168_reg_24868[6]),
        .I2(x_assign_171_reg_24906[5]),
        .I3(x_assign_168_reg_24868[5]),
        .I4(reg_1900[6]),
        .I5(clefia_s0_U_n_493),
        .O(xor_ln124_237_fu_17840_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[7]_i_1 
       (.I0(x_assign_170_reg_24890[7]),
        .I1(x_assign_168_reg_24868[7]),
        .I2(x_assign_171_reg_24906[6]),
        .I3(x_assign_168_reg_24868[6]),
        .I4(reg_1900[7]),
        .I5(clefia_s0_U_n_492),
        .O(xor_ln124_237_fu_17840_p2[7]));
  FDRE \xor_ln124_237_reg_24962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[0]),
        .Q(xor_ln124_237_reg_24962[0]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[1]),
        .Q(xor_ln124_237_reg_24962[1]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[2]),
        .Q(xor_ln124_237_reg_24962[2]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[3]),
        .Q(xor_ln124_237_reg_24962[3]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[4]),
        .Q(xor_ln124_237_reg_24962[4]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[5]),
        .Q(xor_ln124_237_reg_24962[5]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[6]),
        .Q(xor_ln124_237_reg_24962[6]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_24962_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17840_p2[7]),
        .Q(xor_ln124_237_reg_24962[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[0]_i_1 
       (.I0(x_assign_168_reg_24868[7]),
        .I1(x_assign_171_reg_24906[7]),
        .I2(x_assign_171_reg_24906[0]),
        .I3(or_ln134_111_fu_17738_p3[1]),
        .I4(reg_1904[0]),
        .I5(clefia_s1_U_n_513),
        .O(xor_ln124_238_fu_17868_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[1]_i_1 
       (.I0(x_assign_168_reg_24868[0]),
        .I1(x_assign_171_reg_24906[0]),
        .I2(x_assign_171_reg_24906[1]),
        .I3(x_assign_169_reg_24874[1]),
        .I4(reg_1904[1]),
        .I5(clefia_s1_U_n_510),
        .O(xor_ln124_238_fu_17868_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[2]_i_1 
       (.I0(reg_1904[2]),
        .I1(x_assign_169_reg_24874[2]),
        .I2(x_assign_171_reg_24906[2]),
        .I3(or_ln134_113_fu_17750_p3[2]),
        .I4(or_ln134_114_fu_17756_p3[2]),
        .I5(clefia_s0_U_n_499),
        .O(xor_ln124_238_fu_17868_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[3]_i_1 
       (.I0(or_ln134_114_fu_17756_p3[3]),
        .I1(or_ln134_113_fu_17750_p3[3]),
        .I2(x_assign_171_reg_24906[3]),
        .I3(x_assign_169_reg_24874[3]),
        .I4(reg_1904[3]),
        .I5(clefia_s1_U_n_507),
        .O(xor_ln124_238_fu_17868_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[5]_i_1 
       (.I0(x_assign_168_reg_24868[4]),
        .I1(x_assign_171_reg_24906[4]),
        .I2(x_assign_171_reg_24906[5]),
        .I3(or_ln134_111_fu_17738_p3[6]),
        .I4(reg_1904[5]),
        .I5(clefia_s1_U_n_502),
        .O(xor_ln124_238_fu_17868_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[6]_i_1 
       (.I0(x_assign_168_reg_24868[5]),
        .I1(x_assign_171_reg_24906[5]),
        .I2(x_assign_171_reg_24906[6]),
        .I3(or_ln134_111_fu_17738_p3[7]),
        .I4(reg_1904[6]),
        .I5(clefia_s1_U_n_500),
        .O(xor_ln124_238_fu_17868_p2[6]));
  FDRE \xor_ln124_238_reg_24967_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[0]),
        .Q(xor_ln124_238_reg_24967[0]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[1]),
        .Q(xor_ln124_238_reg_24967[1]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[2]),
        .Q(xor_ln124_238_reg_24967[2]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[3]),
        .Q(xor_ln124_238_reg_24967[3]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[4]),
        .Q(xor_ln124_238_reg_24967[4]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[5]),
        .Q(xor_ln124_238_reg_24967[5]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[6]),
        .Q(xor_ln124_238_reg_24967[6]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_24967_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17868_p2[7]),
        .Q(xor_ln124_238_reg_24967[7]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[0]),
        .Q(xor_ln124_250_reg_25323[0]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[1]),
        .Q(xor_ln124_250_reg_25323[1]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[2]),
        .Q(xor_ln124_250_reg_25323[2]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[3]),
        .Q(xor_ln124_250_reg_25323[3]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[4]),
        .Q(xor_ln124_250_reg_25323[4]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[5]),
        .Q(xor_ln124_250_reg_25323[5]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_314),
        .Q(xor_ln124_250_reg_25323[6]),
        .R(1'b0));
  FDRE \xor_ln124_250_reg_25323_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_250_fu_20544_p2[7]),
        .Q(xor_ln124_250_reg_25323[7]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[0]),
        .Q(xor_ln124_251_reg_25329[0]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_292),
        .Q(xor_ln124_251_reg_25329[1]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[2]),
        .Q(xor_ln124_251_reg_25329[2]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[3]),
        .Q(xor_ln124_251_reg_25329[3]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_289),
        .Q(xor_ln124_251_reg_25329[4]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[5]),
        .Q(xor_ln124_251_reg_25329[5]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[6]),
        .Q(xor_ln124_251_reg_25329[6]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_25329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_251_fu_20573_p2[7]),
        .Q(xor_ln124_251_reg_25329[7]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[0]),
        .Q(xor_ln124_252_reg_25335[0]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[1]),
        .Q(xor_ln124_252_reg_25335[1]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_245),
        .Q(xor_ln124_252_reg_25335[2]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[3]),
        .Q(xor_ln124_252_reg_25335[3]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[4]),
        .Q(xor_ln124_252_reg_25335[4]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[5]),
        .Q(xor_ln124_252_reg_25335[5]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[6]),
        .Q(xor_ln124_252_reg_25335[6]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_25335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_252_fu_20602_p2[7]),
        .Q(xor_ln124_252_reg_25335[7]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[0]),
        .Q(xor_ln124_253_reg_25341[0]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[1]),
        .Q(xor_ln124_253_reg_25341[1]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[2]),
        .Q(xor_ln124_253_reg_25341[2]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[3]),
        .Q(xor_ln124_253_reg_25341[3]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[4]),
        .Q(xor_ln124_253_reg_25341[4]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[5]),
        .Q(xor_ln124_253_reg_25341[5]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[6]),
        .Q(xor_ln124_253_reg_25341[6]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_25341_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_253_fu_20631_p2[7]),
        .Q(xor_ln124_253_reg_25341[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[0]_i_1 
       (.I0(reg_1882[0]),
        .I1(x_116_reg_24992[0]),
        .I2(x_assign_187_reg_25038[6]),
        .I3(or_ln134_123_fu_18876_p3[0]),
        .I4(x_assign_186_reg_25032[0]),
        .I5(x_assign_187_reg_25038[0]),
        .O(xor_ln124_258_fu_18921_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[6]_i_1 
       (.I0(or_ln134_124_fu_18882_p3[6]),
        .I1(or_ln134_123_fu_18876_p3[6]),
        .I2(x_assign_187_reg_25038[6]),
        .I3(x_assign_186_reg_25032[6]),
        .I4(reg_1882[6]),
        .I5(x_116_reg_24992[6]),
        .O(xor_ln124_258_fu_18921_p2[6]));
  FDRE \xor_ln124_258_reg_25100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[0]),
        .Q(xor_ln124_258_reg_25100[0]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[1]),
        .Q(xor_ln124_258_reg_25100[1]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[2]),
        .Q(xor_ln124_258_reg_25100[2]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[3]),
        .Q(xor_ln124_258_reg_25100[3]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[4]),
        .Q(xor_ln124_258_reg_25100[4]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[5]),
        .Q(xor_ln124_258_reg_25100[5]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[6]),
        .Q(xor_ln124_258_reg_25100[6]),
        .R(1'b0));
  FDRE \xor_ln124_258_reg_25100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_258_fu_18921_p2[7]),
        .Q(xor_ln124_258_reg_25100[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[6]_i_1 
       (.I0(x_assign_186_reg_25032[4]),
        .I1(or_ln134_125_fu_18888_p3[6]),
        .I2(x_assign_187_reg_25038[6]),
        .I3(x_assign_186_reg_25032[6]),
        .I4(reg_1828[6]),
        .I5(xor_ln124_220_reg_24998[6]),
        .O(xor_ln124_259_fu_18948_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[7]_i_1 
       (.I0(or_ln134_126_fu_18894_p3[7]),
        .I1(or_ln134_125_fu_18888_p3[7]),
        .I2(x_assign_187_reg_25038[7]),
        .I3(x_assign_186_reg_25032[7]),
        .I4(reg_1828[7]),
        .I5(xor_ln124_220_reg_24998[7]),
        .O(xor_ln124_259_fu_18948_p2[7]));
  FDRE \xor_ln124_259_reg_25105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[0]),
        .Q(xor_ln124_259_reg_25105[0]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[1]),
        .Q(xor_ln124_259_reg_25105[1]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[2]),
        .Q(xor_ln124_259_reg_25105[2]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[3]),
        .Q(xor_ln124_259_reg_25105[3]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[4]),
        .Q(xor_ln124_259_reg_25105[4]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[5]),
        .Q(xor_ln124_259_reg_25105[5]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[6]),
        .Q(xor_ln124_259_reg_25105[6]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_25105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_18948_p2[7]),
        .Q(xor_ln124_259_reg_25105[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[1]_i_1 
       (.I0(x_assign_184_reg_25016[1]),
        .I1(x_assign_189_reg_25054[1]),
        .I2(x_assign_187_reg_25038[7]),
        .I3(x_assign_184_reg_25016[7]),
        .I4(xor_ln124_221_reg_25004[1]),
        .I5(reg_1889[1]),
        .O(xor_ln124_260_fu_18975_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[5]_i_1 
       (.I0(xor_ln124_221_reg_25004[5]),
        .I1(reg_1889[5]),
        .I2(or_ln134_123_fu_18876_p3[7]),
        .I3(or_ln134_125_fu_18888_p3[7]),
        .I4(or_ln134_123_fu_18876_p3[5]),
        .I5(or_ln134_124_fu_18882_p3[5]),
        .O(xor_ln124_260_fu_18975_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[6]_i_1 
       (.I0(or_ln134_123_fu_18876_p3[0]),
        .I1(or_ln134_125_fu_18888_p3[0]),
        .I2(or_ln134_124_fu_18882_p3[6]),
        .I3(or_ln134_123_fu_18876_p3[6]),
        .I4(xor_ln124_221_reg_25004[6]),
        .I5(reg_1889[6]),
        .O(xor_ln124_260_fu_18975_p2[6]));
  FDRE \xor_ln124_260_reg_25110_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[0]),
        .Q(xor_ln124_260_reg_25110[0]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[1]),
        .Q(xor_ln124_260_reg_25110[1]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[2]),
        .Q(xor_ln124_260_reg_25110[2]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[3]),
        .Q(xor_ln124_260_reg_25110[3]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[4]),
        .Q(xor_ln124_260_reg_25110[4]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[5]),
        .Q(xor_ln124_260_reg_25110[5]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[6]),
        .Q(xor_ln124_260_reg_25110[6]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_25110_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_18975_p2[7]),
        .Q(xor_ln124_260_reg_25110[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[1]_i_1 
       (.I0(x_assign_186_reg_25032[7]),
        .I1(x_assign_189_reg_25054[7]),
        .I2(x_assign_184_reg_25016[1]),
        .I3(x_assign_189_reg_25054[1]),
        .I4(reg_1864[1]),
        .I5(xor_ln124_222_reg_25010[1]),
        .O(xor_ln124_261_fu_19002_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[2]_i_1 
       (.I0(or_ln134_126_fu_18894_p3[2]),
        .I1(or_ln134_125_fu_18888_p3[2]),
        .I2(x_assign_184_reg_25016[2]),
        .I3(x_assign_189_reg_25054[2]),
        .I4(reg_1864[2]),
        .I5(xor_ln124_222_reg_25010[2]),
        .O(xor_ln124_261_fu_19002_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[4]_i_1 
       (.I0(reg_1864[4]),
        .I1(xor_ln124_222_reg_25010[4]),
        .I2(or_ln134_123_fu_18876_p3[6]),
        .I3(or_ln134_125_fu_18888_p3[6]),
        .I4(or_ln134_126_fu_18894_p3[4]),
        .I5(or_ln134_125_fu_18888_p3[4]),
        .O(xor_ln124_261_fu_19002_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[6]_i_1 
       (.I0(x_assign_186_reg_25032[4]),
        .I1(or_ln134_125_fu_18888_p3[6]),
        .I2(or_ln134_123_fu_18876_p3[0]),
        .I3(or_ln134_125_fu_18888_p3[0]),
        .I4(reg_1864[6]),
        .I5(xor_ln124_222_reg_25010[6]),
        .O(xor_ln124_261_fu_19002_p2[6]));
  FDRE \xor_ln124_261_reg_25115_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[0]),
        .Q(xor_ln124_261_reg_25115[0]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[1]),
        .Q(xor_ln124_261_reg_25115[1]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[2]),
        .Q(xor_ln124_261_reg_25115[2]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[3]),
        .Q(xor_ln124_261_reg_25115[3]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[4]),
        .Q(xor_ln124_261_reg_25115[4]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[5]),
        .Q(xor_ln124_261_reg_25115[5]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[6]),
        .Q(xor_ln124_261_reg_25115[6]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_25115_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_261_fu_19002_p2[7]),
        .Q(xor_ln124_261_reg_25115[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[0]_i_1 
       (.I0(x_assign_194_reg_25226[7]),
        .I1(or_ln134_127_fu_20004_p3[0]),
        .I2(or_ln134_129_fu_20016_p3[1]),
        .I3(or_ln134_127_fu_20004_p3[1]),
        .I4(reg_1889[0]),
        .I5(clefia_s0_U_n_574),
        .O(xor_ln124_267_fu_20079_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[1]_i_1 
       (.I0(reg_1889[1]),
        .I1(or_ln134_127_fu_20004_p3[1]),
        .I2(or_ln134_128_fu_20010_p3[1]),
        .I3(x_assign_195_reg_25242[1]),
        .I4(x_assign_193_reg_25210[1]),
        .I5(clefia_s0_U_n_573),
        .O(xor_ln124_267_fu_20079_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_25288[2]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[2]),
        .I1(or_ln134_127_fu_20004_p3[2]),
        .I2(x_assign_195_reg_25242[2]),
        .I3(x_assign_193_reg_25210[2]),
        .I4(reg_1889[2]),
        .I5(clefia_s0_U_n_570),
        .O(xor_ln124_267_fu_20079_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[4]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[4]),
        .I1(or_ln134_127_fu_20004_p3[4]),
        .I2(or_ln134_129_fu_20016_p3[5]),
        .I3(or_ln134_127_fu_20004_p3[5]),
        .I4(reg_1889[4]),
        .I5(clefia_s0_U_n_567),
        .O(xor_ln124_267_fu_20079_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[5]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[5]),
        .I1(or_ln134_127_fu_20004_p3[5]),
        .I2(or_ln134_129_fu_20016_p3[6]),
        .I3(or_ln134_127_fu_20004_p3[6]),
        .I4(reg_1889[5]),
        .I5(clefia_s0_U_n_566),
        .O(xor_ln124_267_fu_20079_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[6]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[6]),
        .I1(or_ln134_127_fu_20004_p3[6]),
        .I2(or_ln134_129_fu_20016_p3[7]),
        .I3(or_ln134_127_fu_20004_p3[7]),
        .I4(reg_1889[6]),
        .I5(clefia_s0_U_n_565),
        .O(xor_ln124_267_fu_20079_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[7]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[7]),
        .I1(or_ln134_127_fu_20004_p3[7]),
        .I2(x_assign_195_reg_25242[7]),
        .I3(or_ln134_127_fu_20004_p3[0]),
        .I4(reg_1889[7]),
        .I5(clefia_s0_U_n_187),
        .O(xor_ln124_267_fu_20079_p2[7]));
  FDRE \xor_ln124_267_reg_25288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[0]),
        .Q(xor_ln124_267_reg_25288[0]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[1]),
        .Q(xor_ln124_267_reg_25288[1]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[2]),
        .Q(xor_ln124_267_reg_25288[2]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[3]),
        .Q(xor_ln124_267_reg_25288[3]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[4]),
        .Q(xor_ln124_267_reg_25288[4]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[5]),
        .Q(xor_ln124_267_reg_25288[5]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[6]),
        .Q(xor_ln124_267_reg_25288[6]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_25288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_267_fu_20079_p2[7]),
        .Q(xor_ln124_267_reg_25288[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[0]_i_1 
       (.I0(clefia_s1_U_n_171),
        .I1(reg_1900[0]),
        .I2(x_assign_195_reg_25242[7]),
        .I3(x_assign_192_reg_25204[7]),
        .I4(x_assign_192_reg_25204[0]),
        .I5(or_ln134_128_fu_20010_p3[1]),
        .O(xor_ln124_268_fu_20107_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_268_reg_25293[1]_i_1 
       (.I0(x_assign_192_reg_25204[1]),
        .I1(x_assign_194_reg_25226[1]),
        .I2(x_assign_192_reg_25204[0]),
        .I3(or_ln134_129_fu_20016_p3[1]),
        .I4(reg_1900[1]),
        .I5(clefia_s1_U_n_168),
        .O(xor_ln124_268_fu_20107_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[2]_i_1 
       (.I0(x_assign_192_reg_25204[2]),
        .I1(x_assign_194_reg_25226[2]),
        .I2(or_ln134_130_fu_20022_p3[2]),
        .I3(or_ln134_129_fu_20016_p3[2]),
        .I4(reg_1900[2]),
        .I5(clefia_s1_U_n_167),
        .O(xor_ln124_268_fu_20107_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[3]_i_1 
       (.I0(x_assign_192_reg_25204[3]),
        .I1(x_assign_194_reg_25226[3]),
        .I2(or_ln134_130_fu_20022_p3[3]),
        .I3(or_ln134_129_fu_20016_p3[3]),
        .I4(reg_1900[3]),
        .I5(clefia_s1_U_n_535),
        .O(xor_ln124_268_fu_20107_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_268_reg_25293[4]_i_1 
       (.I0(reg_1900[4]),
        .I1(x_assign_192_reg_25204[4]),
        .I2(or_ln134_128_fu_20010_p3[5]),
        .I3(or_ln134_130_fu_20022_p3[4]),
        .I4(or_ln134_129_fu_20016_p3[4]),
        .I5(clefia_s1_U_n_166),
        .O(xor_ln124_268_fu_20107_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_268_reg_25293[6]_i_1 
       (.I0(or_ln134_128_fu_20010_p3[7]),
        .I1(x_assign_192_reg_25204[6]),
        .I2(x_assign_192_reg_25204[5]),
        .I3(or_ln134_129_fu_20016_p3[6]),
        .I4(reg_1900[6]),
        .I5(clefia_s1_U_n_165),
        .O(xor_ln124_268_fu_20107_p2[6]));
  FDRE \xor_ln124_268_reg_25293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[0]),
        .Q(xor_ln124_268_reg_25293[0]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[1]),
        .Q(xor_ln124_268_reg_25293[1]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[2]),
        .Q(xor_ln124_268_reg_25293[2]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[3]),
        .Q(xor_ln124_268_reg_25293[3]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[4]),
        .Q(xor_ln124_268_reg_25293[4]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[5]),
        .Q(xor_ln124_268_reg_25293[5]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[6]),
        .Q(xor_ln124_268_reg_25293[6]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_25293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20107_p2[7]),
        .Q(xor_ln124_268_reg_25293[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_25298[0]_i_1 
       (.I0(clefia_s0_U_n_183),
        .I1(\reg_1895_reg_n_0_[0] ),
        .I2(or_ln134_127_fu_20004_p3[1]),
        .I3(or_ln134_129_fu_20016_p3[1]),
        .I4(x_assign_192_reg_25204[7]),
        .I5(x_assign_195_reg_25242[7]),
        .O(xor_ln124_269_fu_20135_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_269_reg_25298[3]_i_1 
       (.I0(or_ln134_129_fu_20016_p3[3]),
        .I1(or_ln134_130_fu_20022_p3[3]),
        .I2(x_assign_195_reg_25242[3]),
        .I3(x_assign_193_reg_25210[3]),
        .I4(\reg_1895_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_569),
        .O(xor_ln124_269_fu_20135_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_269_reg_25298[4]_i_1 
       (.I0(\reg_1895_reg_n_0_[4] ),
        .I1(or_ln134_129_fu_20016_p3[5]),
        .I2(or_ln134_127_fu_20004_p3[5]),
        .I3(or_ln134_130_fu_20022_p3[4]),
        .I4(or_ln134_129_fu_20016_p3[4]),
        .I5(clefia_s0_U_n_182),
        .O(xor_ln124_269_fu_20135_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_25298[5]_i_1 
       (.I0(\reg_1895_reg_n_0_[5] ),
        .I1(or_ln134_129_fu_20016_p3[6]),
        .I2(or_ln134_127_fu_20004_p3[6]),
        .I3(x_assign_192_reg_25204[4]),
        .I4(or_ln134_129_fu_20016_p3[5]),
        .I5(clefia_s0_U_n_179),
        .O(xor_ln124_269_fu_20135_p2[5]));
  FDRE \xor_ln124_269_reg_25298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[0]),
        .Q(xor_ln124_269_reg_25298[0]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[1]),
        .Q(xor_ln124_269_reg_25298[1]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[2]),
        .Q(xor_ln124_269_reg_25298[2]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[3]),
        .Q(xor_ln124_269_reg_25298[3]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[4]),
        .Q(xor_ln124_269_reg_25298[4]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[5]),
        .Q(xor_ln124_269_reg_25298[5]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[6]),
        .Q(xor_ln124_269_reg_25298[6]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_25298_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20135_p2[7]),
        .Q(xor_ln124_269_reg_25298[7]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[0]),
        .Q(xor_ln124_275_reg_25509[0]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[1]),
        .Q(xor_ln124_275_reg_25509[1]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_99),
        .Q(xor_ln124_275_reg_25509[2]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_98),
        .Q(xor_ln124_275_reg_25509[3]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[4]),
        .Q(xor_ln124_275_reg_25509[4]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[5]),
        .Q(xor_ln124_275_reg_25509[5]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[6]),
        .Q(xor_ln124_275_reg_25509[6]),
        .R(1'b0));
  FDRE \xor_ln124_275_reg_25509_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_275_fu_21846_p2[7]),
        .Q(xor_ln124_275_reg_25509[7]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_113),
        .Q(xor_ln124_276_reg_25514[0]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[1]),
        .Q(xor_ln124_276_reg_25514[1]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[2]),
        .Q(xor_ln124_276_reg_25514[2]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[3]),
        .Q(xor_ln124_276_reg_25514[3]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[4]),
        .Q(xor_ln124_276_reg_25514[4]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_108),
        .Q(xor_ln124_276_reg_25514[5]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[6]),
        .Q(xor_ln124_276_reg_25514[6]),
        .R(1'b0));
  FDRE \xor_ln124_276_reg_25514_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_276_fu_21873_p2[7]),
        .Q(xor_ln124_276_reg_25514[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[4]_i_1 
       (.I0(reg_1864[4]),
        .I1(xor_ln124_238_reg_24967[4]),
        .I2(or_ln134_131_fu_21773_p3[6]),
        .I3(or_ln134_133_fu_21785_p3[6]),
        .I4(or_ln134_134_fu_21791_p3[4]),
        .I5(or_ln134_133_fu_21785_p3[4]),
        .O(xor_ln124_277_fu_21900_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[5]_i_1 
       (.I0(reg_1864[5]),
        .I1(xor_ln124_238_reg_24967[5]),
        .I2(or_ln134_131_fu_21773_p3[7]),
        .I3(or_ln134_133_fu_21785_p3[7]),
        .I4(or_ln134_134_fu_21791_p3[5]),
        .I5(or_ln134_133_fu_21785_p3[5]),
        .O(xor_ln124_277_fu_21900_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[6]_i_1 
       (.I0(x_assign_198_reg_25461[4]),
        .I1(or_ln134_133_fu_21785_p3[6]),
        .I2(or_ln134_131_fu_21773_p3[0]),
        .I3(x_assign_201_reg_25483[6]),
        .I4(reg_1864[6]),
        .I5(xor_ln124_238_reg_24967[6]),
        .O(xor_ln124_277_fu_21900_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[7]_i_1 
       (.I0(x_assign_198_reg_25461[5]),
        .I1(or_ln134_133_fu_21785_p3[7]),
        .I2(or_ln134_131_fu_21773_p3[1]),
        .I3(x_assign_201_reg_25483[7]),
        .I4(reg_1864[7]),
        .I5(xor_ln124_238_reg_24967[7]),
        .O(xor_ln124_277_fu_21900_p2[7]));
  FDRE \xor_ln124_277_reg_25519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[0]),
        .Q(xor_ln124_277_reg_25519[0]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[1]),
        .Q(xor_ln124_277_reg_25519[1]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[2]),
        .Q(xor_ln124_277_reg_25519[2]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[3]),
        .Q(xor_ln124_277_reg_25519[3]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[4]),
        .Q(xor_ln124_277_reg_25519[4]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[5]),
        .Q(xor_ln124_277_reg_25519[5]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[6]),
        .Q(xor_ln124_277_reg_25519[6]),
        .R(1'b0));
  FDRE \xor_ln124_277_reg_25519_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_277_fu_21900_p2[7]),
        .Q(xor_ln124_277_reg_25519[7]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[0]),
        .Q(xor_ln124_27_reg_23033[0]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[1]),
        .Q(xor_ln124_27_reg_23033[1]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[2]),
        .Q(xor_ln124_27_reg_23033[2]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[3]),
        .Q(xor_ln124_27_reg_23033[3]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[4]),
        .Q(xor_ln124_27_reg_23033[4]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[5]),
        .Q(xor_ln124_27_reg_23033[5]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[6]),
        .Q(xor_ln124_27_reg_23033[6]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_23033_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_4647_p2[7]),
        .Q(xor_ln124_27_reg_23033[7]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[0]),
        .Q(xor_ln124_28_reg_23039[0]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[1]),
        .Q(xor_ln124_28_reg_23039[1]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[2]),
        .Q(xor_ln124_28_reg_23039[2]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[3]),
        .Q(xor_ln124_28_reg_23039[3]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[4]),
        .Q(xor_ln124_28_reg_23039[4]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[5]),
        .Q(xor_ln124_28_reg_23039[5]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[6]),
        .Q(xor_ln124_28_reg_23039[6]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_23039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_4674_p2[7]),
        .Q(xor_ln124_28_reg_23039[7]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[0]),
        .Q(xor_ln124_294_reg_25544[0]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[1]),
        .Q(xor_ln124_294_reg_25544[1]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[2]),
        .Q(xor_ln124_294_reg_25544[2]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[3]),
        .Q(xor_ln124_294_reg_25544[3]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[4]),
        .Q(xor_ln124_294_reg_25544[4]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_397),
        .Q(xor_ln124_294_reg_25544[5]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[6]),
        .Q(xor_ln124_294_reg_25544[6]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_25544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_294_fu_22315_p2[7]),
        .Q(xor_ln124_294_reg_25544[7]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[0]),
        .Q(xor_ln124_295_reg_25549[0]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[1]),
        .Q(xor_ln124_295_reg_25549[1]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[2]),
        .Q(xor_ln124_295_reg_25549[2]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[3]),
        .Q(xor_ln124_295_reg_25549[3]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[4]),
        .Q(xor_ln124_295_reg_25549[4]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[5]),
        .Q(xor_ln124_295_reg_25549[5]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[6]),
        .Q(xor_ln124_295_reg_25549[6]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_25549_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_295_fu_22350_p2[7]),
        .Q(xor_ln124_295_reg_25549[7]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[0]),
        .Q(xor_ln124_296_reg_25554[0]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[1]),
        .Q(xor_ln124_296_reg_25554[1]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[2]),
        .Q(xor_ln124_296_reg_25554[2]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[3]),
        .Q(xor_ln124_296_reg_25554[3]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[4]),
        .Q(xor_ln124_296_reg_25554[4]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_379),
        .Q(xor_ln124_296_reg_25554[5]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[6]),
        .Q(xor_ln124_296_reg_25554[6]),
        .R(1'b0));
  FDRE \xor_ln124_296_reg_25554_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_296_fu_22385_p2[7]),
        .Q(xor_ln124_296_reg_25554[7]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[0]),
        .Q(xor_ln124_297_reg_25559[0]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[1]),
        .Q(xor_ln124_297_reg_25559[1]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[2]),
        .Q(xor_ln124_297_reg_25559[2]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[3]),
        .Q(xor_ln124_297_reg_25559[3]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[4]),
        .Q(xor_ln124_297_reg_25559[4]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_417),
        .Q(xor_ln124_297_reg_25559[5]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[6]),
        .Q(xor_ln124_297_reg_25559[6]),
        .R(1'b0));
  FDRE \xor_ln124_297_reg_25559_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_297_fu_22420_p2[7]),
        .Q(xor_ln124_297_reg_25559[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[0]_i_1 
       (.I0(reg_1822[0]),
        .I1(x_assign_210_reg_25357[0]),
        .I2(or_ln134_139_fu_21155_p3[0]),
        .I3(x_assign_211_reg_25363[0]),
        .I4(x_assign_211_reg_25363[6]),
        .I5(xor_ln124_250_reg_25323[0]),
        .O(xor_ln124_298_fu_21206_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[1]_i_1 
       (.I0(reg_1822[1]),
        .I1(x_assign_210_reg_25357[1]),
        .I2(or_ln134_139_fu_21155_p3[1]),
        .I3(x_assign_211_reg_25363[1]),
        .I4(x_assign_211_reg_25363[7]),
        .I5(xor_ln124_250_reg_25323[1]),
        .O(xor_ln124_298_fu_21206_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_25425[2]_i_1 
       (.I0(reg_1822[2]),
        .I1(x_assign_210_reg_25357[2]),
        .I2(or_ln134_139_fu_21155_p3[2]),
        .I3(x_assign_211_reg_25363[2]),
        .I4(or_ln134_140_fu_21161_p3[2]),
        .I5(xor_ln124_250_reg_25323[2]),
        .O(xor_ln124_298_fu_21206_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[3]_i_1 
       (.I0(reg_1822[3]),
        .I1(x_assign_210_reg_25357[3]),
        .I2(or_ln134_139_fu_21155_p3[3]),
        .I3(x_assign_211_reg_25363[3]),
        .I4(or_ln134_140_fu_21161_p3[3]),
        .I5(xor_ln124_250_reg_25323[3]),
        .O(xor_ln124_298_fu_21206_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[4]_i_1 
       (.I0(reg_1822[4]),
        .I1(or_ln134_142_fu_21173_p3[6]),
        .I2(or_ln134_140_fu_21161_p3[4]),
        .I3(or_ln134_139_fu_21155_p3[4]),
        .I4(or_ln134_140_fu_21161_p3[6]),
        .I5(xor_ln124_250_reg_25323[4]),
        .O(xor_ln124_298_fu_21206_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[5]_i_1 
       (.I0(reg_1822[5]),
        .I1(or_ln134_142_fu_21173_p3[7]),
        .I2(or_ln134_140_fu_21161_p3[5]),
        .I3(or_ln134_139_fu_21155_p3[5]),
        .I4(or_ln134_140_fu_21161_p3[7]),
        .I5(xor_ln124_250_reg_25323[5]),
        .O(xor_ln124_298_fu_21206_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_25425[6]_i_1 
       (.I0(reg_1822[6]),
        .I1(x_assign_210_reg_25357[6]),
        .I2(x_assign_211_reg_25363[6]),
        .I3(or_ln134_139_fu_21155_p3[6]),
        .I4(or_ln134_140_fu_21161_p3[6]),
        .I5(xor_ln124_250_reg_25323[6]),
        .O(xor_ln124_298_fu_21206_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_298_reg_25425[7]_i_1 
       (.I0(reg_1822[7]),
        .I1(x_assign_210_reg_25357[7]),
        .I2(x_assign_211_reg_25363[7]),
        .I3(or_ln134_139_fu_21155_p3[7]),
        .I4(or_ln134_140_fu_21161_p3[7]),
        .I5(xor_ln124_250_reg_25323[7]),
        .O(xor_ln124_298_fu_21206_p2[7]));
  FDRE \xor_ln124_298_reg_25425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[0]),
        .Q(xor_ln124_298_reg_25425[0]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[1]),
        .Q(xor_ln124_298_reg_25425[1]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[2]),
        .Q(xor_ln124_298_reg_25425[2]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[3]),
        .Q(xor_ln124_298_reg_25425[3]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[4]),
        .Q(xor_ln124_298_reg_25425[4]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[5]),
        .Q(xor_ln124_298_reg_25425[5]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[6]),
        .Q(xor_ln124_298_reg_25425[6]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_25425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_298_fu_21206_p2[7]),
        .Q(xor_ln124_298_reg_25425[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_25430[0]_i_1 
       (.I0(x_assign_210_reg_25357[0]),
        .I1(\reg_1850_reg_n_0_[0] ),
        .I2(or_ln134_141_fu_21167_p3[0]),
        .I3(xor_ln124_251_reg_25329[0]),
        .I4(x_assign_210_reg_25357[6]),
        .I5(x_assign_211_reg_25363[0]),
        .O(xor_ln124_299_fu_21239_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_299_reg_25430[1]_i_1 
       (.I0(x_assign_210_reg_25357[1]),
        .I1(\reg_1850_reg_n_0_[1] ),
        .I2(or_ln134_141_fu_21167_p3[1]),
        .I3(xor_ln124_251_reg_25329[1]),
        .I4(x_assign_210_reg_25357[7]),
        .I5(x_assign_211_reg_25363[1]),
        .O(xor_ln124_299_fu_21239_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_25430[2]_i_1 
       (.I0(x_assign_210_reg_25357[2]),
        .I1(\reg_1850_reg_n_0_[2] ),
        .I2(or_ln134_141_fu_21167_p3[2]),
        .I3(xor_ln124_251_reg_25329[2]),
        .I4(or_ln134_142_fu_21173_p3[2]),
        .I5(x_assign_211_reg_25363[2]),
        .O(xor_ln124_299_fu_21239_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_299_reg_25430[3]_i_1 
       (.I0(x_assign_210_reg_25357[3]),
        .I1(\reg_1850_reg_n_0_[3] ),
        .I2(or_ln134_141_fu_21167_p3[3]),
        .I3(xor_ln124_251_reg_25329[3]),
        .I4(or_ln134_142_fu_21173_p3[3]),
        .I5(x_assign_211_reg_25363[3]),
        .O(xor_ln124_299_fu_21239_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_25430[4]_i_1 
       (.I0(or_ln134_142_fu_21173_p3[6]),
        .I1(\reg_1850_reg_n_0_[4] ),
        .I2(or_ln134_142_fu_21173_p3[4]),
        .I3(or_ln134_141_fu_21167_p3[4]),
        .I4(or_ln134_140_fu_21161_p3[6]),
        .I5(xor_ln124_251_reg_25329[4]),
        .O(xor_ln124_299_fu_21239_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_299_reg_25430[5]_i_1 
       (.I0(or_ln134_142_fu_21173_p3[7]),
        .I1(\reg_1850_reg_n_0_[5] ),
        .I2(or_ln134_142_fu_21173_p3[5]),
        .I3(or_ln134_141_fu_21167_p3[5]),
        .I4(or_ln134_140_fu_21161_p3[7]),
        .I5(xor_ln124_251_reg_25329[5]),
        .O(xor_ln124_299_fu_21239_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_25430[6]_i_1 
       (.I0(x_assign_210_reg_25357[6]),
        .I1(\reg_1850_reg_n_0_[6] ),
        .I2(or_ln134_141_fu_21167_p3[6]),
        .I3(xor_ln124_251_reg_25329[6]),
        .I4(or_ln134_142_fu_21173_p3[6]),
        .I5(x_assign_211_reg_25363[6]),
        .O(xor_ln124_299_fu_21239_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_299_reg_25430[7]_i_1 
       (.I0(x_assign_210_reg_25357[7]),
        .I1(\reg_1850_reg_n_0_[7] ),
        .I2(or_ln134_141_fu_21167_p3[7]),
        .I3(xor_ln124_251_reg_25329[7]),
        .I4(or_ln134_142_fu_21173_p3[7]),
        .I5(x_assign_211_reg_25363[7]),
        .O(xor_ln124_299_fu_21239_p2[7]));
  FDRE \xor_ln124_299_reg_25430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[0]),
        .Q(xor_ln124_299_reg_25430[0]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[1]),
        .Q(xor_ln124_299_reg_25430[1]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[2]),
        .Q(xor_ln124_299_reg_25430[2]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[3]),
        .Q(xor_ln124_299_reg_25430[3]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[4]),
        .Q(xor_ln124_299_reg_25430[4]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[5]),
        .Q(xor_ln124_299_reg_25430[5]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[6]),
        .Q(xor_ln124_299_reg_25430[6]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_25430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_299_fu_21239_p2[7]),
        .Q(xor_ln124_299_reg_25430[7]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[0]),
        .Q(xor_ln124_29_reg_23045[0]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[1]),
        .Q(xor_ln124_29_reg_23045[1]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[2]),
        .Q(xor_ln124_29_reg_23045[2]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[3]),
        .Q(xor_ln124_29_reg_23045[3]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[4]),
        .Q(xor_ln124_29_reg_23045[4]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[5]),
        .Q(xor_ln124_29_reg_23045[5]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[6]),
        .Q(xor_ln124_29_reg_23045[6]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_23045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_4701_p2[7]),
        .Q(xor_ln124_29_reg_23045[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_300_reg_25435[0]_i_1 
       (.I0(\reg_1834_reg_n_0_[0] ),
        .I1(xor_ln124_864_reg_25399[0]),
        .I2(x_assign_211_reg_25363[6]),
        .I3(xor_ln124_252_reg_25335[0]),
        .I4(or_ln134_139_fu_21155_p3[0]),
        .O(\xor_ln124_300_reg_25435[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_300_reg_25435[1]_i_1 
       (.I0(\reg_1834_reg_n_0_[1] ),
        .I1(xor_ln124_864_reg_25399[1]),
        .I2(x_assign_211_reg_25363[7]),
        .I3(xor_ln124_252_reg_25335[1]),
        .I4(or_ln134_139_fu_21155_p3[1]),
        .O(xor_ln124_300_fu_21267_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_300_reg_25435[2]_i_1 
       (.I0(\reg_1834_reg_n_0_[2] ),
        .I1(xor_ln124_864_reg_25399[2]),
        .I2(or_ln134_140_fu_21161_p3[2]),
        .I3(xor_ln124_252_reg_25335[2]),
        .I4(or_ln134_139_fu_21155_p3[2]),
        .O(xor_ln124_300_fu_21267_p2[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_300_reg_25435[3]_i_1 
       (.I0(or_ln134_139_fu_21155_p3[3]),
        .I1(xor_ln124_252_reg_25335[3]),
        .I2(xor_ln124_864_reg_25399[3]),
        .I3(\reg_1834_reg_n_0_[3] ),
        .I4(or_ln134_140_fu_21161_p3[3]),
        .O(xor_ln124_300_fu_21267_p2[3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_300_reg_25435[4]_i_1 
       (.I0(\reg_1834_reg_n_0_[4] ),
        .I1(xor_ln124_864_reg_25399[4]),
        .I2(or_ln134_140_fu_21161_p3[4]),
        .I3(xor_ln124_252_reg_25335[4]),
        .I4(or_ln134_139_fu_21155_p3[4]),
        .O(\xor_ln124_300_reg_25435[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_300_reg_25435[5]_i_1 
       (.I0(\reg_1834_reg_n_0_[5] ),
        .I1(xor_ln124_864_reg_25399[5]),
        .I2(or_ln134_140_fu_21161_p3[5]),
        .I3(xor_ln124_252_reg_25335[5]),
        .I4(or_ln134_139_fu_21155_p3[5]),
        .O(xor_ln124_300_fu_21267_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_300_reg_25435[6]_i_1 
       (.I0(\reg_1834_reg_n_0_[6] ),
        .I1(xor_ln124_864_reg_25399[6]),
        .I2(or_ln134_140_fu_21161_p3[6]),
        .I3(xor_ln124_252_reg_25335[6]),
        .I4(or_ln134_139_fu_21155_p3[6]),
        .O(xor_ln124_300_fu_21267_p2[6]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_300_reg_25435[7]_i_1 
       (.I0(\reg_1834_reg_n_0_[7] ),
        .I1(xor_ln124_864_reg_25399[7]),
        .I2(or_ln134_140_fu_21161_p3[7]),
        .I3(xor_ln124_252_reg_25335[7]),
        .I4(or_ln134_139_fu_21155_p3[7]),
        .O(\xor_ln124_300_reg_25435[7]_i_1_n_0 ));
  FDRE \xor_ln124_300_reg_25435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_300_reg_25435[0]_i_1_n_0 ),
        .Q(xor_ln124_300_reg_25435[0]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_300_fu_21267_p2[1]),
        .Q(xor_ln124_300_reg_25435[1]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_300_fu_21267_p2[2]),
        .Q(xor_ln124_300_reg_25435[2]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_300_fu_21267_p2[3]),
        .Q(xor_ln124_300_reg_25435[3]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_300_reg_25435[4]_i_1_n_0 ),
        .Q(xor_ln124_300_reg_25435[4]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_300_fu_21267_p2[5]),
        .Q(xor_ln124_300_reg_25435[5]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_300_fu_21267_p2[6]),
        .Q(xor_ln124_300_reg_25435[6]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_25435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_300_reg_25435[7]_i_1_n_0 ),
        .Q(xor_ln124_300_reg_25435[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[0]_i_1 
       (.I0(reg_1864[0]),
        .I1(xor_ln124_253_reg_25341[0]),
        .I2(or_ln134_141_fu_21167_p3[0]),
        .I3(x_assign_210_reg_25357[6]),
        .I4(xor_ln124_864_reg_25399[0]),
        .O(xor_ln124_301_fu_21295_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[1]_i_1 
       (.I0(reg_1864[1]),
        .I1(xor_ln124_253_reg_25341[1]),
        .I2(or_ln134_141_fu_21167_p3[1]),
        .I3(x_assign_210_reg_25357[7]),
        .I4(xor_ln124_864_reg_25399[1]),
        .O(xor_ln124_301_fu_21295_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[2]_i_1 
       (.I0(reg_1864[2]),
        .I1(xor_ln124_253_reg_25341[2]),
        .I2(or_ln134_141_fu_21167_p3[2]),
        .I3(or_ln134_142_fu_21173_p3[2]),
        .I4(xor_ln124_864_reg_25399[2]),
        .O(xor_ln124_301_fu_21295_p2[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_301_reg_25440[3]_i_1 
       (.I0(reg_1864[3]),
        .I1(xor_ln124_253_reg_25341[3]),
        .I2(or_ln134_141_fu_21167_p3[3]),
        .I3(or_ln134_142_fu_21173_p3[3]),
        .I4(xor_ln124_864_reg_25399[3]),
        .O(\xor_ln124_301_reg_25440[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[4]_i_1 
       (.I0(reg_1864[4]),
        .I1(xor_ln124_253_reg_25341[4]),
        .I2(or_ln134_141_fu_21167_p3[4]),
        .I3(or_ln134_142_fu_21173_p3[4]),
        .I4(xor_ln124_864_reg_25399[4]),
        .O(xor_ln124_301_fu_21295_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[5]_i_1 
       (.I0(reg_1864[5]),
        .I1(xor_ln124_253_reg_25341[5]),
        .I2(or_ln134_141_fu_21167_p3[5]),
        .I3(or_ln134_142_fu_21173_p3[5]),
        .I4(xor_ln124_864_reg_25399[5]),
        .O(xor_ln124_301_fu_21295_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_301_reg_25440[6]_i_1 
       (.I0(reg_1864[6]),
        .I1(xor_ln124_253_reg_25341[6]),
        .I2(or_ln134_141_fu_21167_p3[6]),
        .I3(or_ln134_142_fu_21173_p3[6]),
        .I4(xor_ln124_864_reg_25399[6]),
        .O(xor_ln124_301_fu_21295_p2[6]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_301_reg_25440[7]_i_1 
       (.I0(reg_1864[7]),
        .I1(xor_ln124_253_reg_25341[7]),
        .I2(or_ln134_141_fu_21167_p3[7]),
        .I3(or_ln134_142_fu_21173_p3[7]),
        .I4(xor_ln124_864_reg_25399[7]),
        .O(\xor_ln124_301_reg_25440[7]_i_1_n_0 ));
  FDRE \xor_ln124_301_reg_25440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[0]),
        .Q(xor_ln124_301_reg_25440[0]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[1]),
        .Q(xor_ln124_301_reg_25440[1]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[2]),
        .Q(xor_ln124_301_reg_25440[2]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_301_reg_25440[3]_i_1_n_0 ),
        .Q(xor_ln124_301_reg_25440[3]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[4]),
        .Q(xor_ln124_301_reg_25440[4]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[5]),
        .Q(xor_ln124_301_reg_25440[5]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_301_fu_21295_p2[6]),
        .Q(xor_ln124_301_reg_25440[6]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_25440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_301_reg_25440[7]_i_1_n_0 ),
        .Q(xor_ln124_301_reg_25440[7]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[0]),
        .Q(xor_ln124_30_reg_23051[0]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[1]),
        .Q(xor_ln124_30_reg_23051[1]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[2]),
        .Q(xor_ln124_30_reg_23051[2]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[3]),
        .Q(xor_ln124_30_reg_23051[3]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[4]),
        .Q(xor_ln124_30_reg_23051[4]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[5]),
        .Q(xor_ln124_30_reg_23051[5]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[6]),
        .Q(xor_ln124_30_reg_23051[6]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_23051_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_4727_p2[7]),
        .Q(xor_ln124_30_reg_23051[7]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[0]),
        .Q(xor_ln124_35_reg_22916[0]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[1]),
        .Q(xor_ln124_35_reg_22916[1]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[2]),
        .Q(xor_ln124_35_reg_22916[2]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[3]),
        .Q(xor_ln124_35_reg_22916[3]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[4]),
        .Q(xor_ln124_35_reg_22916[4]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[5]),
        .Q(xor_ln124_35_reg_22916[5]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[6]),
        .Q(xor_ln124_35_reg_22916[6]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_22916_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_3755_p2[7]),
        .Q(xor_ln124_35_reg_22916[7]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[0]),
        .Q(xor_ln124_36_reg_22872[0]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[1]),
        .Q(xor_ln124_36_reg_22872[1]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[2]),
        .Q(xor_ln124_36_reg_22872[2]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[3]),
        .Q(xor_ln124_36_reg_22872[3]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[4]),
        .Q(xor_ln124_36_reg_22872[4]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[5]),
        .Q(xor_ln124_36_reg_22872[5]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[6]),
        .Q(xor_ln124_36_reg_22872[6]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_22872_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_3571_p2[7]),
        .Q(xor_ln124_36_reg_22872[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[0]_i_1 
       (.I0(x_assign_16_reg_22773[0]),
        .I1(x_assign_21_reg_22741[0]),
        .I2(or_ln134_12_fu_3728_p3[0]),
        .I3(x_assign_16_reg_22773[6]),
        .I4(\reg_1834_reg_n_0_[0] ),
        .I5(ct_load_10_reg_22601[0]),
        .O(xor_ln124_37_fu_3782_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[7]_i_1 
       (.I0(x_assign_16_reg_22773[7]),
        .I1(x_assign_21_reg_22741[7]),
        .I2(or_ln134_12_fu_3728_p3[7]),
        .I3(or_ln134_11_fu_3722_p3[7]),
        .I4(\reg_1834_reg_n_0_[7] ),
        .I5(ct_load_10_reg_22601[7]),
        .O(xor_ln124_37_fu_3782_p2[7]));
  FDRE \xor_ln124_37_reg_22921_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[0]),
        .Q(xor_ln124_37_reg_22921[0]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[1]),
        .Q(xor_ln124_37_reg_22921[1]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[2]),
        .Q(xor_ln124_37_reg_22921[2]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[3]),
        .Q(xor_ln124_37_reg_22921[3]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[4]),
        .Q(xor_ln124_37_reg_22921[4]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[5]),
        .Q(xor_ln124_37_reg_22921[5]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[6]),
        .Q(xor_ln124_37_reg_22921[6]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_22921_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_3782_p2[7]),
        .Q(xor_ln124_37_reg_22921[7]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[0]),
        .Q(xor_ln124_38_reg_22878[0]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[1]),
        .Q(xor_ln124_38_reg_22878[1]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[2]),
        .Q(xor_ln124_38_reg_22878[2]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[3]),
        .Q(xor_ln124_38_reg_22878[3]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[4]),
        .Q(xor_ln124_38_reg_22878[4]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[5]),
        .Q(xor_ln124_38_reg_22878[5]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[6]),
        .Q(xor_ln124_38_reg_22878[6]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_22878_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_3598_p2[7]),
        .Q(xor_ln124_38_reg_22878[7]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[0]),
        .Q(xor_ln124_42_reg_22693[0]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[1]),
        .Q(xor_ln124_42_reg_22693[1]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[2]),
        .Q(xor_ln124_42_reg_22693[2]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[3]),
        .Q(xor_ln124_42_reg_22693[3]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[4]),
        .Q(xor_ln124_42_reg_22693[4]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[5]),
        .Q(xor_ln124_42_reg_22693[5]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[6]),
        .Q(xor_ln124_42_reg_22693[6]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_22693_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_2818_p2[7]),
        .Q(xor_ln124_42_reg_22693[7]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[0]),
        .Q(xor_ln124_43_reg_22968[0]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[1]),
        .Q(xor_ln124_43_reg_22968[1]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[2]),
        .Q(xor_ln124_43_reg_22968[2]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[3]),
        .Q(xor_ln124_43_reg_22968[3]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[4]),
        .Q(xor_ln124_43_reg_22968[4]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[5]),
        .Q(xor_ln124_43_reg_22968[5]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[6]),
        .Q(xor_ln124_43_reg_22968[6]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_22968_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4309_p2[7]),
        .Q(xor_ln124_43_reg_22968[7]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[0]),
        .Q(xor_ln124_44_reg_22974[0]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[1]),
        .Q(xor_ln124_44_reg_22974[1]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[2]),
        .Q(xor_ln124_44_reg_22974[2]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[3]),
        .Q(xor_ln124_44_reg_22974[3]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[4]),
        .Q(xor_ln124_44_reg_22974[4]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_368),
        .Q(xor_ln124_44_reg_22974[5]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[6]),
        .Q(xor_ln124_44_reg_22974[6]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_22974_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4338_p2[7]),
        .Q(xor_ln124_44_reg_22974[7]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[0]),
        .Q(xor_ln124_45_reg_22980[0]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[1]),
        .Q(xor_ln124_45_reg_22980[1]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[2]),
        .Q(xor_ln124_45_reg_22980[2]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_203),
        .Q(xor_ln124_45_reg_22980[3]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_202),
        .Q(xor_ln124_45_reg_22980[4]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[5]),
        .Q(xor_ln124_45_reg_22980[5]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[6]),
        .Q(xor_ln124_45_reg_22980[6]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_22980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4367_p2[7]),
        .Q(xor_ln124_45_reg_22980[7]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[0]),
        .Q(xor_ln124_46_reg_22986[0]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[1]),
        .Q(xor_ln124_46_reg_22986[1]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[2]),
        .Q(xor_ln124_46_reg_22986[2]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[3]),
        .Q(xor_ln124_46_reg_22986[3]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[4]),
        .Q(xor_ln124_46_reg_22986[4]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[5]),
        .Q(xor_ln124_46_reg_22986[5]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[6]),
        .Q(xor_ln124_46_reg_22986[6]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_22986_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4397_p2[7]),
        .Q(xor_ln124_46_reg_22986[7]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[0]),
        .Q(xor_ln124_59_reg_23353[0]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_299),
        .Q(xor_ln124_59_reg_23353[1]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[2]),
        .Q(xor_ln124_59_reg_23353[2]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[3]),
        .Q(xor_ln124_59_reg_23353[3]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[4]),
        .Q(xor_ln124_59_reg_23353[4]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[5]),
        .Q(xor_ln124_59_reg_23353[5]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_296),
        .Q(xor_ln124_59_reg_23353[6]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_23353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_6912_p2[7]),
        .Q(xor_ln124_59_reg_23353[7]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_96),
        .Q(xor_ln124_5_reg_22677[0]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_95),
        .Q(xor_ln124_5_reg_22677[1]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_94),
        .Q(xor_ln124_5_reg_22677[2]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_2694_p2[3]),
        .Q(xor_ln124_5_reg_22677[3]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_92),
        .Q(xor_ln124_5_reg_22677[4]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_91),
        .Q(xor_ln124_5_reg_22677[5]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_90),
        .Q(xor_ln124_5_reg_22677[6]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_22677_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_2694_p2[7]),
        .Q(xor_ln124_5_reg_22677[7]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[0]),
        .Q(xor_ln124_60_reg_23359[0]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_316),
        .Q(xor_ln124_60_reg_23359[1]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[2]),
        .Q(xor_ln124_60_reg_23359[2]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[3]),
        .Q(xor_ln124_60_reg_23359[3]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_313),
        .Q(xor_ln124_60_reg_23359[4]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[5]),
        .Q(xor_ln124_60_reg_23359[5]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[6]),
        .Q(xor_ln124_60_reg_23359[6]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_23359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_6941_p2[7]),
        .Q(xor_ln124_60_reg_23359[7]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[0]),
        .Q(xor_ln124_61_reg_23365[0]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[1]),
        .Q(xor_ln124_61_reg_23365[1]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_269),
        .Q(xor_ln124_61_reg_23365[2]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[3]),
        .Q(xor_ln124_61_reg_23365[3]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[4]),
        .Q(xor_ln124_61_reg_23365[4]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[5]),
        .Q(xor_ln124_61_reg_23365[5]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[6]),
        .Q(xor_ln124_61_reg_23365[6]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_23365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_6970_p2[7]),
        .Q(xor_ln124_61_reg_23365[7]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[0]),
        .Q(xor_ln124_62_reg_23371[0]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_258),
        .Q(xor_ln124_62_reg_23371[1]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[2]),
        .Q(xor_ln124_62_reg_23371[2]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_256),
        .Q(xor_ln124_62_reg_23371[3]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[4]),
        .Q(xor_ln124_62_reg_23371[4]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[5]),
        .Q(xor_ln124_62_reg_23371[5]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[6]),
        .Q(xor_ln124_62_reg_23371[6]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_23371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_6999_p2[7]),
        .Q(xor_ln124_62_reg_23371[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[3]_i_1 
       (.I0(or_ln134_28_fu_5251_p3[3]),
        .I1(or_ln134_27_fu_5245_p3[3]),
        .I2(xor_ln124_27_reg_23033[3]),
        .I3(reg_1822[3]),
        .I4(x_assign_43_reg_23079[3]),
        .I5(x_assign_42_reg_23073[3]),
        .O(xor_ln124_67_fu_5290_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[5]_i_1 
       (.I0(or_ln134_28_fu_5251_p3[5]),
        .I1(or_ln134_27_fu_5245_p3[5]),
        .I2(or_ln134_28_fu_5251_p3[7]),
        .I3(x_assign_42_reg_23073[5]),
        .I4(reg_1822[5]),
        .I5(xor_ln124_27_reg_23033[5]),
        .O(xor_ln124_67_fu_5290_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[6]_i_1 
       (.I0(or_ln134_28_fu_5251_p3[6]),
        .I1(or_ln134_27_fu_5245_p3[6]),
        .I2(x_assign_43_reg_23079[6]),
        .I3(x_assign_42_reg_23073[6]),
        .I4(reg_1822[6]),
        .I5(xor_ln124_27_reg_23033[6]),
        .O(xor_ln124_67_fu_5290_p2[6]));
  FDRE \xor_ln124_67_reg_23141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[0]),
        .Q(xor_ln124_67_reg_23141[0]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[1]),
        .Q(xor_ln124_67_reg_23141[1]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[2]),
        .Q(xor_ln124_67_reg_23141[2]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[3]),
        .Q(xor_ln124_67_reg_23141[3]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[4]),
        .Q(xor_ln124_67_reg_23141[4]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[5]),
        .Q(xor_ln124_67_reg_23141[5]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[6]),
        .Q(xor_ln124_67_reg_23141[6]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_23141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5290_p2[7]),
        .Q(xor_ln124_67_reg_23141[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[1]_i_1 
       (.I0(reg_1828[1]),
        .I1(xor_ln124_28_reg_23039[1]),
        .I2(x_assign_42_reg_23073[7]),
        .I3(x_assign_45_reg_23095[7]),
        .I4(x_assign_42_reg_23073[1]),
        .I5(x_assign_43_reg_23079[1]),
        .O(xor_ln124_68_fu_5317_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[3]_i_1 
       (.I0(or_ln134_30_fu_5263_p3[3]),
        .I1(or_ln134_29_fu_5257_p3[3]),
        .I2(xor_ln124_28_reg_23039[3]),
        .I3(reg_1828[3]),
        .I4(x_assign_43_reg_23079[3]),
        .I5(x_assign_42_reg_23073[3]),
        .O(xor_ln124_68_fu_5317_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[4]_i_1 
       (.I0(or_ln134_30_fu_5263_p3[4]),
        .I1(or_ln134_29_fu_5257_p3[4]),
        .I2(or_ln134_28_fu_5251_p3[6]),
        .I3(x_assign_42_reg_23073[4]),
        .I4(reg_1828[4]),
        .I5(xor_ln124_28_reg_23039[4]),
        .O(xor_ln124_68_fu_5317_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[6]_i_1 
       (.I0(x_assign_42_reg_23073[4]),
        .I1(or_ln134_29_fu_5257_p3[6]),
        .I2(x_assign_43_reg_23079[6]),
        .I3(x_assign_42_reg_23073[6]),
        .I4(reg_1828[6]),
        .I5(xor_ln124_28_reg_23039[6]),
        .O(xor_ln124_68_fu_5317_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[7]_i_1 
       (.I0(x_assign_42_reg_23073[5]),
        .I1(or_ln134_29_fu_5257_p3[7]),
        .I2(x_assign_43_reg_23079[7]),
        .I3(x_assign_42_reg_23073[7]),
        .I4(reg_1828[7]),
        .I5(xor_ln124_28_reg_23039[7]),
        .O(xor_ln124_68_fu_5317_p2[7]));
  FDRE \xor_ln124_68_reg_23146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[0]),
        .Q(xor_ln124_68_reg_23146[0]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[1]),
        .Q(xor_ln124_68_reg_23146[1]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[2]),
        .Q(xor_ln124_68_reg_23146[2]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[3]),
        .Q(xor_ln124_68_reg_23146[3]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[4]),
        .Q(xor_ln124_68_reg_23146[4]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[5]),
        .Q(xor_ln124_68_reg_23146[5]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[6]),
        .Q(xor_ln124_68_reg_23146[6]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_23146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5317_p2[7]),
        .Q(xor_ln124_68_reg_23146[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[4]_i_1 
       (.I0(\reg_1834_reg_n_0_[4] ),
        .I1(xor_ln124_29_reg_23045[4]),
        .I2(or_ln134_27_fu_5245_p3[6]),
        .I3(or_ln134_29_fu_5257_p3[6]),
        .I4(or_ln134_28_fu_5251_p3[4]),
        .I5(or_ln134_27_fu_5245_p3[4]),
        .O(xor_ln124_69_fu_5344_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[7]_i_1 
       (.I0(or_ln134_27_fu_5245_p3[1]),
        .I1(x_assign_45_reg_23095[7]),
        .I2(or_ln134_28_fu_5251_p3[7]),
        .I3(or_ln134_27_fu_5245_p3[7]),
        .I4(\reg_1834_reg_n_0_[7] ),
        .I5(xor_ln124_29_reg_23045[7]),
        .O(xor_ln124_69_fu_5344_p2[7]));
  FDRE \xor_ln124_69_reg_23151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[0]),
        .Q(xor_ln124_69_reg_23151[0]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[1]),
        .Q(xor_ln124_69_reg_23151[1]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[2]),
        .Q(xor_ln124_69_reg_23151[2]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[3]),
        .Q(xor_ln124_69_reg_23151[3]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[4]),
        .Q(xor_ln124_69_reg_23151[4]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[5]),
        .Q(xor_ln124_69_reg_23151[5]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[6]),
        .Q(xor_ln124_69_reg_23151[6]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_23151_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5344_p2[7]),
        .Q(xor_ln124_69_reg_23151[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[0]_i_1 
       (.I0(\reg_1850_reg_n_0_[0] ),
        .I1(xor_ln124_30_reg_23051[0]),
        .I2(x_assign_42_reg_23073[6]),
        .I3(x_assign_45_reg_23095[6]),
        .I4(x_assign_40_reg_23057[0]),
        .I5(x_assign_45_reg_23095[0]),
        .O(xor_ln124_70_fu_5371_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[3]_i_1 
       (.I0(or_ln134_29_fu_5257_p3[3]),
        .I1(or_ln134_30_fu_5263_p3[3]),
        .I2(\reg_1850_reg_n_0_[3] ),
        .I3(xor_ln124_30_reg_23051[3]),
        .I4(x_assign_40_reg_23057[3]),
        .I5(x_assign_45_reg_23095[3]),
        .O(xor_ln124_70_fu_5371_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[5]_i_1 
       (.I0(or_ln134_27_fu_5245_p3[7]),
        .I1(or_ln134_29_fu_5257_p3[7]),
        .I2(or_ln134_30_fu_5263_p3[5]),
        .I3(or_ln134_29_fu_5257_p3[5]),
        .I4(\reg_1850_reg_n_0_[5] ),
        .I5(xor_ln124_30_reg_23051[5]),
        .O(xor_ln124_70_fu_5371_p2[5]));
  FDRE \xor_ln124_70_reg_23156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[0]),
        .Q(xor_ln124_70_reg_23156[0]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[1]),
        .Q(xor_ln124_70_reg_23156[1]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[2]),
        .Q(xor_ln124_70_reg_23156[2]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[3]),
        .Q(xor_ln124_70_reg_23156[3]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[4]),
        .Q(xor_ln124_70_reg_23156[4]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[5]),
        .Q(xor_ln124_70_reg_23156[5]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[6]),
        .Q(xor_ln124_70_reg_23156[6]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_23156_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5371_p2[7]),
        .Q(xor_ln124_70_reg_23156[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[1]_i_1 
       (.I0(reg_1871[1]),
        .I1(or_ln134_31_fu_6373_p3[1]),
        .I2(or_ln134_32_fu_6379_p3[1]),
        .I3(x_assign_48_reg_23229[1]),
        .I4(x_assign_50_reg_23251[1]),
        .I5(clefia_s0_U_n_579),
        .O(xor_ln124_75_fu_6419_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_23313[2]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[2]),
        .I1(or_ln134_31_fu_6373_p3[2]),
        .I2(x_assign_48_reg_23229[2]),
        .I3(x_assign_50_reg_23251[2]),
        .I4(reg_1871[2]),
        .I5(clefia_s0_U_n_578),
        .O(xor_ln124_75_fu_6419_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[3]_i_1 
       (.I0(clefia_s0_U_n_577),
        .I1(reg_1871[3]),
        .I2(x_assign_50_reg_23251[3]),
        .I3(x_assign_48_reg_23229[3]),
        .I4(or_ln134_31_fu_6373_p3[3]),
        .I5(or_ln134_32_fu_6379_p3[3]),
        .O(xor_ln124_75_fu_6419_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_23313[6]_i_1 
       (.I0(clefia_s0_U_n_575),
        .I1(reg_1871[6]),
        .I2(or_ln134_32_fu_6379_p3[7]),
        .I3(x_assign_48_reg_23229[6]),
        .I4(or_ln134_31_fu_6373_p3[6]),
        .I5(or_ln134_32_fu_6379_p3[6]),
        .O(xor_ln124_75_fu_6419_p2[6]));
  FDRE \xor_ln124_75_reg_23313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[0]),
        .Q(xor_ln124_75_reg_23313[0]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[1]),
        .Q(xor_ln124_75_reg_23313[1]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[2]),
        .Q(xor_ln124_75_reg_23313[2]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[3]),
        .Q(xor_ln124_75_reg_23313[3]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[4]),
        .Q(xor_ln124_75_reg_23313[4]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[5]),
        .Q(xor_ln124_75_reg_23313[5]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[6]),
        .Q(xor_ln124_75_reg_23313[6]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_23313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_6419_p2[7]),
        .Q(xor_ln124_75_reg_23313[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[0]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[0]),
        .I1(x_assign_49_reg_23235[7]),
        .I2(x_assign_51_reg_23267[0]),
        .I3(or_ln134_31_fu_6373_p3[1]),
        .I4(reg_1858[0]),
        .I5(clefia_s0_U_n_535),
        .O(xor_ln124_76_fu_6447_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[1]_i_1 
       (.I0(clefia_s0_U_n_532),
        .I1(x_assign_49_reg_23235[1]),
        .I2(x_assign_51_reg_23267[1]),
        .I3(or_ln134_32_fu_6379_p3[1]),
        .I4(or_ln134_31_fu_6373_p3[1]),
        .I5(reg_1858[1]),
        .O(xor_ln124_76_fu_6447_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[4]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[4]),
        .I1(or_ln134_31_fu_6373_p3[4]),
        .I2(x_assign_51_reg_23267[4]),
        .I3(or_ln134_31_fu_6373_p3[5]),
        .I4(reg_1858[4]),
        .I5(clefia_s0_U_n_525),
        .O(xor_ln124_76_fu_6447_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[5]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[5]),
        .I1(or_ln134_31_fu_6373_p3[5]),
        .I2(x_assign_51_reg_23267[5]),
        .I3(or_ln134_31_fu_6373_p3[6]),
        .I4(reg_1858[5]),
        .I5(clefia_s0_U_n_523),
        .O(xor_ln124_76_fu_6447_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_23318[7]_i_1 
       (.I0(clefia_s0_U_n_517),
        .I1(reg_1858[7]),
        .I2(x_assign_49_reg_23235[7]),
        .I3(x_assign_51_reg_23267[7]),
        .I4(or_ln134_31_fu_6373_p3[7]),
        .I5(or_ln134_32_fu_6379_p3[7]),
        .O(xor_ln124_76_fu_6447_p2[7]));
  FDRE \xor_ln124_76_reg_23318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[0]),
        .Q(xor_ln124_76_reg_23318[0]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[1]),
        .Q(xor_ln124_76_reg_23318[1]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[2]),
        .Q(xor_ln124_76_reg_23318[2]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[3]),
        .Q(xor_ln124_76_reg_23318[3]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[4]),
        .Q(xor_ln124_76_reg_23318[4]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[5]),
        .Q(xor_ln124_76_reg_23318[5]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[6]),
        .Q(xor_ln124_76_reg_23318[6]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_23318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6447_p2[7]),
        .Q(xor_ln124_76_reg_23318[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[0]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[1]),
        .I1(x_assign_48_reg_23229[0]),
        .I2(x_assign_51_reg_23267[7]),
        .I3(x_assign_48_reg_23229[7]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_536),
        .O(xor_ln124_77_fu_6475_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[1]_i_1 
       (.I0(x_assign_50_reg_23251[1]),
        .I1(x_assign_48_reg_23229[1]),
        .I2(x_assign_51_reg_23267[0]),
        .I3(x_assign_48_reg_23229[0]),
        .I4(\reg_1877_reg_n_0_[1] ),
        .I5(clefia_s0_U_n_533),
        .O(xor_ln124_77_fu_6475_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[3]_i_1 
       (.I0(x_assign_50_reg_23251[3]),
        .I1(x_assign_48_reg_23229[3]),
        .I2(or_ln134_33_fu_6385_p3[3]),
        .I3(or_ln134_34_fu_6391_p3[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_352),
        .O(xor_ln124_77_fu_6475_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[4]_i_1 
       (.I0(\reg_1877_reg_n_0_[4] ),
        .I1(x_assign_48_reg_23229[4]),
        .I2(or_ln134_32_fu_6379_p3[5]),
        .I3(or_ln134_33_fu_6385_p3[4]),
        .I4(or_ln134_34_fu_6391_p3[4]),
        .I5(clefia_s0_U_n_526),
        .O(xor_ln124_77_fu_6475_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[5]_i_1 
       (.I0(clefia_s0_U_n_490),
        .I1(\reg_1877_reg_n_0_[5] ),
        .I2(x_assign_48_reg_23229[4]),
        .I3(x_assign_51_reg_23267[4]),
        .I4(x_assign_48_reg_23229[5]),
        .I5(or_ln134_32_fu_6379_p3[6]),
        .O(xor_ln124_77_fu_6475_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[6]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[7]),
        .I1(x_assign_48_reg_23229[6]),
        .I2(x_assign_51_reg_23267[5]),
        .I3(x_assign_48_reg_23229[5]),
        .I4(\reg_1877_reg_n_0_[6] ),
        .I5(clefia_s1_U_n_517),
        .O(xor_ln124_77_fu_6475_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[7]_i_1 
       (.I0(or_ln134_32_fu_6379_p3[0]),
        .I1(x_assign_48_reg_23229[7]),
        .I2(x_assign_51_reg_23267[6]),
        .I3(x_assign_48_reg_23229[6]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_489),
        .O(xor_ln124_77_fu_6475_p2[7]));
  FDRE \xor_ln124_77_reg_23323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[0]),
        .Q(xor_ln124_77_reg_23323[0]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[1]),
        .Q(xor_ln124_77_reg_23323[1]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[2]),
        .Q(xor_ln124_77_reg_23323[2]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[3]),
        .Q(xor_ln124_77_reg_23323[3]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[4]),
        .Q(xor_ln124_77_reg_23323[4]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[5]),
        .Q(xor_ln124_77_reg_23323[5]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[6]),
        .Q(xor_ln124_77_reg_23323[6]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_23323_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6475_p2[7]),
        .Q(xor_ln124_77_reg_23323[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[0]_i_1 
       (.I0(or_ln134_31_fu_6373_p3[1]),
        .I1(x_assign_51_reg_23267[0]),
        .I2(x_assign_51_reg_23267[7]),
        .I3(x_assign_48_reg_23229[7]),
        .I4(reg_1882[0]),
        .I5(clefia_s0_U_n_534),
        .O(xor_ln124_78_fu_6503_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[1]_i_1 
       (.I0(reg_1882[1]),
        .I1(x_assign_51_reg_23267[0]),
        .I2(x_assign_48_reg_23229[0]),
        .I3(x_assign_51_reg_23267[1]),
        .I4(x_assign_49_reg_23235[1]),
        .I5(clefia_s0_U_n_531),
        .O(xor_ln124_78_fu_6503_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[2]_i_1 
       (.I0(or_ln134_34_fu_6391_p3[2]),
        .I1(or_ln134_33_fu_6385_p3[2]),
        .I2(x_assign_51_reg_23267[2]),
        .I3(x_assign_49_reg_23235[2]),
        .I4(reg_1882[2]),
        .I5(clefia_s0_U_n_529),
        .O(xor_ln124_78_fu_6503_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[3]_i_1 
       (.I0(or_ln134_34_fu_6391_p3[3]),
        .I1(or_ln134_33_fu_6385_p3[3]),
        .I2(x_assign_51_reg_23267[3]),
        .I3(x_assign_49_reg_23235[3]),
        .I4(reg_1882[3]),
        .I5(clefia_s0_U_n_527),
        .O(xor_ln124_78_fu_6503_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[4]_i_1 
       (.I0(or_ln134_34_fu_6391_p3[4]),
        .I1(or_ln134_33_fu_6385_p3[4]),
        .I2(x_assign_51_reg_23267[4]),
        .I3(or_ln134_31_fu_6373_p3[5]),
        .I4(reg_1882[4]),
        .I5(clefia_s1_U_n_518),
        .O(xor_ln124_78_fu_6503_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[6]_i_1 
       (.I0(or_ln134_31_fu_6373_p3[7]),
        .I1(x_assign_51_reg_23267[6]),
        .I2(x_assign_51_reg_23267[5]),
        .I3(x_assign_48_reg_23229[5]),
        .I4(reg_1882[6]),
        .I5(clefia_s0_U_n_518),
        .O(xor_ln124_78_fu_6503_p2[6]));
  FDRE \xor_ln124_78_reg_23328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[0]),
        .Q(xor_ln124_78_reg_23328[0]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[1]),
        .Q(xor_ln124_78_reg_23328[1]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[2]),
        .Q(xor_ln124_78_reg_23328[2]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[3]),
        .Q(xor_ln124_78_reg_23328[3]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[4]),
        .Q(xor_ln124_78_reg_23328[4]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[5]),
        .Q(xor_ln124_78_reg_23328[5]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[6]),
        .Q(xor_ln124_78_reg_23328[6]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_23328_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6503_p2[7]),
        .Q(xor_ln124_78_reg_23328[7]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[0]),
        .Q(xor_ln124_864_reg_25399[0]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[1]),
        .Q(xor_ln124_864_reg_25399[1]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[2]),
        .Q(xor_ln124_864_reg_25399[2]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[3]),
        .Q(xor_ln124_864_reg_25399[3]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[4]),
        .Q(xor_ln124_864_reg_25399[4]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[5]),
        .Q(xor_ln124_864_reg_25399[5]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[6]),
        .Q(xor_ln124_864_reg_25399[6]),
        .R(1'b0));
  FDRE \xor_ln124_864_reg_25399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_864_fu_21109_p2[7]),
        .Q(xor_ln124_864_reg_25399[7]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[0]),
        .Q(xor_ln124_91_reg_23689[0]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_293),
        .Q(xor_ln124_91_reg_23689[1]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[2]),
        .Q(xor_ln124_91_reg_23689[2]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[3]),
        .Q(xor_ln124_91_reg_23689[3]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[4]),
        .Q(xor_ln124_91_reg_23689[4]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[5]),
        .Q(xor_ln124_91_reg_23689[5]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_290),
        .Q(xor_ln124_91_reg_23689[6]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_23689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9184_p2[7]),
        .Q(xor_ln124_91_reg_23689[7]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[0]),
        .Q(xor_ln124_92_reg_23695[0]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_284),
        .Q(xor_ln124_92_reg_23695[1]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[2]),
        .Q(xor_ln124_92_reg_23695[2]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[3]),
        .Q(xor_ln124_92_reg_23695[3]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_281),
        .Q(xor_ln124_92_reg_23695[4]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[5]),
        .Q(xor_ln124_92_reg_23695[5]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[6]),
        .Q(xor_ln124_92_reg_23695[6]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_23695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9213_p2[7]),
        .Q(xor_ln124_92_reg_23695[7]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[0]),
        .Q(xor_ln124_93_reg_23701[0]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[1]),
        .Q(xor_ln124_93_reg_23701[1]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_237),
        .Q(xor_ln124_93_reg_23701[2]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[3]),
        .Q(xor_ln124_93_reg_23701[3]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[4]),
        .Q(xor_ln124_93_reg_23701[4]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[5]),
        .Q(xor_ln124_93_reg_23701[5]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[6]),
        .Q(xor_ln124_93_reg_23701[6]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_23701_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9242_p2[7]),
        .Q(xor_ln124_93_reg_23701[7]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[0]),
        .Q(xor_ln124_94_reg_23707[0]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_226),
        .Q(xor_ln124_94_reg_23707[1]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[2]),
        .Q(xor_ln124_94_reg_23707[2]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_224),
        .Q(xor_ln124_94_reg_23707[3]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[4]),
        .Q(xor_ln124_94_reg_23707[4]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[5]),
        .Q(xor_ln124_94_reg_23707[5]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[6]),
        .Q(xor_ln124_94_reg_23707[6]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_23707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9271_p2[7]),
        .Q(xor_ln124_94_reg_23707[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[4]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[4]),
        .I1(or_ln134_44_fu_7523_p3[4]),
        .I2(or_ln134_44_fu_7523_p3[6]),
        .I3(x_assign_66_reg_23393[4]),
        .I4(xor_ln124_59_reg_23353[4]),
        .I5(reg_1858[4]),
        .O(xor_ln124_99_fu_7562_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[5]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[5]),
        .I1(or_ln134_44_fu_7523_p3[5]),
        .I2(or_ln134_44_fu_7523_p3[7]),
        .I3(x_assign_66_reg_23393[5]),
        .I4(xor_ln124_59_reg_23353[5]),
        .I5(reg_1858[5]),
        .O(xor_ln124_99_fu_7562_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[7]_i_1 
       (.I0(or_ln134_44_fu_7523_p3[7]),
        .I1(or_ln134_43_fu_7517_p3[7]),
        .I2(x_assign_67_reg_23399[7]),
        .I3(x_assign_66_reg_23393[7]),
        .I4(xor_ln124_59_reg_23353[7]),
        .I5(reg_1858[7]),
        .O(xor_ln124_99_fu_7562_p2[7]));
  FDRE \xor_ln124_99_reg_23461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[0]),
        .Q(xor_ln124_99_reg_23461[0]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[1]),
        .Q(xor_ln124_99_reg_23461[1]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[2]),
        .Q(xor_ln124_99_reg_23461[2]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[3]),
        .Q(xor_ln124_99_reg_23461[3]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[4]),
        .Q(xor_ln124_99_reg_23461[4]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[5]),
        .Q(xor_ln124_99_reg_23461[5]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[6]),
        .Q(xor_ln124_99_reg_23461[6]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_23461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_7562_p2[7]),
        .Q(xor_ln124_99_reg_23461[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    clefia_s0_ce0,
    q3_reg_0,
    q3_reg_1,
    q4_reg_0,
    D,
    q4_reg_1,
    q3_reg_2,
    q4_reg_2,
    q3_reg_3,
    q4_reg_3,
    q3_reg_4,
    q4_reg_4,
    \ap_CS_fsm_reg[10] ,
    q2_reg_0,
    q3_reg_5,
    q3_reg_6,
    \ap_CS_fsm_reg[15] ,
    ap_enable_reg_pp0_iter2_reg,
    \xor_ln124_157_reg_24312_reg[7] ,
    \xor_ln124_123_reg_24025_reg[7] ,
    \xor_ln124_109_reg_23659_reg[7] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    \xor_ln124_109_reg_23659_reg[2] ,
    \xor_ln124_237_reg_24962_reg[7] ,
    \xor_ln124_109_reg_23659_reg[0] ,
    \ap_CS_fsm_reg[12] ,
    ap_enable_reg_pp0_iter2_reg_2,
    ap_enable_reg_pp0_iter2_reg_3,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[2] ,
    \x_assign_103_reg_24183_reg[0] ,
    \xor_ln124_155_reg_24300_reg[5] ,
    \x_assign_103_reg_24183_reg[1] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[15]_0 ,
    \xor_ln124_107_reg_23649_reg[5] ,
    \xor_ln124_107_reg_23649_reg[6] ,
    \xor_ln124_107_reg_23649_reg[7] ,
    \xor_ln124_109_reg_23659_reg[1] ,
    \xor_ln124_109_reg_23659_reg[3] ,
    \trunc_ln134_170_reg_24167_reg[3] ,
    \trunc_ln134_170_reg_24167_reg[4] ,
    \xor_ln124_109_reg_23659_reg[6] ,
    \ap_CS_fsm_reg[7] ,
    \reg_1882_reg[7] ,
    \x_assign_102_reg_24177_reg[3] ,
    \x_assign_102_reg_24177_reg[2] ,
    \ap_CS_fsm_reg[9] ,
    q3_reg_7,
    \xor_ln124_93_reg_23701_reg[7] ,
    \ap_CS_fsm_reg[13]_0 ,
    \reg_1889_reg[7] ,
    \ap_CS_fsm_reg[11] ,
    \xor_ln124_91_reg_23689_reg[7] ,
    \x_assign_54_reg_23517_reg[2] ,
    \reg_1889_reg[7]_0 ,
    \ap_CS_fsm_reg[0] ,
    \reg_1895_reg[7] ,
    \ap_CS_fsm_reg[0]_0 ,
    \trunc_ln134_297_reg_25184_reg[4] ,
    \reg_1904_reg[7] ,
    \trunc_ln134_297_reg_25184_reg[3] ,
    \x_assign_174_reg_25156_reg[6] ,
    \reg_1895_reg[7]_0 ,
    \xor_ln124_204_reg_24621_reg[7] ,
    \x_116_reg_24992_reg[7] ,
    \reg_1889_reg[3] ,
    \reg_1858_reg[5] ,
    \reg_1882_reg[7]_0 ,
    \trunc_ln134_134_reg_23865_reg[2] ,
    q2_reg_1,
    \trunc_ln134_130_reg_23843_reg[4] ,
    \ap_CS_fsm_reg[15]_1 ,
    \xor_ln124_77_reg_23323_reg[7] ,
    \xor_ln124_198_reg_24459_reg[7] ,
    \xor_ln124_70_reg_23156_reg[7] ,
    \xor_ln124_230_reg_24779_reg[7] ,
    \xor_ln124_166_reg_24150_reg[7] ,
    \xor_ln124_102_reg_23476_reg[7] ,
    \xor_ln124_38_reg_22878_reg[7] ,
    \xor_ln124_19_reg_22804_reg[4] ,
    q2_reg_2,
    q2_reg_3,
    \xor_ln124_195_reg_24444_reg[3] ,
    \xor_ln124_67_reg_23141_reg[3] ,
    q2_reg_4,
    \xor_ln124_35_reg_22916_reg[3] ,
    q2_reg_5,
    q2_reg_6,
    q2_reg_7,
    q2_reg_8,
    q2_reg_9,
    q2_reg_10,
    q2_reg_11,
    q1_reg,
    q2_reg_12,
    \x_assign_123_reg_24240_reg[7] ,
    q2_reg_13,
    q2_reg_14,
    q2_reg_15,
    \ct_load_9_reg_22570_reg[7] ,
    q4_reg_5,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    \ct_load_10_reg_22601_reg[6] ,
    q3_reg_8,
    \xor_ln124_20_reg_22846_reg[7] ,
    q3_reg_9,
    \xor_ln124_29_reg_23045_reg[6] ,
    \xor_ln124_61_reg_23365_reg[6] ,
    \xor_ln124_189_reg_24668_reg[7] ,
    \trunc_ln134_219_reg_24522_reg[4] ,
    \trunc_ln134_219_reg_24522_reg[3] ,
    \x_assign_160_reg_24680_reg[3] ,
    \xor_ln124_142_reg_24000_reg[0] ,
    q3_reg_10,
    q2_reg_16,
    q3_reg_11,
    q2_reg_17,
    x_assign_65_fu_7081_p3,
    q1_reg_0,
    q2_reg_18,
    \xor_ln124_259_reg_25105_reg[7] ,
    q2_reg_19,
    q3_reg_12,
    q2_reg_20,
    q3_reg_13,
    x_assign_68_fu_7241_p3,
    q2_reg_21,
    q3_reg_14,
    \trunc_ln134_34_reg_22862_reg[0] ,
    \xor_ln124_27_reg_23033_reg[7] ,
    \reg_1858_reg[6] ,
    \xor_ln124_140_reg_23990_reg[7] ,
    \xor_ln124_187_reg_24656_reg[6] ,
    q4_reg_6,
    q4_reg_7,
    q2_reg_22,
    q2_reg_23,
    q2_reg_24,
    \xor_ln124_46_reg_22986_reg[7] ,
    \xor_ln124_13_reg_22730_reg[7] ,
    \or_ln134_19_reg_23187_reg[5] ,
    \trunc_ln134_90_reg_23507_reg[3] ,
    \xor_ln124_173_reg_24288_reg[7] ,
    \xor_ln124_173_reg_24288_reg[6] ,
    \xor_ln124_172_reg_24282_reg[5] ,
    \trunc_ln134_250_reg_24810_reg[4] ,
    \trunc_ln134_250_reg_24810_reg[3] ,
    \xor_ln124_173_reg_24288_reg[3] ,
    \trunc_ln134_254_reg_24832_reg[1] ,
    \trunc_ln134_257_reg_24848_reg[1] ,
    \x_assign_151_reg_24826_reg[2] ,
    \xor_ln124_173_reg_24288_reg[1] ,
    \xor_ln124_173_reg_24288_reg[0] ,
    \xor_ln124_43_reg_22968_reg[7] ,
    \xor_ln124_43_reg_22968_reg[6] ,
    \xor_ln124_43_reg_22968_reg[4] ,
    \x_assign_54_reg_23517_reg[3] ,
    \xor_ln124_43_reg_22968_reg[2] ,
    \x_assign_55_reg_23523_reg[0] ,
    \xor_ln124_171_reg_24276_reg[7] ,
    \xor_ln124_171_reg_24276_reg[6] ,
    \xor_ln124_171_reg_24276_reg[5] ,
    \xor_ln124_171_reg_24276_reg[4] ,
    \x_assign_151_reg_24826_reg[3] ,
    \xor_ln124_171_reg_24276_reg[2] ,
    \x_assign_150_reg_24820_reg[1] ,
    \xor_ln124_14_reg_22762_reg[7] ,
    \xor_ln124_11_reg_22704_reg[7] ,
    \xor_ln124_14_reg_22762_reg[6] ,
    \reg_1858_reg[6]_0 ,
    \xor_ln124_11_reg_22704_reg[6] ,
    \xor_ln124_11_reg_22704_reg[5] ,
    \or_ln134_21_reg_23217_reg[7] ,
    \xor_ln124_11_reg_22704_reg[4] ,
    \or_ln134_19_reg_23187_reg[4] ,
    \x_assign_33_reg_23211_reg[3] ,
    \x_assign_30_reg_23193_reg[3] ,
    \x_assign_33_reg_23211_reg[2] ,
    \x_assign_30_reg_23193_reg[2] ,
    \x_assign_28_reg_23181_reg[1] ,
    \x_assign_31_reg_23199_reg[1] ,
    \xor_ln124_13_reg_22730_reg[1] ,
    \x_assign_28_reg_23181_reg[0] ,
    \x_assign_31_reg_23199_reg[0] ,
    \xor_ln124_13_reg_22730_reg[0] ,
    \xor_ln124_76_reg_23318_reg[7] ,
    \xor_ln124_78_reg_23328_reg[6] ,
    \xor_ln124_76_reg_23318_reg[6] ,
    \trunc_ln134_137_reg_23881_reg[4] ,
    \xor_ln124_76_reg_23318_reg[5] ,
    \trunc_ln134_137_reg_23881_reg[3] ,
    \xor_ln124_76_reg_23318_reg[4] ,
    \trunc_ln134_139_reg_23891_reg[2] ,
    \x_assign_78_reg_23853_reg[3] ,
    \trunc_ln134_139_reg_23891_reg[1] ,
    \x_assign_78_reg_23853_reg[7] ,
    \x_assign_79_reg_23859_reg[1] ,
    \x_assign_79_reg_23859_reg[0] ,
    \xor_ln124_78_reg_23328_reg[0] ,
    \xor_ln124_142_reg_24000_reg[7] ,
    \xor_ln124_140_reg_23990_reg[6] ,
    \xor_ln124_142_reg_24000_reg[6] ,
    \xor_ln124_140_reg_23990_reg[5] ,
    \xor_ln124_140_reg_23990_reg[4] ,
    \trunc_ln134_217_reg_24434_reg[2] ,
    \x_assign_126_reg_24500_reg[3] ,
    \trunc_ln134_217_reg_24434_reg[1] ,
    \x_assign_126_reg_24500_reg[2] ,
    \xor_ln124_142_reg_24000_reg[1] ,
    \x_assign_127_reg_24506_reg[1] ,
    \x_assign_127_reg_24506_reg[0] ,
    \xor_ln124_206_reg_24631_reg[7] ,
    \xor_ln124_206_reg_24631_reg[6] ,
    \xor_ln124_204_reg_24621_reg[6] ,
    \xor_ln124_204_reg_24621_reg[5] ,
    \xor_ln124_204_reg_24621_reg[4] ,
    \xor_ln124_204_reg_24621_reg[3] ,
    \xor_ln124_206_reg_24631_reg[3] ,
    \x_assign_174_reg_25156_reg[2] ,
    \trunc_ln134_299_reg_25194_reg[1] ,
    \x_assign_174_reg_25156_reg[7] ,
    \x_assign_175_reg_25162_reg[1] ,
    \x_assign_175_reg_25162_reg[0] ,
    \xor_ln124_5_reg_22677_reg[6] ,
    \xor_ln124_5_reg_22677_reg[5] ,
    \x_assign_30_reg_23193_reg[3]_0 ,
    \x_assign_30_reg_23193_reg[2]_0 ,
    \x_assign_31_reg_23199_reg[1]_0 ,
    \xor_ln124_75_reg_23313_reg[5] ,
    \x_assign_79_reg_23859_reg[1]_0 ,
    q3_reg_15,
    q3_reg_16,
    q3_reg_17,
    ap_clk,
    clefia_s0_ce3,
    clefia_s0_ce4,
    ADDRARDADDR,
    \xor_ln124_46_reg_22986_reg[7]_0 ,
    \xor_ln124_46_reg_22986_reg[1] ,
    \xor_ln124_46_reg_22986_reg[7]_1 ,
    \xor_ln124_46_reg_22986_reg[2] ,
    \xor_ln124_46_reg_22986_reg[3] ,
    \xor_ln124_46_reg_22986_reg[4] ,
    \xor_ln124_46_reg_22986_reg[5] ,
    Q,
    \reg_1816_reg[7] ,
    ap_enable_reg_pp0_iter2,
    \reg_1864_reg[0] ,
    \reg_1877_reg[0] ,
    \reg_1871_reg[0] ,
    \reg_1850_reg[7] ,
    \reg_1828_reg[0] ,
    \reg_1850_reg[7]_0 ,
    \reg_1850_reg[4] ,
    q2_reg_25,
    q3_reg_18,
    q3_reg_19,
    q3_reg_i_23_0,
    q3_reg_i_23_1,
    q3_reg_20,
    q3_reg_21,
    q3_reg_22,
    q3_reg_i_46_0,
    q3_reg_23,
    q3_reg_24,
    q3_reg_25,
    q3_reg_i_51_0,
    q3_reg_26,
    q3_reg_i_54_0,
    q3_reg_27,
    q3_reg_28,
    q3_reg_29,
    q3_reg_30,
    q3_reg_31,
    q3_reg_32,
    q3_reg_i_43_0,
    q3_reg_33,
    q3_reg_34,
    q3_reg_35,
    q3_reg_i_37_0,
    q3_reg_36,
    q3_reg_37,
    q3_reg_i_28_0,
    q3_reg_38,
    q3_reg_i_23_2,
    q2_reg_26,
    q2_reg_27,
    q2_reg_i_24_0,
    q2_reg_i_24_1,
    q2_reg_28,
    q2_reg_29,
    q2_reg_30,
    q2_reg_31,
    q2_reg_32,
    q2_reg_33,
    q2_reg_34,
    q2_reg_35,
    q2_reg_36,
    q2_reg_i_32_0,
    q2_reg_37,
    q2_reg_i_29_0,
    q2_reg_38,
    q2_reg_i_24_2,
    q2_reg_39,
    q2_reg_40,
    q3_reg_39,
    q3_reg_40,
    q2_reg_41,
    q2_reg_42,
    q2_reg_43,
    q2_reg_44,
    q2_reg_45,
    q2_reg_46,
    q2_reg_47,
    \reg_1828_reg[0]_0 ,
    q2_reg_i_58_0,
    \xor_ln124_133_reg_23807_reg[7] ,
    \xor_ln124_133_reg_23807_reg[7]_0 ,
    or_ln134_61_fu_9801_p3,
    or_ln134_59_fu_9789_p3,
    or_ln134_60_fu_9795_p3,
    q3_reg_i_55_0,
    \xor_ln124_131_reg_23797_reg[7] ,
    \xor_ln124_131_reg_23797_reg[7]_0 ,
    x_assign_90_reg_23729,
    x_assign_91_reg_23735,
    q2_reg_i_65__0_0,
    q3_reg_i_62_0,
    q2_reg_i_70_0,
    q3_reg_i_67_0,
    q2_reg_i_74_0,
    q3_reg_i_72_0,
    q2_reg_i_76_0,
    \xor_ln124_133_reg_23807_reg[3] ,
    \xor_ln124_133_reg_23807_reg[3]_0 ,
    q3_reg_i_74_0,
    q2_reg_i_81_0,
    q2_reg_i_86_0,
    q3_reg_i_86_0,
    q2_reg_i_91_0,
    q3_reg_i_91_0,
    q3_reg_i_56_0,
    q3_reg_41,
    ap_enable_reg_pp0_iter3,
    q2_reg_i_61_0,
    \xor_ln124_110_reg_23664_reg[7] ,
    q2_reg_48,
    q2_reg_49,
    q2_reg_50,
    q2_reg_i_38__0_0,
    q2_reg_51,
    \reg_1816_reg[0] ,
    q2_reg_52,
    q2_reg_i_52__0_0,
    q2_reg_53,
    q2_reg_54,
    \xor_ln124_222_reg_25010_reg[7] ,
    \xor_ln124_222_reg_25010_reg[2] ,
    \xor_ln124_94_reg_23707_reg[7] ,
    \xor_ln124_253_reg_25341_reg[7] ,
    \xor_ln124_190_reg_24674_reg[7] ,
    \xor_ln124_126_reg_24043_reg[7] ,
    \xor_ln124_62_reg_23371_reg[7] ,
    \xor_ln124_43_reg_22968_reg[2]_0 ,
    \xor_ln124_43_reg_22968_reg[4]_0 ,
    \xor_ln124_43_reg_22968_reg[2]_1 ,
    \xor_ln124_250_reg_25323_reg[3] ,
    \xor_ln124_187_reg_24656_reg[3] ,
    \x_116_reg_24992_reg[3] ,
    \xor_ln124_91_reg_23689_reg[3] ,
    \xor_ln124_123_reg_24025_reg[3] ,
    \xor_ln124_59_reg_23353_reg[3] ,
    \xor_ln124_43_reg_22968_reg[4]_1 ,
    \xor_ln124_43_reg_22968_reg[4]_2 ,
    \xor_ln124_78_reg_23328_reg[7] ,
    \xor_ln124_59_reg_23353_reg[3]_0 ,
    \xor_ln124_59_reg_23353_reg[3]_1 ,
    \xor_ln124_92_reg_23695_reg[7] ,
    \xor_ln124_92_reg_23695_reg[3] ,
    \xor_ln124_251_reg_25329_reg[7] ,
    \xor_ln124_188_reg_24662_reg[7] ,
    \xor_ln124_124_reg_24031_reg[7] ,
    \xor_ln124_60_reg_23359_reg[7] ,
    \xor_ln124_220_reg_24998_reg[7] ,
    x_assign_123_reg_24240,
    \xor_ln124_172_reg_24282_reg[3] ,
    \xor_ln124_172_reg_24282_reg[4] ,
    \xor_ln124_172_reg_24282_reg[4]_0 ,
    \xor_ln124_172_reg_24282_reg[5]_0 ,
    \xor_ln124_36_reg_22872_reg[7] ,
    x_assign_18_reg_22815,
    \xor_ln124_36_reg_22872_reg[7]_0 ,
    x_assign_21_reg_22741,
    \xor_ln124_38_reg_22878_reg[7]_0 ,
    x_assign_16_reg_22773,
    q3_reg_i_21_0,
    q3_reg_i_21_1,
    q3_reg_i_94_0,
    \xor_ln124_171_reg_24276_reg[7]_0 ,
    or_ln134_11_fu_3722_p3,
    or_ln134_12_fu_3728_p3,
    q3_reg_i_21_2,
    \xor_ln124_36_reg_22872_reg[5] ,
    \xor_ln124_36_reg_22872_reg[5]_0 ,
    q3_reg_42,
    q3_reg_i_21_3,
    q3_reg_43,
    \xor_ln124_44_reg_22974_reg[7] ,
    \xor_ln124_44_reg_22974_reg[2] ,
    q2_reg_i_138_0,
    or_ln134_43_fu_7517_p3,
    or_ln134_44_fu_7523_p3,
    or_ln134_45_fu_7529_p3,
    q2_reg_i_174_0,
    q2_reg_i_174_1,
    x_assign_67_reg_23399,
    \xor_ln124_229_reg_24774_reg[7] ,
    or_ln134_107_fu_16610_p3,
    or_ln134_108_fu_16616_p3,
    or_ln134_109_fu_16622_p3,
    q2_reg_55,
    q4_reg_i_109,
    q4_reg_i_109_0,
    x_assign_163_reg_24702,
    \xor_ln124_864_reg_25399_reg[4] ,
    \xor_ln124_158_reg_24318_reg[7] ,
    \xor_ln124_158_reg_24318_reg[7]_0 ,
    \xor_ln124_158_reg_24318_reg[5] ,
    \xor_ln124_158_reg_24318_reg[4] ,
    \xor_ln124_297_reg_25559_reg[7] ,
    \xor_ln124_156_reg_24306_reg[7] ,
    \xor_ln124_156_reg_24306_reg[4] ,
    \xor_ln124_295_reg_25549_reg[7] ,
    \xor_ln124_158_reg_24318_reg[3] ,
    \xor_ln124_156_reg_24306_reg[3] ,
    \xor_ln124_156_reg_24306_reg[2] ,
    x_assign_70_fu_7359_p3,
    \xor_ln124_35_reg_22916_reg[7] ,
    \xor_ln124_35_reg_22916_reg[3]_0 ,
    \xor_ln124_172_reg_24282_reg[6] ,
    q3_reg_i_134_0,
    q3_reg_i_130_0,
    x_assign_66_reg_23393,
    \xor_ln124_163_reg_24133_reg[7] ,
    \xor_ln124_163_reg_24133_reg[7]_0 ,
    x_assign_114_reg_24065,
    x_assign_115_reg_24071,
    or_ln134_75_fu_12061_p3,
    or_ln134_76_fu_12067_p3,
    q3_reg_i_134_1,
    x_assign_162_reg_24696,
    \xor_ln124_42_reg_22693_reg[5] ,
    \xor_ln124_42_reg_22693_reg[3] ,
    \xor_ln124_172_reg_24282_reg[7] ,
    ap_enable_reg_pp0_iter1,
    \xor_ln124_156_reg_24306_reg[5] ,
    q2_reg_i_138_1,
    or_ln134_27_fu_5245_p3,
    or_ln134_28_fu_5251_p3,
    x_assign_45_reg_23095,
    or_ln134_29_fu_5257_p3,
    \xor_ln124_69_reg_23151_reg[3] ,
    x_assign_43_reg_23079,
    \xor_ln124_197_reg_24454_reg[7] ,
    or_ln134_91_fu_14456_p3,
    or_ln134_92_fu_14462_p3,
    or_ln134_93_fu_14468_p3,
    \xor_ln124_197_reg_24454_reg[3] ,
    \xor_ln124_197_reg_24454_reg[3]_0 ,
    x_assign_139_reg_24371,
    \xor_ln124_260_reg_25110_reg[7] ,
    \xor_ln124_260_reg_25110_reg[7]_0 ,
    or_ln134_123_fu_18876_p3,
    or_ln134_124_fu_18882_p3,
    x_assign_189_reg_25054,
    x_assign_184_reg_25016,
    or_ln134_125_fu_18888_p3,
    x_assign_187_reg_25038,
    \xor_ln124_67_reg_23141_reg[7] ,
    x_assign_42_reg_23073,
    q3_reg_i_127_0,
    x_assign_138_reg_24365,
    \xor_ln124_258_reg_25100_reg[7] ,
    x_assign_186_reg_25032,
    or_ln134_126_fu_18894_p3,
    \xor_ln124_238_reg_24967_reg[7] ,
    x_assign_75_reg_23603,
    x_assign_73_reg_23571,
    x_assign_72_reg_23565,
    q2_reg_56,
    \xor_ln124_110_reg_23664_reg[7]_0 ,
    or_ln134_37_fu_8481_p3,
    or_ln134_35_fu_8469_p3,
    or_ln134_38_fu_8487_p3,
    or_ln134_47_fu_8645_p3,
    q2_reg_57,
    q2_reg_58,
    or_ln134_48_fu_8651_p3,
    \xor_ln124_236_reg_24957_reg[7] ,
    q2_reg_59,
    q2_reg_i_168_0,
    q2_reg_i_168_1,
    \xor_ln124_109_reg_23659_reg[4] ,
    \xor_ln124_109_reg_23659_reg[4]_0 ,
    x_assign_54_reg_23517,
    x_assign_55_reg_23523,
    q2_reg_i_27__0_0,
    q2_reg_i_52__0_1,
    \xor_ln124_173_reg_24288_reg[7]_0 ,
    or_ln134_67_fu_12782_p3,
    or_ln134_68_fu_12788_p3,
    or_ln134_69_fu_12794_p3,
    \xor_ln124_173_reg_24288_reg[3]_0 ,
    \xor_ln124_173_reg_24288_reg[3]_1 ,
    x_assign_103_reg_24183,
    \xor_ln124_172_reg_24282_reg[1] ,
    \xor_ln124_236_reg_24957_reg[7]_0 ,
    or_ln134_111_fu_17738_p3,
    x_assign_171_reg_24906,
    or_ln134_112_fu_17744_p3,
    \xor_ln124_238_reg_24967_reg[7]_0 ,
    x_assign_168_reg_24868,
    q2_reg_i_24_3,
    q2_reg_i_24_4,
    \xor_ln124_237_reg_24962_reg[7]_0 ,
    or_ln134_99_fu_17562_p3,
    or_ln134_100_fu_17568_p3,
    or_ln134_101_fu_17574_p3,
    q3_reg_i_59_0,
    q2_reg_i_67_0,
    q2_reg_i_71_0,
    x_assign_150_reg_24820,
    \xor_ln124_236_reg_24957_reg[5] ,
    q3_reg_i_69_0,
    \xor_ln124_238_reg_24967_reg[4] ,
    \xor_ln124_238_reg_24967_reg[4]_0 ,
    \xor_ln124_238_reg_24967_reg[4]_1 ,
    \xor_ln124_236_reg_24957_reg[3] ,
    \xor_ln124_236_reg_24957_reg[3]_0 ,
    q2_reg_i_78_0,
    \xor_ln124_237_reg_24962_reg[3] ,
    \xor_ln124_237_reg_24962_reg[3]_0 ,
    x_assign_151_reg_24826,
    \xor_ln124_236_reg_24957_reg[1] ,
    q2_reg_i_88_0,
    q3_reg_i_88_0,
    x_assign_170_reg_24890,
    q2_reg_i_92_0,
    \xor_ln124_276_reg_25514_reg[7] ,
    or_ln134_131_fu_21773_p3,
    or_ln134_132_fu_21779_p3,
    x_assign_201_reg_25483,
    or_ln134_133_fu_21785_p3,
    \xor_ln124_276_reg_25514_reg[3] ,
    x_assign_199_reg_25467,
    q3_reg_44,
    q3_reg_45,
    \xor_ln124_107_reg_23649_reg[7]_0 ,
    q3_reg_46,
    q3_reg_i_36_0,
    q3_reg_47,
    q3_reg_i_53_0,
    \xor_ln124_171_reg_24276_reg[7]_1 ,
    x_assign_102_reg_24177,
    q3_reg_i_23_3,
    \xor_ln124_235_reg_24952_reg[7] ,
    q3_reg_i_51_1,
    x_assign_48_reg_23229,
    x_assign_51_reg_23267,
    x_assign_49_reg_23235,
    or_ln134_32_fu_6379_p3,
    or_ln134_31_fu_6373_p3,
    \xor_ln124_76_reg_23318_reg[7]_0 ,
    \xor_ln124_76_reg_23318_reg[7]_1 ,
    x_assign_30_reg_23193,
    x_assign_31_reg_23199,
    or_ln134_21_reg_23217,
    or_ln134_22_reg_23223,
    \xor_ln124_78_reg_23328_reg[7]_0 ,
    or_ln134_19_reg_23187,
    \xor_ln124_77_reg_23323_reg[7]_0 ,
    \xor_ln124_77_reg_23323_reg[5] ,
    q2_reg_i_74_1,
    q2_reg_i_74_2,
    q2_reg_i_74_3,
    \xor_ln124_78_reg_23328_reg[3] ,
    \xor_ln124_78_reg_23328_reg[3]_0 ,
    q3_reg_i_86_1,
    q2_reg_i_27__0_1,
    x_assign_97_reg_23907,
    x_assign_99_reg_23939,
    x_assign_96_reg_23901,
    or_ln134_63_fu_10917_p3,
    or_ln134_64_fu_10923_p3,
    \xor_ln124_141_reg_23995_reg[7] ,
    or_ln134_51_fu_10741_p3,
    x_assign_79_reg_23859,
    or_ln134_53_fu_10753_p3,
    \xor_ln124_140_reg_23990_reg[7]_0 ,
    x_assign_78_reg_23853,
    or_ln134_54_fu_10759_p3,
    \xor_ln124_142_reg_24000_reg[6]_0 ,
    \xor_ln124_141_reg_23995_reg[5] ,
    q2_reg_i_167_0,
    q2_reg_i_167_1,
    \xor_ln124_141_reg_23995_reg[3] ,
    \xor_ln124_141_reg_23995_reg[3]_0 ,
    q3_reg_i_79_0,
    or_ln134_96_fu_15472_p3,
    or_ln134_95_fu_15466_p3,
    x_assign_147_reg_24570,
    x_assign_144_reg_24532,
    \xor_ln124_206_reg_24631_reg[7]_0 ,
    or_ln134_85_fu_15302_p3,
    or_ln134_83_fu_15290_p3,
    x_assign_126_reg_24500,
    \xor_ln124_204_reg_24621_reg[7]_0 ,
    x_assign_127_reg_24506,
    or_ln134_84_fu_15296_p3,
    \xor_ln124_204_reg_24621_reg[5]_0 ,
    q2_reg_i_165_0,
    q2_reg_i_165_1,
    \xor_ln124_204_reg_24621_reg[3]_0 ,
    \xor_ln124_206_reg_24631_reg[3]_0 ,
    \xor_ln124_206_reg_24631_reg[3]_1 ,
    x_assign_146_reg_24554,
    or_ln134_129_fu_20016_p3,
    x_assign_192_reg_25204,
    x_assign_195_reg_25242,
    or_ln134_127_fu_20004_p3,
    or_ln134_128_fu_20010_p3,
    \xor_ln124_269_reg_25298_reg[7] ,
    x_assign_177_reg_25178,
    or_ln134_115_fu_19828_p3,
    or_ln134_117_fu_19840_p3,
    x_assign_174_reg_25156,
    q1_reg_1,
    x_assign_175_reg_25162,
    q2_reg_60,
    or_ln134_116_fu_19834_p3,
    q2_reg_i_163_0,
    \xor_ln124_267_reg_25288_reg[3] ,
    q2_reg_61,
    x_assign_194_reg_25226,
    \xor_ln124_75_reg_23313_reg[6] ,
    \xor_ln124_139_reg_23985_reg[5] ,
    q2_reg_i_27__0_2,
    \xor_ln124_253_reg_25341_reg[4] ,
    \xor_ln124_253_reg_25341_reg[3] ,
    q3_reg_48,
    q3_reg_49,
    q3_reg_50,
    q2_reg_i_44_0,
    q2_reg_i_47_0,
    q3_reg_i_32_0);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output clefia_s0_ce0;
  output [7:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [5:0]q4_reg_0;
  output [7:0]D;
  output [2:0]q4_reg_1;
  output q3_reg_2;
  output q4_reg_2;
  output q3_reg_3;
  output q4_reg_3;
  output q3_reg_4;
  output q4_reg_4;
  output [7:0]\ap_CS_fsm_reg[10] ;
  output [7:0]q2_reg_0;
  output [7:0]q3_reg_5;
  output [7:0]q3_reg_6;
  output \ap_CS_fsm_reg[15] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [7:0]\xor_ln124_157_reg_24312_reg[7] ;
  output [3:0]\xor_ln124_123_reg_24025_reg[7] ;
  output \xor_ln124_109_reg_23659_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter2_reg_1;
  output \xor_ln124_109_reg_23659_reg[2] ;
  output [7:0]\xor_ln124_237_reg_24962_reg[7] ;
  output \xor_ln124_109_reg_23659_reg[0] ;
  output \ap_CS_fsm_reg[12] ;
  output ap_enable_reg_pp0_iter2_reg_2;
  output ap_enable_reg_pp0_iter2_reg_3;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[2] ;
  output \x_assign_103_reg_24183_reg[0] ;
  output [3:0]\xor_ln124_155_reg_24300_reg[5] ;
  output \x_assign_103_reg_24183_reg[1] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \xor_ln124_107_reg_23649_reg[5] ;
  output \xor_ln124_107_reg_23649_reg[6] ;
  output \xor_ln124_107_reg_23649_reg[7] ;
  output \xor_ln124_109_reg_23659_reg[1] ;
  output \xor_ln124_109_reg_23659_reg[3] ;
  output \trunc_ln134_170_reg_24167_reg[3] ;
  output \trunc_ln134_170_reg_24167_reg[4] ;
  output \xor_ln124_109_reg_23659_reg[6] ;
  output \ap_CS_fsm_reg[7] ;
  output [1:0]\reg_1882_reg[7] ;
  output \x_assign_102_reg_24177_reg[3] ;
  output \x_assign_102_reg_24177_reg[2] ;
  output \ap_CS_fsm_reg[9] ;
  output [7:0]q3_reg_7;
  output [6:0]\xor_ln124_93_reg_23701_reg[7] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output [0:0]\reg_1889_reg[7] ;
  output \ap_CS_fsm_reg[11] ;
  output [6:0]\xor_ln124_91_reg_23689_reg[7] ;
  output \x_assign_54_reg_23517_reg[2] ;
  output [4:0]\reg_1889_reg[7]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output [3:0]\reg_1895_reg[7] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \trunc_ln134_297_reg_25184_reg[4] ;
  output [1:0]\reg_1904_reg[7] ;
  output \trunc_ln134_297_reg_25184_reg[3] ;
  output \x_assign_174_reg_25156_reg[6] ;
  output [2:0]\reg_1895_reg[7]_0 ;
  output \xor_ln124_204_reg_24621_reg[7] ;
  output [5:0]\x_116_reg_24992_reg[7] ;
  output [0:0]\reg_1889_reg[3] ;
  output [2:0]\reg_1858_reg[5] ;
  output [1:0]\reg_1882_reg[7]_0 ;
  output \trunc_ln134_134_reg_23865_reg[2] ;
  output [7:0]q2_reg_1;
  output \trunc_ln134_130_reg_23843_reg[4] ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \xor_ln124_77_reg_23323_reg[7] ;
  output [7:0]\xor_ln124_198_reg_24459_reg[7] ;
  output [7:0]\xor_ln124_70_reg_23156_reg[7] ;
  output [7:0]\xor_ln124_230_reg_24779_reg[7] ;
  output [7:0]\xor_ln124_166_reg_24150_reg[7] ;
  output [7:0]\xor_ln124_102_reg_23476_reg[7] ;
  output [7:0]\xor_ln124_38_reg_22878_reg[7] ;
  output [2:0]\xor_ln124_19_reg_22804_reg[4] ;
  output [1:0]q2_reg_2;
  output [1:0]q2_reg_3;
  output [1:0]\xor_ln124_195_reg_24444_reg[3] ;
  output [1:0]\xor_ln124_67_reg_23141_reg[3] ;
  output [1:0]q2_reg_4;
  output [1:0]\xor_ln124_35_reg_22916_reg[3] ;
  output [0:0]q2_reg_5;
  output q2_reg_6;
  output q2_reg_7;
  output [7:0]q2_reg_8;
  output [7:0]q2_reg_9;
  output [7:0]q2_reg_10;
  output [7:0]q2_reg_11;
  output [7:0]q1_reg;
  output [7:0]q2_reg_12;
  output [5:0]\x_assign_123_reg_24240_reg[7] ;
  output q2_reg_13;
  output [3:0]q2_reg_14;
  output q2_reg_15;
  output [7:0]\ct_load_9_reg_22570_reg[7] ;
  output [7:0]q4_reg_5;
  output \ap_CS_fsm_reg[0]_1 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output [5:0]\ct_load_10_reg_22601_reg[6] ;
  output [2:0]q3_reg_8;
  output [5:0]\xor_ln124_20_reg_22846_reg[7] ;
  output [2:0]q3_reg_9;
  output [5:0]\xor_ln124_29_reg_23045_reg[6] ;
  output [2:0]\xor_ln124_61_reg_23365_reg[6] ;
  output [5:0]\xor_ln124_189_reg_24668_reg[7] ;
  output \trunc_ln134_219_reg_24522_reg[4] ;
  output \trunc_ln134_219_reg_24522_reg[3] ;
  output \x_assign_160_reg_24680_reg[3] ;
  output \xor_ln124_142_reg_24000_reg[0] ;
  output [7:0]q3_reg_10;
  output [7:0]q2_reg_16;
  output q3_reg_11;
  output q2_reg_17;
  output [2:0]x_assign_65_fu_7081_p3;
  output [7:0]q1_reg_0;
  output [7:0]q2_reg_18;
  output [7:0]\xor_ln124_259_reg_25105_reg[7] ;
  output q2_reg_19;
  output q3_reg_12;
  output q2_reg_20;
  output q3_reg_13;
  output [2:0]x_assign_68_fu_7241_p3;
  output q2_reg_21;
  output [2:0]q3_reg_14;
  output [7:0]\trunc_ln134_34_reg_22862_reg[0] ;
  output [4:0]\xor_ln124_27_reg_23033_reg[7] ;
  output [4:0]\reg_1858_reg[6] ;
  output \xor_ln124_140_reg_23990_reg[7] ;
  output [2:0]\xor_ln124_187_reg_24656_reg[6] ;
  output [7:0]q4_reg_6;
  output [2:0]q4_reg_7;
  output q2_reg_22;
  output q2_reg_23;
  output [2:0]q2_reg_24;
  output \xor_ln124_46_reg_22986_reg[7] ;
  output \xor_ln124_13_reg_22730_reg[7] ;
  output \or_ln134_19_reg_23187_reg[5] ;
  output \trunc_ln134_90_reg_23507_reg[3] ;
  output \xor_ln124_173_reg_24288_reg[7] ;
  output \xor_ln124_173_reg_24288_reg[6] ;
  output \xor_ln124_172_reg_24282_reg[5] ;
  output \trunc_ln134_250_reg_24810_reg[4] ;
  output \trunc_ln134_250_reg_24810_reg[3] ;
  output \xor_ln124_173_reg_24288_reg[3] ;
  output \trunc_ln134_254_reg_24832_reg[1] ;
  output \trunc_ln134_257_reg_24848_reg[1] ;
  output \x_assign_151_reg_24826_reg[2] ;
  output \xor_ln124_173_reg_24288_reg[1] ;
  output \xor_ln124_173_reg_24288_reg[0] ;
  output \xor_ln124_43_reg_22968_reg[7] ;
  output \xor_ln124_43_reg_22968_reg[6] ;
  output \xor_ln124_43_reg_22968_reg[4] ;
  output \x_assign_54_reg_23517_reg[3] ;
  output \xor_ln124_43_reg_22968_reg[2] ;
  output \x_assign_55_reg_23523_reg[0] ;
  output \xor_ln124_171_reg_24276_reg[7] ;
  output \xor_ln124_171_reg_24276_reg[6] ;
  output \xor_ln124_171_reg_24276_reg[5] ;
  output \xor_ln124_171_reg_24276_reg[4] ;
  output \x_assign_151_reg_24826_reg[3] ;
  output \xor_ln124_171_reg_24276_reg[2] ;
  output \x_assign_150_reg_24820_reg[1] ;
  output \xor_ln124_14_reg_22762_reg[7] ;
  output \xor_ln124_11_reg_22704_reg[7] ;
  output \xor_ln124_14_reg_22762_reg[6] ;
  output [2:0]\reg_1858_reg[6]_0 ;
  output \xor_ln124_11_reg_22704_reg[6] ;
  output \xor_ln124_11_reg_22704_reg[5] ;
  output \or_ln134_21_reg_23217_reg[7] ;
  output \xor_ln124_11_reg_22704_reg[4] ;
  output \or_ln134_19_reg_23187_reg[4] ;
  output \x_assign_33_reg_23211_reg[3] ;
  output \x_assign_30_reg_23193_reg[3] ;
  output \x_assign_33_reg_23211_reg[2] ;
  output \x_assign_30_reg_23193_reg[2] ;
  output \x_assign_28_reg_23181_reg[1] ;
  output \x_assign_31_reg_23199_reg[1] ;
  output \xor_ln124_13_reg_22730_reg[1] ;
  output \x_assign_28_reg_23181_reg[0] ;
  output \x_assign_31_reg_23199_reg[0] ;
  output \xor_ln124_13_reg_22730_reg[0] ;
  output \xor_ln124_76_reg_23318_reg[7] ;
  output \xor_ln124_78_reg_23328_reg[6] ;
  output \xor_ln124_76_reg_23318_reg[6] ;
  output \trunc_ln134_137_reg_23881_reg[4] ;
  output \xor_ln124_76_reg_23318_reg[5] ;
  output \trunc_ln134_137_reg_23881_reg[3] ;
  output \xor_ln124_76_reg_23318_reg[4] ;
  output \trunc_ln134_139_reg_23891_reg[2] ;
  output \x_assign_78_reg_23853_reg[3] ;
  output \trunc_ln134_139_reg_23891_reg[1] ;
  output \x_assign_78_reg_23853_reg[7] ;
  output \x_assign_79_reg_23859_reg[1] ;
  output \x_assign_79_reg_23859_reg[0] ;
  output \xor_ln124_78_reg_23328_reg[0] ;
  output \xor_ln124_142_reg_24000_reg[7] ;
  output \xor_ln124_140_reg_23990_reg[6] ;
  output \xor_ln124_142_reg_24000_reg[6] ;
  output \xor_ln124_140_reg_23990_reg[5] ;
  output \xor_ln124_140_reg_23990_reg[4] ;
  output \trunc_ln134_217_reg_24434_reg[2] ;
  output \x_assign_126_reg_24500_reg[3] ;
  output \trunc_ln134_217_reg_24434_reg[1] ;
  output \x_assign_126_reg_24500_reg[2] ;
  output \xor_ln124_142_reg_24000_reg[1] ;
  output \x_assign_127_reg_24506_reg[1] ;
  output \x_assign_127_reg_24506_reg[0] ;
  output \xor_ln124_206_reg_24631_reg[7] ;
  output \xor_ln124_206_reg_24631_reg[6] ;
  output \xor_ln124_204_reg_24621_reg[6] ;
  output \xor_ln124_204_reg_24621_reg[5] ;
  output \xor_ln124_204_reg_24621_reg[4] ;
  output \xor_ln124_204_reg_24621_reg[3] ;
  output \xor_ln124_206_reg_24631_reg[3] ;
  output \x_assign_174_reg_25156_reg[2] ;
  output \trunc_ln134_299_reg_25194_reg[1] ;
  output \x_assign_174_reg_25156_reg[7] ;
  output \x_assign_175_reg_25162_reg[1] ;
  output \x_assign_175_reg_25162_reg[0] ;
  output \xor_ln124_5_reg_22677_reg[6] ;
  output \xor_ln124_5_reg_22677_reg[5] ;
  output \x_assign_30_reg_23193_reg[3]_0 ;
  output \x_assign_30_reg_23193_reg[2]_0 ;
  output \x_assign_31_reg_23199_reg[1]_0 ;
  output \xor_ln124_75_reg_23313_reg[5] ;
  output \x_assign_79_reg_23859_reg[1]_0 ;
  output q3_reg_15;
  output q3_reg_16;
  output q3_reg_17;
  input ap_clk;
  input clefia_s0_ce3;
  input clefia_s0_ce4;
  input [7:0]ADDRARDADDR;
  input [7:0]\xor_ln124_46_reg_22986_reg[7]_0 ;
  input [7:0]\xor_ln124_46_reg_22986_reg[1] ;
  input [7:0]\xor_ln124_46_reg_22986_reg[7]_1 ;
  input \xor_ln124_46_reg_22986_reg[2] ;
  input \xor_ln124_46_reg_22986_reg[3] ;
  input \xor_ln124_46_reg_22986_reg[4] ;
  input \xor_ln124_46_reg_22986_reg[5] ;
  input [15:0]Q;
  input \reg_1816_reg[7] ;
  input ap_enable_reg_pp0_iter2;
  input \reg_1864_reg[0] ;
  input \reg_1877_reg[0] ;
  input \reg_1871_reg[0] ;
  input \reg_1850_reg[7] ;
  input \reg_1828_reg[0] ;
  input \reg_1850_reg[7]_0 ;
  input \reg_1850_reg[4] ;
  input q2_reg_25;
  input q3_reg_18;
  input q3_reg_19;
  input [7:0]q3_reg_i_23_0;
  input [7:0]q3_reg_i_23_1;
  input q3_reg_20;
  input q3_reg_21;
  input q3_reg_22;
  input q3_reg_i_46_0;
  input q3_reg_23;
  input [7:0]q3_reg_24;
  input q3_reg_25;
  input q3_reg_i_51_0;
  input q3_reg_26;
  input [7:0]q3_reg_i_54_0;
  input q3_reg_27;
  input q3_reg_28;
  input q3_reg_29;
  input q3_reg_30;
  input q3_reg_31;
  input q3_reg_32;
  input q3_reg_i_43_0;
  input q3_reg_33;
  input q3_reg_34;
  input q3_reg_35;
  input q3_reg_i_37_0;
  input q3_reg_36;
  input q3_reg_37;
  input q3_reg_i_28_0;
  input q3_reg_38;
  input q3_reg_i_23_2;
  input q2_reg_26;
  input q2_reg_27;
  input [7:0]q2_reg_i_24_0;
  input [7:0]q2_reg_i_24_1;
  input q2_reg_28;
  input q2_reg_29;
  input q2_reg_30;
  input q2_reg_31;
  input q2_reg_32;
  input q2_reg_33;
  input q2_reg_34;
  input q2_reg_35;
  input q2_reg_36;
  input q2_reg_i_32_0;
  input q2_reg_37;
  input q2_reg_i_29_0;
  input q2_reg_38;
  input q2_reg_i_24_2;
  input q2_reg_39;
  input q2_reg_40;
  input q3_reg_39;
  input q3_reg_40;
  input q2_reg_41;
  input q2_reg_42;
  input q2_reg_43;
  input q2_reg_44;
  input q2_reg_45;
  input q2_reg_46;
  input q2_reg_47;
  input \reg_1828_reg[0]_0 ;
  input q2_reg_i_58_0;
  input [7:0]\xor_ln124_133_reg_23807_reg[7] ;
  input [7:0]\xor_ln124_133_reg_23807_reg[7]_0 ;
  input [3:0]or_ln134_61_fu_9801_p3;
  input [7:0]or_ln134_59_fu_9789_p3;
  input [5:0]or_ln134_60_fu_9795_p3;
  input q3_reg_i_55_0;
  input [7:0]\xor_ln124_131_reg_23797_reg[7] ;
  input [7:0]\xor_ln124_131_reg_23797_reg[7]_0 ;
  input [7:0]x_assign_90_reg_23729;
  input [5:0]x_assign_91_reg_23735;
  input q2_reg_i_65__0_0;
  input q3_reg_i_62_0;
  input q2_reg_i_70_0;
  input q3_reg_i_67_0;
  input q2_reg_i_74_0;
  input q3_reg_i_72_0;
  input q2_reg_i_76_0;
  input [3:0]\xor_ln124_133_reg_23807_reg[3] ;
  input [3:0]\xor_ln124_133_reg_23807_reg[3]_0 ;
  input q3_reg_i_74_0;
  input q2_reg_i_81_0;
  input q2_reg_i_86_0;
  input q3_reg_i_86_0;
  input q2_reg_i_91_0;
  input q3_reg_i_91_0;
  input [7:0]q3_reg_i_56_0;
  input q3_reg_41;
  input ap_enable_reg_pp0_iter3;
  input [7:0]q2_reg_i_61_0;
  input [7:0]\xor_ln124_110_reg_23664_reg[7] ;
  input q2_reg_48;
  input q2_reg_49;
  input [7:0]q2_reg_50;
  input q2_reg_i_38__0_0;
  input [7:0]q2_reg_51;
  input \reg_1816_reg[0] ;
  input q2_reg_52;
  input q2_reg_i_52__0_0;
  input q2_reg_53;
  input q2_reg_54;
  input [7:0]\xor_ln124_222_reg_25010_reg[7] ;
  input \xor_ln124_222_reg_25010_reg[2] ;
  input [7:0]\xor_ln124_94_reg_23707_reg[7] ;
  input [7:0]\xor_ln124_253_reg_25341_reg[7] ;
  input [7:0]\xor_ln124_190_reg_24674_reg[7] ;
  input [7:0]\xor_ln124_126_reg_24043_reg[7] ;
  input [7:0]\xor_ln124_62_reg_23371_reg[7] ;
  input \xor_ln124_43_reg_22968_reg[2]_0 ;
  input [2:0]\xor_ln124_43_reg_22968_reg[4]_0 ;
  input \xor_ln124_43_reg_22968_reg[2]_1 ;
  input [1:0]\xor_ln124_250_reg_25323_reg[3] ;
  input [1:0]\xor_ln124_187_reg_24656_reg[3] ;
  input [1:0]\x_116_reg_24992_reg[3] ;
  input [1:0]\xor_ln124_91_reg_23689_reg[3] ;
  input [1:0]\xor_ln124_123_reg_24025_reg[3] ;
  input [1:0]\xor_ln124_59_reg_23353_reg[3] ;
  input \xor_ln124_43_reg_22968_reg[4]_1 ;
  input \xor_ln124_43_reg_22968_reg[4]_2 ;
  input [7:0]\xor_ln124_78_reg_23328_reg[7] ;
  input \xor_ln124_59_reg_23353_reg[3]_0 ;
  input \xor_ln124_59_reg_23353_reg[3]_1 ;
  input [7:0]\xor_ln124_92_reg_23695_reg[7] ;
  input \xor_ln124_92_reg_23695_reg[3] ;
  input [7:0]\xor_ln124_251_reg_25329_reg[7] ;
  input [7:0]\xor_ln124_188_reg_24662_reg[7] ;
  input [7:0]\xor_ln124_124_reg_24031_reg[7] ;
  input [7:0]\xor_ln124_60_reg_23359_reg[7] ;
  input [7:0]\xor_ln124_220_reg_24998_reg[7] ;
  input [5:0]x_assign_123_reg_24240;
  input \xor_ln124_172_reg_24282_reg[3] ;
  input \xor_ln124_172_reg_24282_reg[4] ;
  input \xor_ln124_172_reg_24282_reg[4]_0 ;
  input \xor_ln124_172_reg_24282_reg[5]_0 ;
  input [7:0]\xor_ln124_36_reg_22872_reg[7] ;
  input [7:0]x_assign_18_reg_22815;
  input [7:0]\xor_ln124_36_reg_22872_reg[7]_0 ;
  input [7:0]x_assign_21_reg_22741;
  input [7:0]\xor_ln124_38_reg_22878_reg[7]_0 ;
  input [5:0]x_assign_16_reg_22773;
  input [7:0]q3_reg_i_21_0;
  input [7:0]q3_reg_i_21_1;
  input [7:0]q3_reg_i_94_0;
  input [7:0]\xor_ln124_171_reg_24276_reg[7]_0 ;
  input [5:0]or_ln134_11_fu_3722_p3;
  input [7:0]or_ln134_12_fu_3728_p3;
  input [7:0]q3_reg_i_21_2;
  input [3:0]\xor_ln124_36_reg_22872_reg[5] ;
  input [3:0]\xor_ln124_36_reg_22872_reg[5]_0 ;
  input q3_reg_42;
  input [7:0]q3_reg_i_21_3;
  input q3_reg_43;
  input [5:0]\xor_ln124_44_reg_22974_reg[7] ;
  input [0:0]\xor_ln124_44_reg_22974_reg[2] ;
  input [7:0]q2_reg_i_138_0;
  input [7:0]or_ln134_43_fu_7517_p3;
  input [5:0]or_ln134_44_fu_7523_p3;
  input [3:0]or_ln134_45_fu_7529_p3;
  input [3:0]q2_reg_i_174_0;
  input [3:0]q2_reg_i_174_1;
  input [5:0]x_assign_67_reg_23399;
  input [7:0]\xor_ln124_229_reg_24774_reg[7] ;
  input [7:0]or_ln134_107_fu_16610_p3;
  input [5:0]or_ln134_108_fu_16616_p3;
  input [3:0]or_ln134_109_fu_16622_p3;
  input q2_reg_55;
  input [3:0]q4_reg_i_109;
  input [3:0]q4_reg_i_109_0;
  input [5:0]x_assign_163_reg_24702;
  input [7:0]\xor_ln124_864_reg_25399_reg[4] ;
  input [7:0]\xor_ln124_158_reg_24318_reg[7] ;
  input [7:0]\xor_ln124_158_reg_24318_reg[7]_0 ;
  input \xor_ln124_158_reg_24318_reg[5] ;
  input \xor_ln124_158_reg_24318_reg[4] ;
  input [7:0]\xor_ln124_297_reg_25559_reg[7] ;
  input [7:0]\xor_ln124_156_reg_24306_reg[7] ;
  input \xor_ln124_156_reg_24306_reg[4] ;
  input [7:0]\xor_ln124_295_reg_25549_reg[7] ;
  input \xor_ln124_158_reg_24318_reg[3] ;
  input \xor_ln124_156_reg_24306_reg[3] ;
  input \xor_ln124_156_reg_24306_reg[2] ;
  input [0:0]x_assign_70_fu_7359_p3;
  input [7:0]\xor_ln124_35_reg_22916_reg[7] ;
  input [3:0]\xor_ln124_35_reg_22916_reg[3]_0 ;
  input \xor_ln124_172_reg_24282_reg[6] ;
  input [7:0]q3_reg_i_134_0;
  input [7:0]q3_reg_i_130_0;
  input [7:0]x_assign_66_reg_23393;
  input [7:0]\xor_ln124_163_reg_24133_reg[7] ;
  input [7:0]\xor_ln124_163_reg_24133_reg[7]_0 ;
  input [7:0]x_assign_114_reg_24065;
  input [5:0]x_assign_115_reg_24071;
  input [7:0]or_ln134_75_fu_12061_p3;
  input [5:0]or_ln134_76_fu_12067_p3;
  input [7:0]q3_reg_i_134_1;
  input [7:0]x_assign_162_reg_24696;
  input [3:0]\xor_ln124_42_reg_22693_reg[5] ;
  input [3:0]\xor_ln124_42_reg_22693_reg[3] ;
  input \xor_ln124_172_reg_24282_reg[7] ;
  input ap_enable_reg_pp0_iter1;
  input \xor_ln124_156_reg_24306_reg[5] ;
  input [7:0]q2_reg_i_138_1;
  input [7:0]or_ln134_27_fu_5245_p3;
  input [5:0]or_ln134_28_fu_5251_p3;
  input [5:0]x_assign_45_reg_23095;
  input [1:0]or_ln134_29_fu_5257_p3;
  input [3:0]\xor_ln124_69_reg_23151_reg[3] ;
  input [5:0]x_assign_43_reg_23079;
  input [7:0]\xor_ln124_197_reg_24454_reg[7] ;
  input [7:0]or_ln134_91_fu_14456_p3;
  input [5:0]or_ln134_92_fu_14462_p3;
  input [3:0]or_ln134_93_fu_14468_p3;
  input [3:0]\xor_ln124_197_reg_24454_reg[3] ;
  input [3:0]\xor_ln124_197_reg_24454_reg[3]_0 ;
  input [5:0]x_assign_139_reg_24371;
  input [7:0]\xor_ln124_260_reg_25110_reg[7] ;
  input [7:0]\xor_ln124_260_reg_25110_reg[7]_0 ;
  input [6:0]or_ln134_123_fu_18876_p3;
  input [5:0]or_ln134_124_fu_18882_p3;
  input [4:0]x_assign_189_reg_25054;
  input [4:0]x_assign_184_reg_25016;
  input [2:0]or_ln134_125_fu_18888_p3;
  input [5:0]x_assign_187_reg_25038;
  input [7:0]\xor_ln124_67_reg_23141_reg[7] ;
  input [7:0]x_assign_42_reg_23073;
  input [7:0]q3_reg_i_127_0;
  input [7:0]x_assign_138_reg_24365;
  input [7:0]\xor_ln124_258_reg_25100_reg[7] ;
  input [6:0]x_assign_186_reg_25032;
  input [0:0]or_ln134_126_fu_18894_p3;
  input [7:0]\xor_ln124_238_reg_24967_reg[7] ;
  input [7:0]x_assign_75_reg_23603;
  input [3:0]x_assign_73_reg_23571;
  input [4:0]x_assign_72_reg_23565;
  input q2_reg_56;
  input [7:0]\xor_ln124_110_reg_23664_reg[7]_0 ;
  input [3:0]or_ln134_37_fu_8481_p3;
  input [6:0]or_ln134_35_fu_8469_p3;
  input [2:0]or_ln134_38_fu_8487_p3;
  input [6:0]or_ln134_47_fu_8645_p3;
  input q2_reg_57;
  input q2_reg_58;
  input [7:0]or_ln134_48_fu_8651_p3;
  input [7:0]\xor_ln124_236_reg_24957_reg[7] ;
  input q2_reg_59;
  input [2:0]q2_reg_i_168_0;
  input [2:0]q2_reg_i_168_1;
  input [2:0]\xor_ln124_109_reg_23659_reg[4] ;
  input [0:0]\xor_ln124_109_reg_23659_reg[4]_0 ;
  input [4:0]x_assign_54_reg_23517;
  input [6:0]x_assign_55_reg_23523;
  input [7:0]q2_reg_i_27__0_0;
  input q2_reg_i_52__0_1;
  input [7:0]\xor_ln124_173_reg_24288_reg[7]_0 ;
  input [7:0]or_ln134_67_fu_12782_p3;
  input [5:0]or_ln134_68_fu_12788_p3;
  input [3:0]or_ln134_69_fu_12794_p3;
  input [3:0]\xor_ln124_173_reg_24288_reg[3]_0 ;
  input [3:0]\xor_ln124_173_reg_24288_reg[3]_1 ;
  input [5:0]x_assign_103_reg_24183;
  input \xor_ln124_172_reg_24282_reg[1] ;
  input \xor_ln124_236_reg_24957_reg[7]_0 ;
  input [7:0]or_ln134_111_fu_17738_p3;
  input [7:0]x_assign_171_reg_24906;
  input [6:0]or_ln134_112_fu_17744_p3;
  input \xor_ln124_238_reg_24967_reg[7]_0 ;
  input [4:0]x_assign_168_reg_24868;
  input [7:0]q2_reg_i_24_3;
  input [7:0]q2_reg_i_24_4;
  input [7:0]\xor_ln124_237_reg_24962_reg[7]_0 ;
  input [7:0]or_ln134_99_fu_17562_p3;
  input [5:0]or_ln134_100_fu_17568_p3;
  input [5:0]or_ln134_101_fu_17574_p3;
  input q3_reg_i_59_0;
  input q2_reg_i_67_0;
  input q2_reg_i_71_0;
  input [6:0]x_assign_150_reg_24820;
  input [1:0]\xor_ln124_236_reg_24957_reg[5] ;
  input q3_reg_i_69_0;
  input \xor_ln124_238_reg_24967_reg[4] ;
  input [2:0]\xor_ln124_238_reg_24967_reg[4]_0 ;
  input [2:0]\xor_ln124_238_reg_24967_reg[4]_1 ;
  input \xor_ln124_236_reg_24957_reg[3] ;
  input [2:0]\xor_ln124_236_reg_24957_reg[3]_0 ;
  input q2_reg_i_78_0;
  input [3:0]\xor_ln124_237_reg_24962_reg[3] ;
  input [3:0]\xor_ln124_237_reg_24962_reg[3]_0 ;
  input [4:0]x_assign_151_reg_24826;
  input \xor_ln124_236_reg_24957_reg[1] ;
  input q2_reg_i_88_0;
  input q3_reg_i_88_0;
  input [0:0]x_assign_170_reg_24890;
  input q2_reg_i_92_0;
  input [7:0]\xor_ln124_276_reg_25514_reg[7] ;
  input [7:0]or_ln134_131_fu_21773_p3;
  input [5:0]or_ln134_132_fu_21779_p3;
  input [5:0]x_assign_201_reg_25483;
  input [1:0]or_ln134_133_fu_21785_p3;
  input [3:0]\xor_ln124_276_reg_25514_reg[3] ;
  input [3:0]x_assign_199_reg_25467;
  input [7:0]q3_reg_44;
  input q3_reg_45;
  input [5:0]\xor_ln124_107_reg_23649_reg[7]_0 ;
  input q3_reg_46;
  input q3_reg_i_36_0;
  input q3_reg_47;
  input q3_reg_i_53_0;
  input [7:0]\xor_ln124_171_reg_24276_reg[7]_1 ;
  input [7:0]x_assign_102_reg_24177;
  input [7:0]q3_reg_i_23_3;
  input [6:0]\xor_ln124_235_reg_24952_reg[7] ;
  input q3_reg_i_51_1;
  input [4:0]x_assign_48_reg_23229;
  input [7:0]x_assign_51_reg_23267;
  input [3:0]x_assign_49_reg_23235;
  input [6:0]or_ln134_32_fu_6379_p3;
  input [6:0]or_ln134_31_fu_6373_p3;
  input [7:0]\xor_ln124_76_reg_23318_reg[7]_0 ;
  input [7:0]\xor_ln124_76_reg_23318_reg[7]_1 ;
  input [5:0]x_assign_30_reg_23193;
  input [7:0]x_assign_31_reg_23199;
  input [7:0]or_ln134_21_reg_23217;
  input [5:0]or_ln134_22_reg_23223;
  input [6:0]\xor_ln124_78_reg_23328_reg[7]_0 ;
  input [7:0]or_ln134_19_reg_23187;
  input [4:0]\xor_ln124_77_reg_23323_reg[7]_0 ;
  input [3:0]\xor_ln124_77_reg_23323_reg[5] ;
  input q2_reg_i_74_1;
  input [2:0]q2_reg_i_74_2;
  input [2:0]q2_reg_i_74_3;
  input [3:0]\xor_ln124_78_reg_23328_reg[3] ;
  input [3:0]\xor_ln124_78_reg_23328_reg[3]_0 ;
  input q3_reg_i_86_1;
  input [7:0]q2_reg_i_27__0_1;
  input [3:0]x_assign_97_reg_23907;
  input [7:0]x_assign_99_reg_23939;
  input [4:0]x_assign_96_reg_23901;
  input [6:0]or_ln134_63_fu_10917_p3;
  input [7:0]or_ln134_64_fu_10923_p3;
  input [2:0]\xor_ln124_141_reg_23995_reg[7] ;
  input [5:0]or_ln134_51_fu_10741_p3;
  input [6:0]x_assign_79_reg_23859;
  input [7:0]or_ln134_53_fu_10753_p3;
  input [6:0]\xor_ln124_140_reg_23990_reg[7]_0 ;
  input [4:0]x_assign_78_reg_23853;
  input [5:0]or_ln134_54_fu_10759_p3;
  input [6:0]\xor_ln124_142_reg_24000_reg[6]_0 ;
  input [1:0]\xor_ln124_141_reg_23995_reg[5] ;
  input [2:0]q2_reg_i_167_0;
  input [2:0]q2_reg_i_167_1;
  input [3:0]\xor_ln124_141_reg_23995_reg[3] ;
  input [3:0]\xor_ln124_141_reg_23995_reg[3]_0 ;
  input q3_reg_i_79_0;
  input [6:0]or_ln134_96_fu_15472_p3;
  input [7:0]or_ln134_95_fu_15466_p3;
  input [7:0]x_assign_147_reg_24570;
  input [4:0]x_assign_144_reg_24532;
  input [7:0]\xor_ln124_206_reg_24631_reg[7]_0 ;
  input [7:0]or_ln134_85_fu_15302_p3;
  input [3:0]or_ln134_83_fu_15290_p3;
  input [7:0]x_assign_126_reg_24500;
  input [7:0]\xor_ln124_204_reg_24621_reg[7]_0 ;
  input [5:0]x_assign_127_reg_24506;
  input [1:0]or_ln134_84_fu_15296_p3;
  input [3:0]\xor_ln124_204_reg_24621_reg[5]_0 ;
  input [2:0]q2_reg_i_165_0;
  input [2:0]q2_reg_i_165_1;
  input [2:0]\xor_ln124_204_reg_24621_reg[3]_0 ;
  input [3:0]\xor_ln124_206_reg_24631_reg[3]_0 ;
  input [3:0]\xor_ln124_206_reg_24631_reg[3]_1 ;
  input [0:0]x_assign_146_reg_24554;
  input [6:0]or_ln134_129_fu_20016_p3;
  input [4:0]x_assign_192_reg_25204;
  input [3:0]x_assign_195_reg_25242;
  input [7:0]or_ln134_127_fu_20004_p3;
  input [6:0]or_ln134_128_fu_20010_p3;
  input [7:0]\xor_ln124_269_reg_25298_reg[7] ;
  input [5:0]x_assign_177_reg_25178;
  input [3:0]or_ln134_115_fu_19828_p3;
  input [5:0]or_ln134_117_fu_19840_p3;
  input [7:0]x_assign_174_reg_25156;
  input [7:0]q1_reg_1;
  input [5:0]x_assign_175_reg_25162;
  input [3:0]q2_reg_60;
  input [1:0]or_ln134_116_fu_19834_p3;
  input [2:0]q2_reg_i_163_0;
  input [2:0]\xor_ln124_267_reg_25288_reg[3] ;
  input [3:0]q2_reg_61;
  input [0:0]x_assign_194_reg_25226;
  input [4:0]\xor_ln124_75_reg_23313_reg[6] ;
  input [1:0]\xor_ln124_139_reg_23985_reg[5] ;
  input [7:0]q2_reg_i_27__0_2;
  input \xor_ln124_253_reg_25341_reg[4] ;
  input \xor_ln124_253_reg_25341_reg[3] ;
  input q3_reg_48;
  input [1:0]q3_reg_49;
  input [1:0]q3_reg_50;
  input q2_reg_i_44_0;
  input q2_reg_i_47_0;
  input q3_reg_i_32_0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [7:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_2;
  wire ap_enable_reg_pp0_iter2_reg_3;
  wire ap_enable_reg_pp0_iter3;
  wire clefia_s0_ce0;
  wire clefia_s0_ce2;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire [3:2]clefia_s0_q4;
  wire [5:0]\ct_load_10_reg_22601_reg[6] ;
  wire [7:0]\ct_load_9_reg_22570_reg[7] ;
  wire [5:0]or_ln134_100_fu_17568_p3;
  wire [5:0]or_ln134_101_fu_17574_p3;
  wire [7:0]or_ln134_107_fu_16610_p3;
  wire [5:0]or_ln134_108_fu_16616_p3;
  wire [3:0]or_ln134_109_fu_16622_p3;
  wire [7:0]or_ln134_111_fu_17738_p3;
  wire [6:0]or_ln134_112_fu_17744_p3;
  wire [3:0]or_ln134_115_fu_19828_p3;
  wire [1:0]or_ln134_116_fu_19834_p3;
  wire [5:0]or_ln134_117_fu_19840_p3;
  wire [5:0]or_ln134_11_fu_3722_p3;
  wire [6:0]or_ln134_123_fu_18876_p3;
  wire [5:0]or_ln134_124_fu_18882_p3;
  wire [2:0]or_ln134_125_fu_18888_p3;
  wire [0:0]or_ln134_126_fu_18894_p3;
  wire [7:0]or_ln134_127_fu_20004_p3;
  wire [6:0]or_ln134_128_fu_20010_p3;
  wire [6:0]or_ln134_129_fu_20016_p3;
  wire [7:0]or_ln134_12_fu_3728_p3;
  wire [7:0]or_ln134_131_fu_21773_p3;
  wire [5:0]or_ln134_132_fu_21779_p3;
  wire [1:0]or_ln134_133_fu_21785_p3;
  wire [7:0]or_ln134_19_reg_23187;
  wire \or_ln134_19_reg_23187_reg[4] ;
  wire \or_ln134_19_reg_23187_reg[5] ;
  wire [7:0]or_ln134_21_reg_23217;
  wire \or_ln134_21_reg_23217_reg[7] ;
  wire [5:0]or_ln134_22_reg_23223;
  wire [7:0]or_ln134_27_fu_5245_p3;
  wire [5:0]or_ln134_28_fu_5251_p3;
  wire [1:0]or_ln134_29_fu_5257_p3;
  wire [6:0]or_ln134_31_fu_6373_p3;
  wire [6:0]or_ln134_32_fu_6379_p3;
  wire [6:0]or_ln134_35_fu_8469_p3;
  wire [3:0]or_ln134_37_fu_8481_p3;
  wire [2:0]or_ln134_38_fu_8487_p3;
  wire [7:0]or_ln134_43_fu_7517_p3;
  wire [5:0]or_ln134_44_fu_7523_p3;
  wire [3:0]or_ln134_45_fu_7529_p3;
  wire [6:0]or_ln134_47_fu_8645_p3;
  wire [7:0]or_ln134_48_fu_8651_p3;
  wire [5:0]or_ln134_51_fu_10741_p3;
  wire [7:0]or_ln134_53_fu_10753_p3;
  wire [5:0]or_ln134_54_fu_10759_p3;
  wire [7:0]or_ln134_59_fu_9789_p3;
  wire [5:0]or_ln134_60_fu_9795_p3;
  wire [3:0]or_ln134_61_fu_9801_p3;
  wire [6:0]or_ln134_63_fu_10917_p3;
  wire [7:0]or_ln134_64_fu_10923_p3;
  wire [7:0]or_ln134_67_fu_12782_p3;
  wire [5:0]or_ln134_68_fu_12788_p3;
  wire [3:0]or_ln134_69_fu_12794_p3;
  wire [7:0]or_ln134_75_fu_12061_p3;
  wire [5:0]or_ln134_76_fu_12067_p3;
  wire [3:0]or_ln134_83_fu_15290_p3;
  wire [1:0]or_ln134_84_fu_15296_p3;
  wire [7:0]or_ln134_85_fu_15302_p3;
  wire [7:0]or_ln134_91_fu_14456_p3;
  wire [5:0]or_ln134_92_fu_14462_p3;
  wire [3:0]or_ln134_93_fu_14468_p3;
  wire [7:0]or_ln134_95_fu_15466_p3;
  wire [6:0]or_ln134_96_fu_15472_p3;
  wire [7:0]or_ln134_99_fu_17562_p3;
  wire [7:0]q1_reg;
  wire [7:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire [7:0]q2_reg_0;
  wire [7:0]q2_reg_1;
  wire [7:0]q2_reg_10;
  wire [7:0]q2_reg_11;
  wire [7:0]q2_reg_12;
  wire q2_reg_13;
  wire [3:0]q2_reg_14;
  wire q2_reg_15;
  wire [7:0]q2_reg_16;
  wire q2_reg_17;
  wire [7:0]q2_reg_18;
  wire q2_reg_19;
  wire [1:0]q2_reg_2;
  wire q2_reg_20;
  wire q2_reg_21;
  wire q2_reg_22;
  wire q2_reg_23;
  wire [2:0]q2_reg_24;
  wire q2_reg_25;
  wire q2_reg_26;
  wire q2_reg_27;
  wire q2_reg_28;
  wire q2_reg_29;
  wire [1:0]q2_reg_3;
  wire q2_reg_30;
  wire q2_reg_31;
  wire q2_reg_32;
  wire q2_reg_33;
  wire q2_reg_34;
  wire q2_reg_35;
  wire q2_reg_36;
  wire q2_reg_37;
  wire q2_reg_38;
  wire q2_reg_39;
  wire [1:0]q2_reg_4;
  wire q2_reg_40;
  wire q2_reg_41;
  wire q2_reg_42;
  wire q2_reg_43;
  wire q2_reg_44;
  wire q2_reg_45;
  wire q2_reg_46;
  wire q2_reg_47;
  wire q2_reg_48;
  wire q2_reg_49;
  wire [0:0]q2_reg_5;
  wire [7:0]q2_reg_50;
  wire [7:0]q2_reg_51;
  wire q2_reg_52;
  wire q2_reg_53;
  wire q2_reg_54;
  wire q2_reg_55;
  wire q2_reg_56;
  wire q2_reg_57;
  wire q2_reg_58;
  wire q2_reg_59;
  wire q2_reg_6;
  wire [3:0]q2_reg_60;
  wire [3:0]q2_reg_61;
  wire q2_reg_7;
  wire [7:0]q2_reg_8;
  wire [7:0]q2_reg_9;
  wire q2_reg_i_101_n_0;
  wire q2_reg_i_102_n_0;
  wire q2_reg_i_104_n_0;
  wire q2_reg_i_105_n_0;
  wire q2_reg_i_106_n_0;
  wire q2_reg_i_107_n_0;
  wire q2_reg_i_108_n_0;
  wire q2_reg_i_109_n_0;
  wire q2_reg_i_10__0_n_0;
  wire q2_reg_i_110_n_0;
  wire q2_reg_i_111_n_0;
  wire q2_reg_i_112_n_0;
  wire q2_reg_i_113_n_0;
  wire q2_reg_i_114_n_0;
  wire q2_reg_i_115_n_0;
  wire q2_reg_i_116_n_0;
  wire q2_reg_i_11_n_0;
  wire q2_reg_i_120_n_0;
  wire q2_reg_i_121_n_0;
  wire q2_reg_i_122_n_0;
  wire q2_reg_i_123_n_0;
  wire q2_reg_i_124_n_0;
  wire q2_reg_i_125_n_0;
  wire q2_reg_i_126_n_0;
  wire q2_reg_i_127_n_0;
  wire q2_reg_i_128_n_0;
  wire q2_reg_i_129_n_0;
  wire q2_reg_i_12_n_0;
  wire q2_reg_i_130_n_0;
  wire q2_reg_i_131_n_0;
  wire q2_reg_i_132_n_0;
  wire q2_reg_i_133_n_0;
  wire q2_reg_i_134_n_0;
  wire q2_reg_i_135_n_0;
  wire q2_reg_i_136_n_0;
  wire q2_reg_i_137_n_0;
  wire [7:0]q2_reg_i_138_0;
  wire [7:0]q2_reg_i_138_1;
  wire q2_reg_i_138_n_0;
  wire q2_reg_i_13_n_0;
  wire q2_reg_i_140_n_0;
  wire q2_reg_i_144_n_0;
  wire q2_reg_i_145_n_0;
  wire q2_reg_i_146_n_0;
  wire q2_reg_i_147_n_0;
  wire q2_reg_i_148_n_0;
  wire q2_reg_i_149_n_0;
  wire q2_reg_i_14__0_n_0;
  wire q2_reg_i_150_n_0;
  wire q2_reg_i_151_n_0;
  wire q2_reg_i_152_n_0;
  wire q2_reg_i_153_n_0;
  wire q2_reg_i_154_n_0;
  wire q2_reg_i_155_n_0;
  wire q2_reg_i_156_n_0;
  wire q2_reg_i_157_n_0;
  wire q2_reg_i_158_n_0;
  wire q2_reg_i_159_n_0;
  wire q2_reg_i_15_n_0;
  wire q2_reg_i_160_n_0;
  wire q2_reg_i_161_n_0;
  wire q2_reg_i_162_n_0;
  wire [2:0]q2_reg_i_163_0;
  wire q2_reg_i_163_n_0;
  wire q2_reg_i_164_n_0;
  wire [2:0]q2_reg_i_165_0;
  wire [2:0]q2_reg_i_165_1;
  wire q2_reg_i_165_n_0;
  wire q2_reg_i_166_n_0;
  wire [2:0]q2_reg_i_167_0;
  wire [2:0]q2_reg_i_167_1;
  wire q2_reg_i_167_n_0;
  wire [2:0]q2_reg_i_168_0;
  wire [2:0]q2_reg_i_168_1;
  wire q2_reg_i_168_n_0;
  wire q2_reg_i_169_n_0;
  wire q2_reg_i_16_n_0;
  wire q2_reg_i_170_n_0;
  wire q2_reg_i_171_n_0;
  wire q2_reg_i_172_n_0;
  wire q2_reg_i_173_n_0;
  wire [3:0]q2_reg_i_174_0;
  wire [3:0]q2_reg_i_174_1;
  wire q2_reg_i_174_n_0;
  wire q2_reg_i_175_n_0;
  wire q2_reg_i_176_n_0;
  wire q2_reg_i_177_n_0;
  wire q2_reg_i_178_n_0;
  wire q2_reg_i_179_n_0;
  wire q2_reg_i_17_n_0;
  wire q2_reg_i_180_n_0;
  wire q2_reg_i_181_n_0;
  wire q2_reg_i_182_n_0;
  wire q2_reg_i_183_n_0;
  wire q2_reg_i_184_n_0;
  wire q2_reg_i_185_n_0;
  wire q2_reg_i_186_n_0;
  wire q2_reg_i_187_n_0;
  wire q2_reg_i_188_n_0;
  wire q2_reg_i_189_n_0;
  wire q2_reg_i_18_n_0;
  wire q2_reg_i_190_n_0;
  wire q2_reg_i_191_n_0;
  wire q2_reg_i_192_n_0;
  wire q2_reg_i_193_n_0;
  wire q2_reg_i_194_n_0;
  wire q2_reg_i_195_n_0;
  wire q2_reg_i_196_n_0;
  wire q2_reg_i_197_n_0;
  wire q2_reg_i_198_n_0;
  wire q2_reg_i_199_n_0;
  wire q2_reg_i_19_n_0;
  wire q2_reg_i_200_n_0;
  wire q2_reg_i_201_n_0;
  wire q2_reg_i_202_n_0;
  wire q2_reg_i_203_n_0;
  wire q2_reg_i_204_n_0;
  wire q2_reg_i_205_n_0;
  wire q2_reg_i_206_n_0;
  wire q2_reg_i_207_n_0;
  wire q2_reg_i_208_n_0;
  wire q2_reg_i_209_n_0;
  wire q2_reg_i_210_n_0;
  wire q2_reg_i_211_n_0;
  wire q2_reg_i_212_n_0;
  wire q2_reg_i_213_n_0;
  wire q2_reg_i_214_n_0;
  wire q2_reg_i_215_n_0;
  wire q2_reg_i_216_n_0;
  wire q2_reg_i_217_n_0;
  wire q2_reg_i_218_n_0;
  wire q2_reg_i_219_n_0;
  wire q2_reg_i_220_n_0;
  wire q2_reg_i_221_n_0;
  wire q2_reg_i_222_n_0;
  wire q2_reg_i_223_n_0;
  wire q2_reg_i_224_n_0;
  wire q2_reg_i_225_n_0;
  wire q2_reg_i_226_n_0;
  wire q2_reg_i_227_n_0;
  wire q2_reg_i_228_n_0;
  wire q2_reg_i_229_n_0;
  wire q2_reg_i_230_n_0;
  wire q2_reg_i_231_n_0;
  wire q2_reg_i_233_n_0;
  wire q2_reg_i_234_n_0;
  wire q2_reg_i_235_n_0;
  wire q2_reg_i_236_n_0;
  wire q2_reg_i_237_n_0;
  wire q2_reg_i_238_n_0;
  wire q2_reg_i_239_n_0;
  wire q2_reg_i_240_n_0;
  wire q2_reg_i_241_n_0;
  wire q2_reg_i_242_n_0;
  wire q2_reg_i_243_n_0;
  wire [7:0]q2_reg_i_24_0;
  wire [7:0]q2_reg_i_24_1;
  wire q2_reg_i_24_2;
  wire [7:0]q2_reg_i_24_3;
  wire [7:0]q2_reg_i_24_4;
  wire q2_reg_i_24_n_0;
  wire q2_reg_i_26__0_n_0;
  wire [7:0]q2_reg_i_27__0_0;
  wire [7:0]q2_reg_i_27__0_1;
  wire [7:0]q2_reg_i_27__0_2;
  wire q2_reg_i_27__0_n_0;
  wire q2_reg_i_28_n_0;
  wire q2_reg_i_29_0;
  wire q2_reg_i_29_n_0;
  wire q2_reg_i_30__0_n_0;
  wire q2_reg_i_31_n_0;
  wire q2_reg_i_32_0;
  wire q2_reg_i_32_n_0;
  wire q2_reg_i_33__0_n_0;
  wire q2_reg_i_34_n_0;
  wire q2_reg_i_37__0_n_0;
  wire q2_reg_i_38__0_0;
  wire q2_reg_i_38__0_n_0;
  wire q2_reg_i_39_n_0;
  wire q2_reg_i_3__0_n_0;
  wire q2_reg_i_41__0_n_0;
  wire q2_reg_i_42__0_n_0;
  wire q2_reg_i_44_0;
  wire q2_reg_i_44_n_0;
  wire q2_reg_i_45__0_n_0;
  wire q2_reg_i_47_0;
  wire q2_reg_i_47_n_0;
  wire q2_reg_i_48_n_0;
  wire q2_reg_i_49_n_0;
  wire q2_reg_i_4__0_n_0;
  wire q2_reg_i_50_n_0;
  wire q2_reg_i_52__0_0;
  wire q2_reg_i_52__0_1;
  wire q2_reg_i_52__0_n_0;
  wire q2_reg_i_53_n_0;
  wire q2_reg_i_55_n_0;
  wire q2_reg_i_56_n_0;
  wire q2_reg_i_57_n_0;
  wire q2_reg_i_58_0;
  wire q2_reg_i_58_n_0;
  wire q2_reg_i_5__0_n_0;
  wire q2_reg_i_60__0_n_0;
  wire [7:0]q2_reg_i_61_0;
  wire q2_reg_i_61_n_0;
  wire q2_reg_i_62_n_0;
  wire q2_reg_i_64_n_0;
  wire q2_reg_i_65__0_0;
  wire q2_reg_i_65__0_n_0;
  wire q2_reg_i_66__0_n_0;
  wire q2_reg_i_67_0;
  wire q2_reg_i_67_n_0;
  wire q2_reg_i_68_n_0;
  wire q2_reg_i_69_n_0;
  wire q2_reg_i_6__0_n_0;
  wire q2_reg_i_70_0;
  wire q2_reg_i_70_n_0;
  wire q2_reg_i_71_0;
  wire q2_reg_i_71_n_0;
  wire q2_reg_i_72_n_0;
  wire q2_reg_i_73_n_0;
  wire q2_reg_i_74_0;
  wire q2_reg_i_74_1;
  wire [2:0]q2_reg_i_74_2;
  wire [2:0]q2_reg_i_74_3;
  wire q2_reg_i_74_n_0;
  wire q2_reg_i_75_n_0;
  wire q2_reg_i_76_0;
  wire q2_reg_i_76_n_0;
  wire q2_reg_i_77__0_n_0;
  wire q2_reg_i_78_0;
  wire q2_reg_i_78_n_0;
  wire q2_reg_i_79_n_0;
  wire q2_reg_i_7__0_n_0;
  wire q2_reg_i_80_n_0;
  wire q2_reg_i_81_0;
  wire q2_reg_i_81_n_0;
  wire q2_reg_i_82_n_0;
  wire q2_reg_i_83_n_0;
  wire q2_reg_i_84_n_0;
  wire q2_reg_i_85_n_0;
  wire q2_reg_i_86_0;
  wire q2_reg_i_86_n_0;
  wire q2_reg_i_87_n_0;
  wire q2_reg_i_88_0;
  wire q2_reg_i_88_n_0;
  wire q2_reg_i_89_n_0;
  wire q2_reg_i_8__0_n_0;
  wire q2_reg_i_90_n_0;
  wire q2_reg_i_91_0;
  wire q2_reg_i_91_n_0;
  wire q2_reg_i_92_0;
  wire q2_reg_i_92_n_0;
  wire q2_reg_i_93_n_0;
  wire q2_reg_i_97_n_0;
  wire q2_reg_i_98_n_0;
  wire q2_reg_i_99_n_0;
  wire q2_reg_i_9__0_n_0;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [7:0]q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire q3_reg_13;
  wire [2:0]q3_reg_14;
  wire q3_reg_15;
  wire q3_reg_16;
  wire q3_reg_17;
  wire q3_reg_18;
  wire q3_reg_19;
  wire q3_reg_2;
  wire q3_reg_20;
  wire q3_reg_21;
  wire q3_reg_22;
  wire q3_reg_23;
  wire [7:0]q3_reg_24;
  wire q3_reg_25;
  wire q3_reg_26;
  wire q3_reg_27;
  wire q3_reg_28;
  wire q3_reg_29;
  wire q3_reg_3;
  wire q3_reg_30;
  wire q3_reg_31;
  wire q3_reg_32;
  wire q3_reg_33;
  wire q3_reg_34;
  wire q3_reg_35;
  wire q3_reg_36;
  wire q3_reg_37;
  wire q3_reg_38;
  wire q3_reg_39;
  wire q3_reg_4;
  wire q3_reg_40;
  wire q3_reg_41;
  wire q3_reg_42;
  wire q3_reg_43;
  wire [7:0]q3_reg_44;
  wire q3_reg_45;
  wire q3_reg_46;
  wire q3_reg_47;
  wire q3_reg_48;
  wire [1:0]q3_reg_49;
  wire [7:0]q3_reg_5;
  wire [1:0]q3_reg_50;
  wire [7:0]q3_reg_6;
  wire [7:0]q3_reg_7;
  wire [2:0]q3_reg_8;
  wire [2:0]q3_reg_9;
  wire q3_reg_i_100_n_0;
  wire q3_reg_i_101_n_0;
  wire q3_reg_i_102_n_0;
  wire q3_reg_i_103_n_0;
  wire q3_reg_i_104_n_0;
  wire q3_reg_i_105_n_0;
  wire q3_reg_i_106_n_0;
  wire q3_reg_i_107_n_0;
  wire q3_reg_i_108_n_0;
  wire q3_reg_i_109_n_0;
  wire q3_reg_i_10_n_0;
  wire q3_reg_i_110_n_0;
  wire q3_reg_i_111_n_0;
  wire q3_reg_i_112_n_0;
  wire q3_reg_i_113_n_0;
  wire q3_reg_i_114_n_0;
  wire q3_reg_i_115_n_0;
  wire q3_reg_i_116_n_0;
  wire q3_reg_i_117_n_0;
  wire q3_reg_i_118_n_0;
  wire q3_reg_i_119_n_0;
  wire q3_reg_i_11_n_0;
  wire q3_reg_i_120_n_0;
  wire q3_reg_i_121_n_0;
  wire q3_reg_i_122_n_0;
  wire q3_reg_i_123_n_0;
  wire q3_reg_i_124_n_0;
  wire q3_reg_i_125_n_0;
  wire q3_reg_i_126_n_0;
  wire [7:0]q3_reg_i_127_0;
  wire q3_reg_i_127_n_0;
  wire q3_reg_i_129_n_0;
  wire q3_reg_i_12_n_0;
  wire [7:0]q3_reg_i_130_0;
  wire q3_reg_i_130_n_0;
  wire q3_reg_i_131_n_0;
  wire q3_reg_i_132_n_0;
  wire q3_reg_i_133_n_0;
  wire [7:0]q3_reg_i_134_0;
  wire [7:0]q3_reg_i_134_1;
  wire q3_reg_i_134_n_0;
  wire q3_reg_i_135_n_0;
  wire q3_reg_i_136_n_0;
  wire q3_reg_i_137_n_0;
  wire q3_reg_i_138_n_0;
  wire q3_reg_i_139_n_0;
  wire q3_reg_i_13_n_0;
  wire q3_reg_i_140_n_0;
  wire q3_reg_i_141_n_0;
  wire q3_reg_i_142_n_0;
  wire q3_reg_i_143_n_0;
  wire q3_reg_i_144_n_0;
  wire q3_reg_i_145_n_0;
  wire q3_reg_i_146_n_0;
  wire q3_reg_i_147_n_0;
  wire q3_reg_i_148_n_0;
  wire q3_reg_i_149_n_0;
  wire q3_reg_i_14_n_0;
  wire q3_reg_i_150_n_0;
  wire q3_reg_i_151_n_0;
  wire q3_reg_i_152_n_0;
  wire q3_reg_i_153_n_0;
  wire q3_reg_i_154_n_0;
  wire q3_reg_i_155_n_0;
  wire q3_reg_i_156_n_0;
  wire q3_reg_i_157_n_0;
  wire q3_reg_i_158_n_0;
  wire q3_reg_i_159_n_0;
  wire q3_reg_i_15_n_0;
  wire q3_reg_i_160_n_0;
  wire q3_reg_i_161_n_0;
  wire q3_reg_i_162_n_0;
  wire q3_reg_i_163_n_0;
  wire q3_reg_i_164_n_0;
  wire q3_reg_i_165_n_0;
  wire q3_reg_i_166_n_0;
  wire q3_reg_i_167_n_0;
  wire q3_reg_i_168_n_0;
  wire q3_reg_i_169_n_0;
  wire q3_reg_i_16_n_0;
  wire q3_reg_i_170_n_0;
  wire q3_reg_i_171_n_0;
  wire q3_reg_i_172_n_0;
  wire q3_reg_i_173_n_0;
  wire q3_reg_i_174_n_0;
  wire q3_reg_i_175_n_0;
  wire q3_reg_i_176_n_0;
  wire q3_reg_i_177_n_0;
  wire q3_reg_i_178_n_0;
  wire q3_reg_i_179_n_0;
  wire q3_reg_i_17_n_0;
  wire q3_reg_i_180_n_0;
  wire q3_reg_i_181_n_0;
  wire q3_reg_i_182_n_0;
  wire q3_reg_i_183_n_0;
  wire q3_reg_i_184_n_0;
  wire q3_reg_i_185_n_0;
  wire q3_reg_i_186_n_0;
  wire q3_reg_i_187_n_0;
  wire q3_reg_i_188_n_0;
  wire q3_reg_i_189_n_0;
  wire q3_reg_i_190_n_0;
  wire q3_reg_i_191_n_0;
  wire q3_reg_i_192_n_0;
  wire q3_reg_i_193_n_0;
  wire q3_reg_i_194_n_0;
  wire q3_reg_i_196_n_0;
  wire q3_reg_i_197_n_0;
  wire q3_reg_i_198_n_0;
  wire q3_reg_i_199_n_0;
  wire q3_reg_i_200_n_0;
  wire q3_reg_i_201_n_0;
  wire q3_reg_i_202_n_0;
  wire q3_reg_i_203_n_0;
  wire q3_reg_i_204_n_0;
  wire q3_reg_i_205_n_0;
  wire q3_reg_i_206_n_0;
  wire q3_reg_i_207_n_0;
  wire q3_reg_i_208_n_0;
  wire q3_reg_i_209_n_0;
  wire q3_reg_i_210_n_0;
  wire q3_reg_i_211_n_0;
  wire q3_reg_i_212_n_0;
  wire q3_reg_i_213_n_0;
  wire q3_reg_i_214_n_0;
  wire q3_reg_i_215_n_0;
  wire q3_reg_i_216_n_0;
  wire q3_reg_i_217_n_0;
  wire q3_reg_i_218_n_0;
  wire q3_reg_i_219_n_0;
  wire [7:0]q3_reg_i_21_0;
  wire [7:0]q3_reg_i_21_1;
  wire [7:0]q3_reg_i_21_2;
  wire [7:0]q3_reg_i_21_3;
  wire q3_reg_i_21_n_0;
  wire q3_reg_i_220_n_0;
  wire q3_reg_i_221_n_0;
  wire q3_reg_i_222_n_0;
  wire q3_reg_i_223_n_0;
  wire q3_reg_i_224_n_0;
  wire q3_reg_i_225_n_0;
  wire q3_reg_i_229_n_0;
  wire q3_reg_i_22_n_0;
  wire q3_reg_i_230_n_0;
  wire q3_reg_i_231_n_0;
  wire q3_reg_i_232_n_0;
  wire q3_reg_i_233_n_0;
  wire q3_reg_i_234_n_0;
  wire [7:0]q3_reg_i_23_0;
  wire [7:0]q3_reg_i_23_1;
  wire q3_reg_i_23_2;
  wire [7:0]q3_reg_i_23_3;
  wire q3_reg_i_23_n_0;
  wire q3_reg_i_25_n_0;
  wire q3_reg_i_26_n_0;
  wire q3_reg_i_27_n_0;
  wire q3_reg_i_28_0;
  wire q3_reg_i_28_n_0;
  wire q3_reg_i_29_n_0;
  wire q3_reg_i_2_n_0;
  wire q3_reg_i_30_n_0;
  wire q3_reg_i_32_0;
  wire q3_reg_i_32_n_0;
  wire q3_reg_i_33_n_0;
  wire q3_reg_i_34_n_0;
  wire q3_reg_i_36_0;
  wire q3_reg_i_36_n_0;
  wire q3_reg_i_37_0;
  wire q3_reg_i_37_n_0;
  wire q3_reg_i_38_n_0;
  wire q3_reg_i_39_n_0;
  wire q3_reg_i_3_n_0;
  wire q3_reg_i_43_0;
  wire q3_reg_i_43_n_0;
  wire q3_reg_i_44_n_0;
  wire q3_reg_i_45_n_0;
  wire q3_reg_i_46_0;
  wire q3_reg_i_46_n_0;
  wire q3_reg_i_47_n_0;
  wire q3_reg_i_4_n_0;
  wire q3_reg_i_50_n_0;
  wire q3_reg_i_51_0;
  wire q3_reg_i_51_1;
  wire q3_reg_i_51_n_0;
  wire q3_reg_i_53_0;
  wire q3_reg_i_53_n_0;
  wire [7:0]q3_reg_i_54_0;
  wire q3_reg_i_54_n_0;
  wire q3_reg_i_55_0;
  wire q3_reg_i_55_n_0;
  wire [7:0]q3_reg_i_56_0;
  wire q3_reg_i_56_n_0;
  wire q3_reg_i_58_n_0;
  wire q3_reg_i_59_0;
  wire q3_reg_i_59_n_0;
  wire q3_reg_i_5_n_0;
  wire q3_reg_i_61_n_0;
  wire q3_reg_i_62_0;
  wire q3_reg_i_62_n_0;
  wire q3_reg_i_63_n_0;
  wire q3_reg_i_64_n_0;
  wire q3_reg_i_66_n_0;
  wire q3_reg_i_67_0;
  wire q3_reg_i_67_n_0;
  wire q3_reg_i_68_n_0;
  wire q3_reg_i_69_0;
  wire q3_reg_i_69_n_0;
  wire q3_reg_i_6_n_0;
  wire q3_reg_i_71_n_0;
  wire q3_reg_i_72_0;
  wire q3_reg_i_72_n_0;
  wire q3_reg_i_73_n_0;
  wire q3_reg_i_74_0;
  wire q3_reg_i_74_n_0;
  wire q3_reg_i_75_n_0;
  wire q3_reg_i_76_n_0;
  wire q3_reg_i_77_n_0;
  wire q3_reg_i_78_n_0;
  wire q3_reg_i_79_0;
  wire q3_reg_i_79_n_0;
  wire q3_reg_i_7_n_0;
  wire q3_reg_i_80_n_0;
  wire q3_reg_i_81_n_0;
  wire q3_reg_i_82_n_0;
  wire q3_reg_i_83_n_0;
  wire q3_reg_i_84_n_0;
  wire q3_reg_i_86_0;
  wire q3_reg_i_86_1;
  wire q3_reg_i_86_n_0;
  wire q3_reg_i_87_n_0;
  wire q3_reg_i_88_0;
  wire q3_reg_i_88_n_0;
  wire q3_reg_i_8_n_0;
  wire q3_reg_i_90_n_0;
  wire q3_reg_i_91_0;
  wire q3_reg_i_91_n_0;
  wire q3_reg_i_92_n_0;
  wire [7:0]q3_reg_i_94_0;
  wire q3_reg_i_94_n_0;
  wire q3_reg_i_96_n_0;
  wire q3_reg_i_97_n_0;
  wire q3_reg_i_98_n_0;
  wire q3_reg_i_9_n_0;
  wire [5:0]q4_reg_0;
  wire [2:0]q4_reg_1;
  wire q4_reg_2;
  wire q4_reg_3;
  wire q4_reg_4;
  wire [7:0]q4_reg_5;
  wire [7:0]q4_reg_6;
  wire [2:0]q4_reg_7;
  wire [3:0]q4_reg_i_109;
  wire [3:0]q4_reg_i_109_0;
  wire \reg_1816_reg[0] ;
  wire \reg_1816_reg[7] ;
  wire \reg_1828_reg[0] ;
  wire \reg_1828_reg[0]_0 ;
  wire \reg_1850[0]_i_2_n_0 ;
  wire \reg_1850[1]_i_2_n_0 ;
  wire \reg_1850[2]_i_2_n_0 ;
  wire \reg_1850[3]_i_2_n_0 ;
  wire \reg_1850[4]_i_2_n_0 ;
  wire \reg_1850[5]_i_2_n_0 ;
  wire \reg_1850[6]_i_2_n_0 ;
  wire \reg_1850[7]_i_6_n_0 ;
  wire \reg_1850_reg[4] ;
  wire \reg_1850_reg[7] ;
  wire \reg_1850_reg[7]_0 ;
  wire [2:0]\reg_1858_reg[5] ;
  wire [4:0]\reg_1858_reg[6] ;
  wire [2:0]\reg_1858_reg[6]_0 ;
  wire \reg_1864[0]_i_2_n_0 ;
  wire \reg_1864[1]_i_2_n_0 ;
  wire \reg_1864[2]_i_2_n_0 ;
  wire \reg_1864[3]_i_2_n_0 ;
  wire \reg_1864[4]_i_2_n_0 ;
  wire \reg_1864[5]_i_2_n_0 ;
  wire \reg_1864[6]_i_2_n_0 ;
  wire \reg_1864[7]_i_4_n_0 ;
  wire \reg_1864_reg[0] ;
  wire \reg_1871_reg[0] ;
  wire \reg_1877_reg[0] ;
  wire [1:0]\reg_1882_reg[7] ;
  wire [1:0]\reg_1882_reg[7]_0 ;
  wire [0:0]\reg_1889_reg[3] ;
  wire [0:0]\reg_1889_reg[7] ;
  wire [4:0]\reg_1889_reg[7]_0 ;
  wire [3:0]\reg_1895_reg[7] ;
  wire [2:0]\reg_1895_reg[7]_0 ;
  wire [1:0]\reg_1904_reg[7] ;
  wire \trunc_ln134_130_reg_23843_reg[4] ;
  wire \trunc_ln134_134_reg_23865_reg[2] ;
  wire \trunc_ln134_137_reg_23881_reg[3] ;
  wire \trunc_ln134_137_reg_23881_reg[4] ;
  wire \trunc_ln134_139_reg_23891_reg[1] ;
  wire \trunc_ln134_139_reg_23891_reg[2] ;
  wire \trunc_ln134_170_reg_24167_reg[3] ;
  wire \trunc_ln134_170_reg_24167_reg[4] ;
  wire \trunc_ln134_217_reg_24434_reg[1] ;
  wire \trunc_ln134_217_reg_24434_reg[2] ;
  wire \trunc_ln134_219_reg_24522_reg[3] ;
  wire \trunc_ln134_219_reg_24522_reg[4] ;
  wire \trunc_ln134_250_reg_24810_reg[3] ;
  wire \trunc_ln134_250_reg_24810_reg[4] ;
  wire \trunc_ln134_254_reg_24832_reg[1] ;
  wire \trunc_ln134_257_reg_24848_reg[1] ;
  wire \trunc_ln134_297_reg_25184_reg[3] ;
  wire \trunc_ln134_297_reg_25184_reg[4] ;
  wire \trunc_ln134_299_reg_25194_reg[1] ;
  wire [7:0]\trunc_ln134_34_reg_22862_reg[0] ;
  wire \trunc_ln134_90_reg_23507_reg[3] ;
  wire [1:0]\x_116_reg_24992_reg[3] ;
  wire [5:0]\x_116_reg_24992_reg[7] ;
  wire [7:0]x_assign_102_reg_24177;
  wire \x_assign_102_reg_24177_reg[2] ;
  wire \x_assign_102_reg_24177_reg[3] ;
  wire [5:0]x_assign_103_reg_24183;
  wire \x_assign_103_reg_24183_reg[0] ;
  wire \x_assign_103_reg_24183_reg[1] ;
  wire [7:0]x_assign_114_reg_24065;
  wire [5:0]x_assign_115_reg_24071;
  wire [5:0]x_assign_123_reg_24240;
  wire [5:0]\x_assign_123_reg_24240_reg[7] ;
  wire [7:0]x_assign_126_reg_24500;
  wire \x_assign_126_reg_24500_reg[2] ;
  wire \x_assign_126_reg_24500_reg[3] ;
  wire [5:0]x_assign_127_reg_24506;
  wire \x_assign_127_reg_24506_reg[0] ;
  wire \x_assign_127_reg_24506_reg[1] ;
  wire [7:0]x_assign_138_reg_24365;
  wire [5:0]x_assign_139_reg_24371;
  wire [4:0]x_assign_144_reg_24532;
  wire [0:0]x_assign_146_reg_24554;
  wire [7:0]x_assign_147_reg_24570;
  wire [6:0]x_assign_150_reg_24820;
  wire \x_assign_150_reg_24820_reg[1] ;
  wire [4:0]x_assign_151_reg_24826;
  wire \x_assign_151_reg_24826_reg[2] ;
  wire \x_assign_151_reg_24826_reg[3] ;
  wire \x_assign_160_reg_24680_reg[3] ;
  wire [7:0]x_assign_162_reg_24696;
  wire [5:0]x_assign_163_reg_24702;
  wire [4:0]x_assign_168_reg_24868;
  wire [5:0]x_assign_16_reg_22773;
  wire [0:0]x_assign_170_reg_24890;
  wire [7:0]x_assign_171_reg_24906;
  wire [7:0]x_assign_174_reg_25156;
  wire \x_assign_174_reg_25156_reg[2] ;
  wire \x_assign_174_reg_25156_reg[6] ;
  wire \x_assign_174_reg_25156_reg[7] ;
  wire [5:0]x_assign_175_reg_25162;
  wire \x_assign_175_reg_25162_reg[0] ;
  wire \x_assign_175_reg_25162_reg[1] ;
  wire [5:0]x_assign_177_reg_25178;
  wire [4:0]x_assign_184_reg_25016;
  wire [6:0]x_assign_186_reg_25032;
  wire [5:0]x_assign_187_reg_25038;
  wire [4:0]x_assign_189_reg_25054;
  wire [7:0]x_assign_18_reg_22815;
  wire [4:0]x_assign_192_reg_25204;
  wire [0:0]x_assign_194_reg_25226;
  wire [3:0]x_assign_195_reg_25242;
  wire [3:0]x_assign_199_reg_25467;
  wire [5:0]x_assign_201_reg_25483;
  wire [7:0]x_assign_21_reg_22741;
  wire \x_assign_28_reg_23181_reg[0] ;
  wire \x_assign_28_reg_23181_reg[1] ;
  wire [5:0]x_assign_30_reg_23193;
  wire \x_assign_30_reg_23193_reg[2] ;
  wire \x_assign_30_reg_23193_reg[2]_0 ;
  wire \x_assign_30_reg_23193_reg[3] ;
  wire \x_assign_30_reg_23193_reg[3]_0 ;
  wire [7:0]x_assign_31_reg_23199;
  wire \x_assign_31_reg_23199_reg[0] ;
  wire \x_assign_31_reg_23199_reg[1] ;
  wire \x_assign_31_reg_23199_reg[1]_0 ;
  wire \x_assign_33_reg_23211_reg[2] ;
  wire \x_assign_33_reg_23211_reg[3] ;
  wire [7:0]x_assign_42_reg_23073;
  wire [5:0]x_assign_43_reg_23079;
  wire [5:0]x_assign_45_reg_23095;
  wire [4:0]x_assign_48_reg_23229;
  wire [3:0]x_assign_49_reg_23235;
  wire [7:0]x_assign_51_reg_23267;
  wire [4:0]x_assign_54_reg_23517;
  wire \x_assign_54_reg_23517_reg[2] ;
  wire \x_assign_54_reg_23517_reg[3] ;
  wire [6:0]x_assign_55_reg_23523;
  wire \x_assign_55_reg_23523_reg[0] ;
  wire [2:0]x_assign_65_fu_7081_p3;
  wire [7:0]x_assign_66_reg_23393;
  wire [5:0]x_assign_67_reg_23399;
  wire [2:0]x_assign_68_fu_7241_p3;
  wire [0:0]x_assign_70_fu_7359_p3;
  wire [4:0]x_assign_72_reg_23565;
  wire [3:0]x_assign_73_reg_23571;
  wire [7:0]x_assign_75_reg_23603;
  wire [4:0]x_assign_78_reg_23853;
  wire \x_assign_78_reg_23853_reg[3] ;
  wire \x_assign_78_reg_23853_reg[7] ;
  wire [6:0]x_assign_79_reg_23859;
  wire \x_assign_79_reg_23859_reg[0] ;
  wire \x_assign_79_reg_23859_reg[1] ;
  wire \x_assign_79_reg_23859_reg[1]_0 ;
  wire [7:0]x_assign_90_reg_23729;
  wire [5:0]x_assign_91_reg_23735;
  wire [4:0]x_assign_96_reg_23901;
  wire [3:0]x_assign_97_reg_23907;
  wire [7:0]x_assign_99_reg_23939;
  wire [7:0]\xor_ln124_102_reg_23476_reg[7] ;
  wire \xor_ln124_107_reg_23649_reg[5] ;
  wire \xor_ln124_107_reg_23649_reg[6] ;
  wire \xor_ln124_107_reg_23649_reg[7] ;
  wire [5:0]\xor_ln124_107_reg_23649_reg[7]_0 ;
  wire \xor_ln124_109_reg_23659_reg[0] ;
  wire \xor_ln124_109_reg_23659_reg[1] ;
  wire \xor_ln124_109_reg_23659_reg[2] ;
  wire \xor_ln124_109_reg_23659_reg[3] ;
  wire [2:0]\xor_ln124_109_reg_23659_reg[4] ;
  wire [0:0]\xor_ln124_109_reg_23659_reg[4]_0 ;
  wire \xor_ln124_109_reg_23659_reg[6] ;
  wire \xor_ln124_109_reg_23659_reg[7] ;
  wire [7:0]\xor_ln124_110_reg_23664_reg[7] ;
  wire [7:0]\xor_ln124_110_reg_23664_reg[7]_0 ;
  wire \xor_ln124_11_reg_22704_reg[4] ;
  wire \xor_ln124_11_reg_22704_reg[5] ;
  wire \xor_ln124_11_reg_22704_reg[6] ;
  wire \xor_ln124_11_reg_22704_reg[7] ;
  wire [1:0]\xor_ln124_123_reg_24025_reg[3] ;
  wire [3:0]\xor_ln124_123_reg_24025_reg[7] ;
  wire \xor_ln124_124_reg_24031[2]_i_2_n_0 ;
  wire \xor_ln124_124_reg_24031[3]_i_2_n_0 ;
  wire [7:0]\xor_ln124_124_reg_24031_reg[7] ;
  wire [7:0]\xor_ln124_126_reg_24043_reg[7] ;
  wire [7:0]\xor_ln124_131_reg_23797_reg[7] ;
  wire [7:0]\xor_ln124_131_reg_23797_reg[7]_0 ;
  wire [3:0]\xor_ln124_133_reg_23807_reg[3] ;
  wire [3:0]\xor_ln124_133_reg_23807_reg[3]_0 ;
  wire [7:0]\xor_ln124_133_reg_23807_reg[7] ;
  wire [7:0]\xor_ln124_133_reg_23807_reg[7]_0 ;
  wire [1:0]\xor_ln124_139_reg_23985_reg[5] ;
  wire \xor_ln124_13_reg_22730_reg[0] ;
  wire \xor_ln124_13_reg_22730_reg[1] ;
  wire \xor_ln124_13_reg_22730_reg[7] ;
  wire \xor_ln124_140_reg_23990_reg[4] ;
  wire \xor_ln124_140_reg_23990_reg[5] ;
  wire \xor_ln124_140_reg_23990_reg[6] ;
  wire \xor_ln124_140_reg_23990_reg[7] ;
  wire [6:0]\xor_ln124_140_reg_23990_reg[7]_0 ;
  wire [3:0]\xor_ln124_141_reg_23995_reg[3] ;
  wire [3:0]\xor_ln124_141_reg_23995_reg[3]_0 ;
  wire [1:0]\xor_ln124_141_reg_23995_reg[5] ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[7] ;
  wire \xor_ln124_142_reg_24000_reg[0] ;
  wire \xor_ln124_142_reg_24000_reg[1] ;
  wire \xor_ln124_142_reg_24000_reg[6] ;
  wire [6:0]\xor_ln124_142_reg_24000_reg[6]_0 ;
  wire \xor_ln124_142_reg_24000_reg[7] ;
  wire \xor_ln124_14_reg_22762_reg[6] ;
  wire \xor_ln124_14_reg_22762_reg[7] ;
  wire [3:0]\xor_ln124_155_reg_24300_reg[5] ;
  wire \xor_ln124_156_reg_24306_reg[2] ;
  wire \xor_ln124_156_reg_24306_reg[3] ;
  wire \xor_ln124_156_reg_24306_reg[4] ;
  wire \xor_ln124_156_reg_24306_reg[5] ;
  wire [7:0]\xor_ln124_156_reg_24306_reg[7] ;
  wire [7:0]\xor_ln124_157_reg_24312_reg[7] ;
  wire \xor_ln124_158_reg_24318_reg[3] ;
  wire \xor_ln124_158_reg_24318_reg[4] ;
  wire \xor_ln124_158_reg_24318_reg[5] ;
  wire [7:0]\xor_ln124_158_reg_24318_reg[7] ;
  wire [7:0]\xor_ln124_158_reg_24318_reg[7]_0 ;
  wire [7:0]\xor_ln124_163_reg_24133_reg[7] ;
  wire [7:0]\xor_ln124_163_reg_24133_reg[7]_0 ;
  wire [7:0]\xor_ln124_166_reg_24150_reg[7] ;
  wire \xor_ln124_171_reg_24276[4]_i_2_n_0 ;
  wire \xor_ln124_171_reg_24276_reg[2] ;
  wire \xor_ln124_171_reg_24276_reg[4] ;
  wire \xor_ln124_171_reg_24276_reg[5] ;
  wire \xor_ln124_171_reg_24276_reg[6] ;
  wire \xor_ln124_171_reg_24276_reg[7] ;
  wire [7:0]\xor_ln124_171_reg_24276_reg[7]_0 ;
  wire [7:0]\xor_ln124_171_reg_24276_reg[7]_1 ;
  wire \xor_ln124_172_reg_24282_reg[1] ;
  wire \xor_ln124_172_reg_24282_reg[3] ;
  wire \xor_ln124_172_reg_24282_reg[4] ;
  wire \xor_ln124_172_reg_24282_reg[4]_0 ;
  wire \xor_ln124_172_reg_24282_reg[5] ;
  wire \xor_ln124_172_reg_24282_reg[5]_0 ;
  wire \xor_ln124_172_reg_24282_reg[6] ;
  wire \xor_ln124_172_reg_24282_reg[7] ;
  wire \xor_ln124_173_reg_24288_reg[0] ;
  wire \xor_ln124_173_reg_24288_reg[1] ;
  wire \xor_ln124_173_reg_24288_reg[3] ;
  wire [3:0]\xor_ln124_173_reg_24288_reg[3]_0 ;
  wire [3:0]\xor_ln124_173_reg_24288_reg[3]_1 ;
  wire \xor_ln124_173_reg_24288_reg[6] ;
  wire \xor_ln124_173_reg_24288_reg[7] ;
  wire [7:0]\xor_ln124_173_reg_24288_reg[7]_0 ;
  wire [1:0]\xor_ln124_187_reg_24656_reg[3] ;
  wire [2:0]\xor_ln124_187_reg_24656_reg[6] ;
  wire [7:0]\xor_ln124_188_reg_24662_reg[7] ;
  wire [5:0]\xor_ln124_189_reg_24668_reg[7] ;
  wire [7:0]\xor_ln124_190_reg_24674_reg[7] ;
  wire [1:0]\xor_ln124_195_reg_24444_reg[3] ;
  wire [3:0]\xor_ln124_197_reg_24454_reg[3] ;
  wire [3:0]\xor_ln124_197_reg_24454_reg[3]_0 ;
  wire [7:0]\xor_ln124_197_reg_24454_reg[7] ;
  wire [7:0]\xor_ln124_198_reg_24459_reg[7] ;
  wire [2:0]\xor_ln124_19_reg_22804_reg[4] ;
  wire \xor_ln124_204_reg_24621_reg[3] ;
  wire [2:0]\xor_ln124_204_reg_24621_reg[3]_0 ;
  wire \xor_ln124_204_reg_24621_reg[4] ;
  wire \xor_ln124_204_reg_24621_reg[5] ;
  wire [3:0]\xor_ln124_204_reg_24621_reg[5]_0 ;
  wire \xor_ln124_204_reg_24621_reg[6] ;
  wire \xor_ln124_204_reg_24621_reg[7] ;
  wire [7:0]\xor_ln124_204_reg_24621_reg[7]_0 ;
  wire \xor_ln124_206_reg_24631_reg[3] ;
  wire [3:0]\xor_ln124_206_reg_24631_reg[3]_0 ;
  wire [3:0]\xor_ln124_206_reg_24631_reg[3]_1 ;
  wire \xor_ln124_206_reg_24631_reg[6] ;
  wire \xor_ln124_206_reg_24631_reg[7] ;
  wire [7:0]\xor_ln124_206_reg_24631_reg[7]_0 ;
  wire [5:0]\xor_ln124_20_reg_22846_reg[7] ;
  wire [7:0]\xor_ln124_220_reg_24998_reg[7] ;
  wire \xor_ln124_222_reg_25010_reg[2] ;
  wire [7:0]\xor_ln124_222_reg_25010_reg[7] ;
  wire [7:0]\xor_ln124_229_reg_24774_reg[7] ;
  wire [7:0]\xor_ln124_230_reg_24779_reg[7] ;
  wire [6:0]\xor_ln124_235_reg_24952_reg[7] ;
  wire \xor_ln124_236_reg_24957_reg[1] ;
  wire \xor_ln124_236_reg_24957_reg[3] ;
  wire [2:0]\xor_ln124_236_reg_24957_reg[3]_0 ;
  wire [1:0]\xor_ln124_236_reg_24957_reg[5] ;
  wire [7:0]\xor_ln124_236_reg_24957_reg[7] ;
  wire \xor_ln124_236_reg_24957_reg[7]_0 ;
  wire [3:0]\xor_ln124_237_reg_24962_reg[3] ;
  wire [3:0]\xor_ln124_237_reg_24962_reg[3]_0 ;
  wire [7:0]\xor_ln124_237_reg_24962_reg[7] ;
  wire [7:0]\xor_ln124_237_reg_24962_reg[7]_0 ;
  wire \xor_ln124_238_reg_24967_reg[4] ;
  wire [2:0]\xor_ln124_238_reg_24967_reg[4]_0 ;
  wire [2:0]\xor_ln124_238_reg_24967_reg[4]_1 ;
  wire [7:0]\xor_ln124_238_reg_24967_reg[7] ;
  wire \xor_ln124_238_reg_24967_reg[7]_0 ;
  wire [1:0]\xor_ln124_250_reg_25323_reg[3] ;
  wire [7:0]\xor_ln124_251_reg_25329_reg[7] ;
  wire \xor_ln124_253_reg_25341_reg[3] ;
  wire \xor_ln124_253_reg_25341_reg[4] ;
  wire [7:0]\xor_ln124_253_reg_25341_reg[7] ;
  wire [7:0]\xor_ln124_258_reg_25100_reg[7] ;
  wire [7:0]\xor_ln124_259_reg_25105_reg[7] ;
  wire [7:0]\xor_ln124_260_reg_25110_reg[7] ;
  wire [7:0]\xor_ln124_260_reg_25110_reg[7]_0 ;
  wire [2:0]\xor_ln124_267_reg_25288_reg[3] ;
  wire [7:0]\xor_ln124_269_reg_25298_reg[7] ;
  wire [3:0]\xor_ln124_276_reg_25514_reg[3] ;
  wire [7:0]\xor_ln124_276_reg_25514_reg[7] ;
  wire [4:0]\xor_ln124_27_reg_23033_reg[7] ;
  wire [7:0]\xor_ln124_295_reg_25549_reg[7] ;
  wire [7:0]\xor_ln124_297_reg_25559_reg[7] ;
  wire [5:0]\xor_ln124_29_reg_23045_reg[6] ;
  wire [1:0]\xor_ln124_35_reg_22916_reg[3] ;
  wire [3:0]\xor_ln124_35_reg_22916_reg[3]_0 ;
  wire [7:0]\xor_ln124_35_reg_22916_reg[7] ;
  wire [3:0]\xor_ln124_36_reg_22872_reg[5] ;
  wire [3:0]\xor_ln124_36_reg_22872_reg[5]_0 ;
  wire [7:0]\xor_ln124_36_reg_22872_reg[7] ;
  wire [7:0]\xor_ln124_36_reg_22872_reg[7]_0 ;
  wire [7:0]\xor_ln124_38_reg_22878_reg[7] ;
  wire [7:0]\xor_ln124_38_reg_22878_reg[7]_0 ;
  wire [3:0]\xor_ln124_42_reg_22693_reg[3] ;
  wire [3:0]\xor_ln124_42_reg_22693_reg[5] ;
  wire \xor_ln124_43_reg_22968_reg[2] ;
  wire \xor_ln124_43_reg_22968_reg[2]_0 ;
  wire \xor_ln124_43_reg_22968_reg[2]_1 ;
  wire \xor_ln124_43_reg_22968_reg[4] ;
  wire [2:0]\xor_ln124_43_reg_22968_reg[4]_0 ;
  wire \xor_ln124_43_reg_22968_reg[4]_1 ;
  wire \xor_ln124_43_reg_22968_reg[4]_2 ;
  wire \xor_ln124_43_reg_22968_reg[6] ;
  wire \xor_ln124_43_reg_22968_reg[7] ;
  wire \xor_ln124_44_reg_22974[2]_i_2_n_0 ;
  wire [0:0]\xor_ln124_44_reg_22974_reg[2] ;
  wire [5:0]\xor_ln124_44_reg_22974_reg[7] ;
  wire [7:0]\xor_ln124_46_reg_22986_reg[1] ;
  wire \xor_ln124_46_reg_22986_reg[2] ;
  wire \xor_ln124_46_reg_22986_reg[3] ;
  wire \xor_ln124_46_reg_22986_reg[4] ;
  wire \xor_ln124_46_reg_22986_reg[5] ;
  wire \xor_ln124_46_reg_22986_reg[7] ;
  wire [7:0]\xor_ln124_46_reg_22986_reg[7]_0 ;
  wire [7:0]\xor_ln124_46_reg_22986_reg[7]_1 ;
  wire [1:0]\xor_ln124_59_reg_23353_reg[3] ;
  wire \xor_ln124_59_reg_23353_reg[3]_0 ;
  wire \xor_ln124_59_reg_23353_reg[3]_1 ;
  wire \xor_ln124_5_reg_22677_reg[5] ;
  wire \xor_ln124_5_reg_22677_reg[6] ;
  wire [7:0]\xor_ln124_60_reg_23359_reg[7] ;
  wire [2:0]\xor_ln124_61_reg_23365_reg[6] ;
  wire [7:0]\xor_ln124_62_reg_23371_reg[7] ;
  wire [1:0]\xor_ln124_67_reg_23141_reg[3] ;
  wire [7:0]\xor_ln124_67_reg_23141_reg[7] ;
  wire [3:0]\xor_ln124_69_reg_23151_reg[3] ;
  wire [7:0]\xor_ln124_70_reg_23156_reg[7] ;
  wire \xor_ln124_75_reg_23313_reg[5] ;
  wire [4:0]\xor_ln124_75_reg_23313_reg[6] ;
  wire \xor_ln124_76_reg_23318_reg[4] ;
  wire \xor_ln124_76_reg_23318_reg[5] ;
  wire \xor_ln124_76_reg_23318_reg[6] ;
  wire \xor_ln124_76_reg_23318_reg[7] ;
  wire [7:0]\xor_ln124_76_reg_23318_reg[7]_0 ;
  wire [7:0]\xor_ln124_76_reg_23318_reg[7]_1 ;
  wire [3:0]\xor_ln124_77_reg_23323_reg[5] ;
  wire \xor_ln124_77_reg_23323_reg[7] ;
  wire [4:0]\xor_ln124_77_reg_23323_reg[7]_0 ;
  wire \xor_ln124_78_reg_23328_reg[0] ;
  wire [3:0]\xor_ln124_78_reg_23328_reg[3] ;
  wire [3:0]\xor_ln124_78_reg_23328_reg[3]_0 ;
  wire \xor_ln124_78_reg_23328_reg[6] ;
  wire [7:0]\xor_ln124_78_reg_23328_reg[7] ;
  wire [6:0]\xor_ln124_78_reg_23328_reg[7]_0 ;
  wire [7:0]\xor_ln124_864_reg_25399_reg[4] ;
  wire [1:0]\xor_ln124_91_reg_23689_reg[3] ;
  wire [6:0]\xor_ln124_91_reg_23689_reg[7] ;
  wire \xor_ln124_92_reg_23695_reg[3] ;
  wire [7:0]\xor_ln124_92_reg_23695_reg[7] ;
  wire [6:0]\xor_ln124_93_reg_23701_reg[7] ;
  wire [7:0]\xor_ln124_94_reg_23707_reg[7] ;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_52
       (.I0(q1_reg_1[7]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [7]),
        .I2(x_assign_174_reg_25156[7]),
        .I3(x_assign_175_reg_25162[5]),
        .I4(or_ln134_117_fu_19840_p3[5]),
        .I5(x_assign_174_reg_25156[5]),
        .O(\xor_ln124_204_reg_24621_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_56
       (.I0(q1_reg_1[6]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [6]),
        .I2(x_assign_174_reg_25156[6]),
        .I3(x_assign_175_reg_25162[4]),
        .I4(or_ln134_117_fu_19840_p3[4]),
        .I5(x_assign_174_reg_25156[4]),
        .O(\xor_ln124_204_reg_24621_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_60
       (.I0(q1_reg_1[5]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [5]),
        .I2(x_assign_174_reg_25156[5]),
        .I3(or_ln134_116_fu_19834_p3[1]),
        .I4(or_ln134_117_fu_19840_p3[3]),
        .I5(q2_reg_60[3]),
        .O(\xor_ln124_204_reg_24621_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_64
       (.I0(q1_reg_1[4]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [4]),
        .I2(x_assign_174_reg_25156[4]),
        .I3(or_ln134_116_fu_19834_p3[0]),
        .I4(or_ln134_117_fu_19840_p3[2]),
        .I5(q2_reg_60[2]),
        .O(\xor_ln124_204_reg_24621_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_68
       (.I0(q1_reg_1[3]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [3]),
        .I2(x_assign_175_reg_25162[3]),
        .I3(x_assign_174_reg_25156[3]),
        .I4(or_ln134_117_fu_19840_p3[1]),
        .I5(q2_reg_60[1]),
        .O(\xor_ln124_204_reg_24621_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_72
       (.I0(x_assign_54_reg_23517[1]),
        .I1(x_assign_55_reg_23523[1]),
        .I2(\xor_ln124_78_reg_23328_reg[7] [2]),
        .I3(q3_reg_i_21_1[2]),
        .I4(or_ln134_38_fu_8487_p3[0]),
        .I5(or_ln134_37_fu_8481_p3[1]),
        .O(\x_assign_54_reg_23517_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_76
       (.I0(x_assign_175_reg_25162[1]),
        .I1(x_assign_174_reg_25156[1]),
        .I2(x_assign_177_reg_25178[5]),
        .I3(x_assign_174_reg_25156[7]),
        .I4(q1_reg_1[1]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [1]),
        .O(\x_assign_175_reg_25162_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_80
       (.I0(x_assign_175_reg_25162[0]),
        .I1(x_assign_174_reg_25156[0]),
        .I2(x_assign_177_reg_25178[4]),
        .I3(x_assign_174_reg_25156[6]),
        .I4(q1_reg_1[0]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [0]),
        .O(\x_assign_175_reg_25162_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_3__0_n_0,q2_reg_i_4__0_n_0,q2_reg_i_5__0_n_0,q2_reg_i_6__0_n_0,q2_reg_i_7__0_n_0,q2_reg_i_8__0_n_0,q2_reg_i_9__0_n_0,q2_reg_i_10__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q2_reg_i_11_n_0,q2_reg_i_12_n_0,q2_reg_i_13_n_0,q2_reg_i_14__0_n_0,q2_reg_i_15_n_0,q2_reg_i_16_n_0,q2_reg_i_17_n_0,q2_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAFF00FFAAFF3FFF)) 
    q2_reg_i_101
       (.I0(q2_reg_i_27__0_0[7]),
        .I1(q2_reg_i_27__0_2[7]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_102
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(q2_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_103
       (.I0(Q[15]),
        .I1(\reg_1816_reg[7] ),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    q2_reg_i_104
       (.I0(q2_reg_i_29_0),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q2_reg_i_24_0[6]),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q2_reg_i_24_1[6]),
        .I5(ap_enable_reg_pp0_iter2_reg_2),
        .O(q2_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h0000B8BBFFFFB8BB)) 
    q2_reg_i_105
       (.I0(\xor_ln124_173_reg_24288_reg[6] ),
        .I1(q2_reg_44),
        .I2(q2_reg_i_24_4[6]),
        .I3(q2_reg_55),
        .I4(q3_reg_25),
        .I5(q2_reg_i_24_3[6]),
        .O(q2_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFAF0F0FAFAFFF3F)) 
    q2_reg_i_106
       (.I0(q2_reg_i_27__0_0[6]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q2_reg_i_27__0_2[6]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0505C555)) 
    q2_reg_i_107
       (.I0(\xor_ln124_110_reg_23664_reg[7] [6]),
        .I1(q2_reg_i_27__0_1[6]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(q2_reg_i_128_n_0),
        .O(q2_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h8BBB88B888B888B8)) 
    q2_reg_i_108
       (.I0(q2_reg_i_32_0),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q2_reg_i_24_0[5]),
        .I4(ap_enable_reg_pp0_iter2_reg_2),
        .I5(q2_reg_i_24_1[5]),
        .O(q2_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_109
       (.I0(q2_reg_i_24_3[5]),
        .I1(q3_reg_25),
        .I2(\trunc_ln134_250_reg_24810_reg[4] ),
        .I3(q2_reg_44),
        .I4(q2_reg_i_24_4[5]),
        .I5(q2_reg_55),
        .O(q2_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAFFEAEAEAEA)) 
    q2_reg_i_10__0
       (.I0(q2_reg_i_53_n_0),
        .I1(q2_reg_26),
        .I2(q3_reg_18),
        .I3(q2_reg_i_55_n_0),
        .I4(q2_reg_i_56_n_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(q2_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF45FF45454545)) 
    q2_reg_i_11
       (.I0(q2_reg_i_57_n_0),
        .I1(q2_reg_i_58_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(q2_reg_i_60__0_n_0),
        .I4(q2_reg_i_61_n_0),
        .I5(q2_reg_i_62_n_0),
        .O(q2_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C0CACCC)) 
    q2_reg_i_110
       (.I0(q2_reg_i_27__0_1[5]),
        .I1(\xor_ln124_110_reg_23664_reg[7] [5]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(q2_reg_i_128_n_0),
        .O(q2_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hAAFF00FFAAFF3FFF)) 
    q2_reg_i_111
       (.I0(q2_reg_i_27__0_0[5]),
        .I1(q2_reg_i_27__0_2[5]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAFBFFFF)) 
    q2_reg_i_112
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(q2_reg_i_24_4[4]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\trunc_ln134_250_reg_24810_reg[3] ),
        .O(q2_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'hFFF2F0F0FFFFFFFF)) 
    q2_reg_i_113
       (.I0(Q[5]),
        .I1(\or_ln134_19_reg_23187_reg[4] ),
        .I2(q2_reg_i_206_n_0),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    q2_reg_i_114
       (.I0(q2_reg_i_207_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\trunc_ln134_90_reg_23507_reg[3] ),
        .O(q2_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hF055F033F055F0FF)) 
    q2_reg_i_115
       (.I0(q2_reg_50[4]),
        .I1(q2_reg_i_38__0_0),
        .I2(q2_reg_51[4]),
        .I3(\reg_1816_reg[0] ),
        .I4(q2_reg_i_93_n_0),
        .I5(q3_reg_33),
        .O(q2_reg_i_115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    q2_reg_i_116
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(q2_reg_i_116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_117
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[6]),
        .O(ap_enable_reg_pp0_iter2_reg_3));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_11__0
       (.I0(\xor_ln124_269_reg_25298_reg[7] [7]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [7]),
        .I2(x_assign_177_reg_25178[5]),
        .I3(or_ln134_115_fu_19828_p3[1]),
        .I4(or_ln134_117_fu_19840_p3[5]),
        .I5(x_assign_174_reg_25156[5]),
        .O(\xor_ln124_206_reg_24631_reg[7] ));
  LUT6 #(
    .INIT(64'h545454FF54FF54FF)) 
    q2_reg_i_12
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q2_reg_i_64_n_0),
        .I2(q2_reg_i_65__0_n_0),
        .I3(q2_reg_i_66__0_n_0),
        .I4(q2_reg_i_67_n_0),
        .I5(q2_reg_i_68_n_0),
        .O(q2_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFCAC00000CAC0)) 
    q2_reg_i_120
       (.I0(q3_reg_33),
        .I1(q2_reg_50[3]),
        .I2(q2_reg_i_93_n_0),
        .I3(\trunc_ln134_134_reg_23865_reg[2] ),
        .I4(\reg_1816_reg[0] ),
        .I5(q2_reg_51[3]),
        .O(q2_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hAFAFEFFFAAAAEAAA)) 
    q2_reg_i_121
       (.I0(q2_reg_i_128_n_0),
        .I1(q2_reg_i_27__0_1[3]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\xor_ln124_110_reg_23664_reg[7] [3]),
        .O(q2_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q2_reg_i_122
       (.I0(q2_reg_i_208_n_0),
        .I1(q2_reg_i_44_0),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(q2_reg_i_26__0_n_0),
        .O(q2_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h0000FD0DFFFFFD0D)) 
    q2_reg_i_123
       (.I0(q2_reg_55),
        .I1(q2_reg_i_24_4[2]),
        .I2(q2_reg_44),
        .I3(\trunc_ln134_254_reg_24832_reg[1] ),
        .I4(q3_reg_25),
        .I5(q2_reg_i_24_3[2]),
        .O(q2_reg_i_123_n_0));
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    q2_reg_i_124
       (.I0(q2_reg_i_24_0[2]),
        .I1(Q[4]),
        .I2(q2_reg_i_24_1[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[2]),
        .O(q2_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'hDDDD5555DFDD5555)) 
    q2_reg_i_125
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q2_reg_i_27__0_1[2]),
        .O(q2_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q2_reg_i_126
       (.I0(q2_reg_i_209_n_0),
        .I1(q2_reg_i_47_0),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(q2_reg_i_26__0_n_0),
        .O(q2_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h1133113303333333)) 
    q2_reg_i_127
       (.I0(q2_reg_i_27__0_0[1]),
        .I1(q2_reg_i_210_n_0),
        .I2(q2_reg_i_52__0_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[9]),
        .I5(Q[11]),
        .O(q2_reg_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    q2_reg_i_128
       (.I0(Q[7]),
        .I1(\reg_1816_reg[7] ),
        .I2(Q[9]),
        .I3(Q[11]),
        .O(q2_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'hA3A30333A3A3F333)) 
    q2_reg_i_129
       (.I0(\xor_ln124_13_reg_22730_reg[1] ),
        .I1(\xor_ln124_110_reg_23664_reg[7] [1]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(q2_reg_i_27__0_1[1]),
        .O(q2_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF545454FF54)) 
    q2_reg_i_13
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q2_reg_i_69_n_0),
        .I2(q2_reg_i_70_n_0),
        .I3(q2_reg_i_71_n_0),
        .I4(q2_reg_25),
        .I5(\xor_ln124_237_reg_24962_reg[7] [5]),
        .O(q2_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F3D1F3D1)) 
    q2_reg_i_130
       (.I0(q3_reg_33),
        .I1(q2_reg_i_93_n_0),
        .I2(q2_reg_50[1]),
        .I3(q2_reg_i_52__0_0),
        .I4(q2_reg_51[1]),
        .I5(\reg_1816_reg[0] ),
        .O(q2_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FD0DFD0D)) 
    q2_reg_i_131
       (.I0(q2_reg_55),
        .I1(q2_reg_i_24_4[0]),
        .I2(q2_reg_44),
        .I3(\xor_ln124_173_reg_24288_reg[0] ),
        .I4(q2_reg_i_24_3[0]),
        .I5(q3_reg_25),
        .O(q2_reg_i_131_n_0));
  LUT5 #(
    .INIT(32'h74FF77FF)) 
    q2_reg_i_132
       (.I0(q2_reg_i_24_0[0]),
        .I1(Q[4]),
        .I2(q2_reg_i_24_1[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[2]),
        .O(q2_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h55FF00FF55FF3FFF)) 
    q2_reg_i_133
       (.I0(q2_reg_i_27__0_0[0]),
        .I1(q2_reg_i_27__0_2[0]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h000D0F0F00000000)) 
    q2_reg_i_134
       (.I0(Q[5]),
        .I1(\xor_ln124_13_reg_22730_reg[0] ),
        .I2(q2_reg_i_211_n_0),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'hA3A30333A3A3F333)) 
    q2_reg_i_135
       (.I0(\xor_ln124_157_reg_24312_reg[7] [7]),
        .I1(\xor_ln124_123_reg_24025_reg[7] [3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\xor_ln124_109_reg_23659_reg[7] ),
        .O(q2_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hFF28FF28FFFFFF28)) 
    q2_reg_i_136
       (.I0(q3_reg_33),
        .I1(q2_reg_i_58_0),
        .I2(q2_reg_i_212_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [6]),
        .I5(\ap_CS_fsm_reg[13]_0 ),
        .O(q2_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_137
       (.I0(\xor_ln124_46_reg_22986_reg[7] ),
        .I1(\xor_ln124_238_reg_24967_reg[7] [7]),
        .I2(x_assign_75_reg_23603[7]),
        .I3(x_assign_73_reg_23571[3]),
        .I4(x_assign_75_reg_23603[6]),
        .I5(x_assign_72_reg_23565[3]),
        .O(q2_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_138
       (.I0(Q[5]),
        .I1(q2_reg_i_213_n_0),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q2_reg_i_214_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_139
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_140
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_189_reg_24668_reg[7] [5]),
        .O(q2_reg_i_140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    q2_reg_i_142
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[12]),
        .I4(q3_reg_18),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h88888FFF)) 
    q2_reg_i_143
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[12]),
        .I4(q3_reg_18),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h373F)) 
    q2_reg_i_144
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[2]),
        .I3(q2_reg_i_61_0[7]),
        .O(q2_reg_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    q2_reg_i_145
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q2_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_146
       (.I0(\xor_ln124_163_reg_24133_reg[7] [6]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [6]),
        .I2(x_assign_114_reg_24065[6]),
        .I3(x_assign_115_reg_24071[4]),
        .I4(or_ln134_75_fu_12061_p3[6]),
        .I5(or_ln134_76_fu_12067_p3[4]),
        .O(q2_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_147
       (.I0(\xor_ln124_78_reg_23328_reg[6] ),
        .I1(q2_reg_i_215_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_147_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_148
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_65__0_0),
        .I2(q2_reg_i_216_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [5]),
        .O(q2_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_149
       (.I0(\xor_ln124_14_reg_22762_reg[6] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(x_assign_48_reg_23229[2]),
        .I3(x_assign_51_reg_23267[5]),
        .I4(x_assign_51_reg_23267[6]),
        .I5(or_ln134_31_fu_6373_p3[6]),
        .O(q2_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    q2_reg_i_14__0
       (.I0(q2_reg_i_72_n_0),
        .I1(q2_reg_25),
        .I2(\xor_ln124_237_reg_24962_reg[7] [4]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(q2_reg_i_73_n_0),
        .I5(q2_reg_i_74_n_0),
        .O(q2_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h545454FF54FF54FF)) 
    q2_reg_i_15
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q2_reg_i_75_n_0),
        .I2(q2_reg_i_76_n_0),
        .I3(q2_reg_i_77__0_n_0),
        .I4(q2_reg_i_78_n_0),
        .I5(q2_reg_i_79_n_0),
        .O(q2_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_150
       (.I0(Q[5]),
        .I1(\xor_ln124_29_reg_23045_reg[6] [5]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\xor_ln124_61_reg_23365_reg[6] [2]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_150_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_151
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_189_reg_24668_reg[7] [4]),
        .O(q2_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_152
       (.I0(\xor_ln124_142_reg_24000_reg[6] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(or_ln134_95_fu_15466_p3[7]),
        .I3(x_assign_147_reg_24570[6]),
        .I4(x_assign_147_reg_24570[5]),
        .I5(x_assign_144_reg_24532[2]),
        .O(q2_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_153
       (.I0(q2_reg_i_67_0),
        .I1(\xor_ln124_238_reg_24967_reg[7] [6]),
        .I2(or_ln134_111_fu_17738_p3[7]),
        .I3(x_assign_171_reg_24906[6]),
        .I4(x_assign_171_reg_24906[5]),
        .I5(x_assign_168_reg_24868[2]),
        .O(q2_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_154
       (.I0(\xor_ln124_260_reg_25110_reg[7] [6]),
        .I1(\xor_ln124_260_reg_25110_reg[7]_0 [6]),
        .I2(or_ln134_123_fu_18876_p3[5]),
        .I3(or_ln134_124_fu_18882_p3[4]),
        .I4(or_ln134_125_fu_18888_p3[0]),
        .I5(or_ln134_123_fu_18876_p3[0]),
        .O(q2_reg_i_154_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_155
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .I3(q2_reg_i_61_0[6]),
        .O(q2_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_156
       (.I0(\trunc_ln134_137_reg_23881_reg[4] ),
        .I1(q2_reg_i_217_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_156_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_157
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_70_0),
        .I2(q2_reg_i_218_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [4]),
        .O(q2_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_158
       (.I0(Q[5]),
        .I1(\xor_ln124_29_reg_23045_reg[6] [4]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\xor_ln124_61_reg_23365_reg[6] [1]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'hFFFF909FFFFF9F9F)) 
    q2_reg_i_159
       (.I0(\trunc_ln134_297_reg_25184_reg[4] ),
        .I1(q2_reg_i_219_n_0),
        .I2(q3_reg_18),
        .I3(q2_reg_i_220_n_0),
        .I4(q2_reg_43),
        .I5(q3_reg_25),
        .O(q2_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h0D0D0DFF0DFF0DFF)) 
    q2_reg_i_16
       (.I0(q2_reg_i_80_n_0),
        .I1(q2_reg_i_81_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(q2_reg_i_82_n_0),
        .I4(q2_reg_i_83_n_0),
        .I5(q2_reg_i_84_n_0),
        .O(q2_reg_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q2_reg_i_160
       (.I0(q2_reg_i_61_0[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q2_reg_i_161
       (.I0(q3_reg_41),
        .I1(\trunc_ln134_219_reg_24522_reg[4] ),
        .I2(q2_reg_i_221_n_0),
        .I3(q2_reg_i_222_n_0),
        .I4(q2_reg_55),
        .I5(q2_reg_44),
        .O(q2_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_162
       (.I0(q2_reg_i_71_0),
        .I1(\xor_ln124_238_reg_24967_reg[7] [5]),
        .I2(or_ln134_111_fu_17738_p3[6]),
        .I3(x_assign_171_reg_24906[5]),
        .I4(x_assign_171_reg_24906[4]),
        .I5(x_assign_168_reg_24868[1]),
        .O(q2_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q2_reg_i_163
       (.I0(\trunc_ln134_297_reg_25184_reg[3] ),
        .I1(q2_reg_i_223_n_0),
        .I2(q3_reg_18),
        .I3(\reg_1889_reg[7]_0 [3]),
        .I4(q2_reg_43),
        .I5(q3_reg_25),
        .O(q2_reg_i_163_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_164
       (.I0(q2_reg_i_61_0[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q2_reg_i_165
       (.I0(q3_reg_41),
        .I1(\trunc_ln134_219_reg_24522_reg[3] ),
        .I2(q2_reg_i_224_n_0),
        .I3(\xor_ln124_189_reg_24668_reg[7] [3]),
        .I4(q2_reg_55),
        .I5(q2_reg_44),
        .O(q2_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_166
       (.I0(\xor_ln124_163_reg_24133_reg[7] [4]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [4]),
        .I2(x_assign_114_reg_24065[4]),
        .I3(or_ln134_76_fu_12067_p3[4]),
        .I4(or_ln134_75_fu_12061_p3[4]),
        .I5(or_ln134_76_fu_12067_p3[2]),
        .O(q2_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_167
       (.I0(\trunc_ln134_137_reg_23881_reg[3] ),
        .I1(q2_reg_i_225_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_167_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_168
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_74_0),
        .I2(q2_reg_i_226_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [3]),
        .O(q2_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_169
       (.I0(q2_reg_i_74_1),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .I2(or_ln134_31_fu_6373_p3[4]),
        .I3(x_assign_51_reg_23267[4]),
        .I4(q2_reg_i_74_2[2]),
        .I5(q2_reg_i_74_3[2]),
        .O(q2_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'h545454FF54FF54FF)) 
    q2_reg_i_17
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q2_reg_i_85_n_0),
        .I2(q2_reg_i_86_n_0),
        .I3(q2_reg_i_87_n_0),
        .I4(q2_reg_i_88_n_0),
        .I5(q2_reg_i_89_n_0),
        .O(q2_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_170
       (.I0(Q[5]),
        .I1(q2_reg_i_227_n_0),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q2_reg_i_228_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_171
       (.I0(\trunc_ln134_139_reg_23891_reg[2] ),
        .I1(q2_reg_i_229_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_171_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_172
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_76_0),
        .I2(q2_reg_i_230_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [2]),
        .O(q2_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_173
       (.I0(\x_assign_33_reg_23211_reg[3] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I2(x_assign_49_reg_23235[2]),
        .I3(x_assign_51_reg_23267[3]),
        .I4(q2_reg_i_74_2[1]),
        .I5(q2_reg_i_74_3[1]),
        .O(q2_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'hBBF333F3BBF3F3F3)) 
    q2_reg_i_174
       (.I0(q2_reg_i_231_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\xor_ln124_29_reg_23045_reg[6] [3]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(q2_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966900000000)) 
    q2_reg_i_175
       (.I0(\x_assign_160_reg_24680_reg[3] ),
        .I1(\xor_ln124_229_reg_24774_reg[7] [3]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I3(or_ln134_108_fu_16616_p3[1]),
        .I4(or_ln134_107_fu_16610_p3[3]),
        .I5(q2_reg_55),
        .O(q2_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_176
       (.I0(\trunc_ln134_217_reg_24434_reg[2] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I2(q2_reg_i_165_1[1]),
        .I3(q2_reg_i_165_0[1]),
        .I4(x_assign_147_reg_24570[3]),
        .I5(\xor_ln124_204_reg_24621_reg[3]_0 [2]),
        .O(q2_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_177
       (.I0(q2_reg_i_78_0),
        .I1(\xor_ln124_238_reg_24967_reg[7] [3]),
        .I2(\xor_ln124_236_reg_24957_reg[3]_0 [2]),
        .I3(x_assign_171_reg_24906[3]),
        .I4(\xor_ln124_238_reg_24967_reg[4]_1 [1]),
        .I5(\xor_ln124_238_reg_24967_reg[4]_0 [1]),
        .O(q2_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_178
       (.I0(\xor_ln124_206_reg_24631_reg[3] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [3]),
        .I2(\xor_ln124_267_reg_25288_reg[3] [2]),
        .I3(x_assign_195_reg_25242[2]),
        .I4(q2_reg_i_163_0[1]),
        .I5(or_ln134_129_fu_20016_p3[2]),
        .O(q2_reg_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q2_reg_i_179
       (.I0(Q[2]),
        .I1(q2_reg_i_61_0[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q2_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0D0D0DFF0D)) 
    q2_reg_i_18
       (.I0(q2_reg_i_90_n_0),
        .I1(q2_reg_i_91_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(q2_reg_i_92_n_0),
        .I4(q2_reg_25),
        .I5(\xor_ln124_237_reg_24962_reg[7] [0]),
        .O(q2_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_180
       (.I0(or_ln134_76_fu_12067_p3[0]),
        .I1(or_ln134_75_fu_12061_p3[2]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [2]),
        .I3(\xor_ln124_163_reg_24133_reg[7] [2]),
        .I4(x_assign_114_reg_24065[2]),
        .I5(x_assign_115_reg_24071[2]),
        .O(q2_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_181
       (.I0(\trunc_ln134_139_reg_23891_reg[1] ),
        .I1(q2_reg_i_233_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_181_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_182
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_81_0),
        .I2(q2_reg_i_234_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [1]),
        .O(q2_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_183
       (.I0(\x_assign_33_reg_23211_reg[2] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I2(x_assign_49_reg_23235[1]),
        .I3(x_assign_51_reg_23267[2]),
        .I4(q2_reg_i_74_2[0]),
        .I5(q2_reg_i_74_3[0]),
        .O(q2_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_184
       (.I0(Q[5]),
        .I1(\xor_ln124_29_reg_23045_reg[6] [2]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q2_reg_i_235_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_184_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_185
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_189_reg_24668_reg[7] [2]),
        .O(q2_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_186
       (.I0(\trunc_ln134_217_reg_24434_reg[1] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I2(q2_reg_i_165_1[0]),
        .I3(q2_reg_i_165_0[0]),
        .I4(x_assign_147_reg_24570[2]),
        .I5(\xor_ln124_204_reg_24621_reg[3]_0 [1]),
        .O(q2_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_187
       (.I0(\trunc_ln134_257_reg_24848_reg[1] ),
        .I1(\xor_ln124_238_reg_24967_reg[4]_0 [0]),
        .I2(\xor_ln124_238_reg_24967_reg[4]_1 [0]),
        .I3(x_assign_171_reg_24906[2]),
        .I4(\xor_ln124_236_reg_24957_reg[3]_0 [1]),
        .I5(\xor_ln124_238_reg_24967_reg[7] [2]),
        .O(q2_reg_i_187_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_188
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .I3(q2_reg_i_61_0[2]),
        .O(q2_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_189
       (.I0(x_assign_114_reg_24065[1]),
        .I1(x_assign_115_reg_24071[1]),
        .I2(or_ln134_75_fu_12061_p3[1]),
        .I3(x_assign_115_reg_24071[5]),
        .I4(\xor_ln124_163_reg_24133_reg[7] [1]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [1]),
        .O(q2_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q2_reg_i_19
       (.I0(q2_reg_i_93_n_0),
        .I1(q2_reg_44),
        .I2(q2_reg_45),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q2_reg_46),
        .I5(q2_reg_47),
        .O(q2_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_190
       (.I0(\x_assign_78_reg_23853_reg[7] ),
        .I1(q2_reg_i_236_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_190_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_191
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_86_0),
        .I2(q2_reg_i_237_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(q2_reg_i_238_n_0),
        .O(q2_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_192
       (.I0(\x_assign_28_reg_23181_reg[1] ),
        .I1(x_assign_49_reg_23235[0]),
        .I2(x_assign_51_reg_23267[1]),
        .I3(x_assign_48_reg_23229[0]),
        .I4(x_assign_51_reg_23267[0]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .O(q2_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_193
       (.I0(Q[5]),
        .I1(\xor_ln124_29_reg_23045_reg[6] [1]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q2_reg_i_239_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_193_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q2_reg_i_194
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_189_reg_24668_reg[7] [1]),
        .O(q2_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_195
       (.I0(q2_reg_i_88_0),
        .I1(\xor_ln124_238_reg_24967_reg[7] [1]),
        .I2(\xor_ln124_236_reg_24957_reg[3]_0 [0]),
        .I3(x_assign_171_reg_24906[1]),
        .I4(x_assign_171_reg_24906[0]),
        .I5(x_assign_168_reg_24868[0]),
        .O(q2_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_196
       (.I0(\xor_ln124_260_reg_25110_reg[7] [1]),
        .I1(\xor_ln124_260_reg_25110_reg[7]_0 [1]),
        .I2(x_assign_184_reg_25016[4]),
        .I3(x_assign_187_reg_25038[5]),
        .I4(x_assign_189_reg_25054[1]),
        .I5(x_assign_184_reg_25016[1]),
        .O(q2_reg_i_196_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q2_reg_i_197
       (.I0(Q[2]),
        .I1(q2_reg_i_61_0[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q2_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q2_reg_i_198
       (.I0(\xor_ln124_78_reg_23328_reg[0] ),
        .I1(q2_reg_i_240_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_198_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q2_reg_i_199
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q2_reg_i_91_0),
        .I2(q2_reg_i_241_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_93_reg_23701_reg[7] [0]),
        .O(q2_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_19__0
       (.I0(or_ln134_117_fu_19840_p3[3]),
        .I1(q2_reg_60[3]),
        .I2(or_ln134_117_fu_19840_p3[5]),
        .I3(or_ln134_115_fu_19828_p3[3]),
        .I4(\xor_ln124_269_reg_25298_reg[7] [5]),
        .I5(\xor_ln124_110_reg_23664_reg[7]_0 [5]),
        .O(\trunc_ln134_297_reg_25184_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    q2_reg_i_1__0
       (.I0(q2_reg_i_19_n_0),
        .I1(q2_reg_41),
        .I2(q2_reg_42),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(clefia_s0_ce2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_200
       (.I0(\x_assign_28_reg_23181_reg[0] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .I2(x_assign_48_reg_23229[4]),
        .I3(x_assign_51_reg_23267[7]),
        .I4(x_assign_51_reg_23267[0]),
        .I5(or_ln134_31_fu_6373_p3[0]),
        .O(q2_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q2_reg_i_201
       (.I0(Q[5]),
        .I1(\xor_ln124_29_reg_23045_reg[6] [0]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\xor_ln124_61_reg_23365_reg[6] [0]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q2_reg_i_201_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h08)) 
    q2_reg_i_202
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_i_61_0[0]),
        .O(q2_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hFFFF909FFFFF9F9F)) 
    q2_reg_i_203
       (.I0(\x_assign_174_reg_25156_reg[6] ),
        .I1(q2_reg_i_242_n_0),
        .I2(q3_reg_18),
        .I3(\reg_1889_reg[7]_0 [0]),
        .I4(q2_reg_43),
        .I5(q3_reg_25),
        .O(q2_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q2_reg_i_204
       (.I0(q3_reg_41),
        .I1(\xor_ln124_142_reg_24000_reg[0] ),
        .I2(q2_reg_i_243_n_0),
        .I3(\xor_ln124_189_reg_24668_reg[7] [0]),
        .I4(q2_reg_55),
        .I5(q2_reg_44),
        .O(q2_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_205
       (.I0(q2_reg_i_92_0),
        .I1(\xor_ln124_238_reg_24967_reg[7] [0]),
        .I2(or_ln134_111_fu_17738_p3[1]),
        .I3(x_assign_171_reg_24906[0]),
        .I4(x_assign_171_reg_24906[7]),
        .I5(x_assign_168_reg_24868[4]),
        .O(q2_reg_i_205_n_0));
  LUT5 #(
    .INIT(32'h01553155)) 
    q2_reg_i_206
       (.I0(\xor_ln124_110_reg_23664_reg[7] [4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_i_27__0_1[4]),
        .O(q2_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h5050F0F0505000C0)) 
    q2_reg_i_207
       (.I0(q2_reg_i_27__0_0[4]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q2_reg_i_27__0_2[4]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h5F5F0F0F5F5FFF3F)) 
    q2_reg_i_208
       (.I0(q2_reg_i_27__0_0[3]),
        .I1(Q[7]),
        .I2(\reg_1816_reg[7] ),
        .I3(q2_reg_i_27__0_2[3]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h55FF00FF55FF3FFF)) 
    q2_reg_i_209
       (.I0(q2_reg_i_27__0_0[2]),
        .I1(q2_reg_i_27__0_2[2]),
        .I2(Q[7]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q2_reg_i_209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    q2_reg_i_210
       (.I0(Q[11]),
        .I1(q2_reg_i_27__0_2[1]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[9]),
        .O(q2_reg_i_210_n_0));
  LUT5 #(
    .INIT(32'h02AA32AA)) 
    q2_reg_i_211
       (.I0(\xor_ln124_110_reg_23664_reg[7] [0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_i_27__0_1[0]),
        .O(q2_reg_i_211_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_212
       (.I0(x_assign_97_reg_23907[3]),
        .I1(x_assign_99_reg_23939[7]),
        .I2(x_assign_96_reg_23901[3]),
        .I3(x_assign_99_reg_23939[6]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [7]),
        .O(q2_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_213
       (.I0(q2_reg_i_138_1[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [7]),
        .I2(or_ln134_27_fu_5245_p3[7]),
        .I3(or_ln134_28_fu_5251_p3[5]),
        .I4(x_assign_45_reg_23095[5]),
        .I5(or_ln134_27_fu_5245_p3[1]),
        .O(q2_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_214
       (.I0(q2_reg_i_138_0[7]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(or_ln134_43_fu_7517_p3[7]),
        .I3(or_ln134_44_fu_7523_p3[5]),
        .I4(or_ln134_45_fu_7529_p3[1]),
        .I5(or_ln134_43_fu_7517_p3[1]),
        .O(q2_reg_i_214_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_215
       (.I0(or_ln134_63_fu_10917_p3[6]),
        .I1(x_assign_99_reg_23939[6]),
        .I2(x_assign_96_reg_23901[2]),
        .I3(x_assign_99_reg_23939[5]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [6]),
        .O(q2_reg_i_215_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_216
       (.I0(x_assign_72_reg_23565[2]),
        .I1(x_assign_75_reg_23603[5]),
        .I2(or_ln134_47_fu_8645_p3[6]),
        .I3(x_assign_75_reg_23603[6]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [6]),
        .O(q2_reg_i_216_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_217
       (.I0(or_ln134_63_fu_10917_p3[5]),
        .I1(x_assign_99_reg_23939[5]),
        .I2(x_assign_96_reg_23901[1]),
        .I3(x_assign_99_reg_23939[4]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [5]),
        .O(q2_reg_i_217_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_218
       (.I0(x_assign_75_reg_23603[5]),
        .I1(or_ln134_47_fu_8645_p3[5]),
        .I2(x_assign_75_reg_23603[4]),
        .I3(x_assign_72_reg_23565[1]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [5]),
        .O(q2_reg_i_218_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_219
       (.I0(\xor_ln124_236_reg_24957_reg[7] [5]),
        .I1(or_ln134_129_fu_20016_p3[5]),
        .I2(or_ln134_127_fu_20004_p3[6]),
        .I3(x_assign_192_reg_25204[1]),
        .I4(or_ln134_129_fu_20016_p3[4]),
        .O(q2_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_220
       (.I0(or_ln134_124_fu_18882_p3[3]),
        .I1(or_ln134_123_fu_18876_p3[4]),
        .I2(or_ln134_125_fu_18888_p3[2]),
        .I3(or_ln134_123_fu_18876_p3[6]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [5]),
        .I5(\xor_ln124_260_reg_25110_reg[7]_0 [5]),
        .O(q2_reg_i_220_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_221
       (.I0(x_assign_144_reg_24532[1]),
        .I1(x_assign_147_reg_24570[4]),
        .I2(or_ln134_95_fu_15466_p3[6]),
        .I3(x_assign_147_reg_24570[5]),
        .I4(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .O(q2_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_222
       (.I0(or_ln134_108_fu_16616_p3[3]),
        .I1(or_ln134_107_fu_16610_p3[5]),
        .I2(or_ln134_109_fu_16622_p3[3]),
        .I3(or_ln134_107_fu_16610_p3[7]),
        .I4(\xor_ln124_229_reg_24774_reg[7] [5]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .O(q2_reg_i_222_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_223
       (.I0(\xor_ln124_236_reg_24957_reg[7] [4]),
        .I1(or_ln134_129_fu_20016_p3[4]),
        .I2(or_ln134_127_fu_20004_p3[5]),
        .I3(q2_reg_i_163_0[2]),
        .I4(or_ln134_129_fu_20016_p3[3]),
        .O(q2_reg_i_223_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_224
       (.I0(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .I1(x_assign_147_reg_24570[4]),
        .I2(or_ln134_95_fu_15466_p3[5]),
        .I3(q2_reg_i_165_0[2]),
        .I4(q2_reg_i_165_1[2]),
        .O(q2_reg_i_224_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_225
       (.I0(or_ln134_63_fu_10917_p3[4]),
        .I1(x_assign_99_reg_23939[4]),
        .I2(q2_reg_i_167_0[2]),
        .I3(q2_reg_i_167_1[2]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [4]),
        .O(q2_reg_i_225_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_226
       (.I0(x_assign_75_reg_23603[4]),
        .I1(or_ln134_47_fu_8645_p3[4]),
        .I2(q2_reg_i_168_0[2]),
        .I3(q2_reg_i_168_1[2]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [4]),
        .O(q2_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_227
       (.I0(or_ln134_27_fu_5245_p3[4]),
        .I1(or_ln134_28_fu_5251_p3[2]),
        .I2(or_ln134_29_fu_5257_p3[0]),
        .I3(or_ln134_27_fu_5245_p3[6]),
        .I4(q2_reg_i_138_1[4]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [4]),
        .O(q2_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_228
       (.I0(or_ln134_44_fu_7523_p3[2]),
        .I1(or_ln134_43_fu_7517_p3[4]),
        .I2(or_ln134_45_fu_7529_p3[2]),
        .I3(or_ln134_43_fu_7517_p3[6]),
        .I4(q2_reg_i_138_0[4]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .O(q2_reg_i_228_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_229
       (.I0(q2_reg_i_167_1[1]),
        .I1(q2_reg_i_167_0[1]),
        .I2(x_assign_97_reg_23907[2]),
        .I3(x_assign_99_reg_23939[3]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [3]),
        .O(q2_reg_i_229_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_230
       (.I0(q2_reg_i_168_1[1]),
        .I1(q2_reg_i_168_0[1]),
        .I2(x_assign_73_reg_23571[2]),
        .I3(x_assign_75_reg_23603[3]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [3]),
        .O(q2_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_231
       (.I0(q2_reg_i_138_0[3]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I2(or_ln134_44_fu_7523_p3[1]),
        .I3(or_ln134_43_fu_7517_p3[3]),
        .I4(q2_reg_i_174_0[3]),
        .I5(q2_reg_i_174_1[3]),
        .O(q2_reg_i_231_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_232
       (.I0(q4_reg_i_109[3]),
        .I1(q4_reg_i_109_0[3]),
        .O(\x_assign_160_reg_24680_reg[3] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_233
       (.I0(q2_reg_i_167_1[0]),
        .I1(q2_reg_i_167_0[0]),
        .I2(x_assign_97_reg_23907[1]),
        .I3(x_assign_99_reg_23939[2]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [2]),
        .O(q2_reg_i_233_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_234
       (.I0(q2_reg_i_168_1[0]),
        .I1(q2_reg_i_168_0[0]),
        .I2(x_assign_73_reg_23571[1]),
        .I3(x_assign_75_reg_23603[2]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [2]),
        .O(q2_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_235
       (.I0(q2_reg_i_174_1[2]),
        .I1(q2_reg_i_174_0[2]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I3(q2_reg_i_138_0[2]),
        .I4(or_ln134_44_fu_7523_p3[0]),
        .I5(or_ln134_43_fu_7517_p3[2]),
        .O(q2_reg_i_235_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_236
       (.I0(\xor_ln124_236_reg_24957_reg[7] [1]),
        .I1(x_assign_96_reg_23901[0]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(x_assign_97_reg_23907[0]),
        .I4(x_assign_99_reg_23939[1]),
        .O(q2_reg_i_236_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_237
       (.I0(x_assign_72_reg_23565[0]),
        .I1(x_assign_75_reg_23603[0]),
        .I2(x_assign_73_reg_23571[0]),
        .I3(x_assign_75_reg_23603[1]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [1]),
        .O(q2_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_238
       (.I0(\xor_ln124_133_reg_23807_reg[7] [1]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .I2(\xor_ln124_133_reg_23807_reg[3] [1]),
        .I3(\xor_ln124_133_reg_23807_reg[3]_0 [1]),
        .I4(or_ln134_59_fu_9789_p3[1]),
        .I5(x_assign_91_reg_23735[5]),
        .O(q2_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_239
       (.I0(q2_reg_i_138_0[1]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .I2(or_ln134_43_fu_7517_p3[1]),
        .I3(x_assign_67_reg_23399[5]),
        .I4(q2_reg_i_174_0[1]),
        .I5(q2_reg_i_174_1[1]),
        .O(q2_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_23__0
       (.I0(or_ln134_117_fu_19840_p3[2]),
        .I1(q2_reg_60[2]),
        .I2(or_ln134_117_fu_19840_p3[4]),
        .I3(or_ln134_115_fu_19828_p3[2]),
        .I4(\xor_ln124_269_reg_25298_reg[7] [4]),
        .I5(\xor_ln124_110_reg_23664_reg[7]_0 [4]),
        .O(\trunc_ln134_297_reg_25184_reg[3] ));
  LUT5 #(
    .INIT(32'h74447777)) 
    q2_reg_i_24
       (.I0(q2_reg_38),
        .I1(q3_reg_18),
        .I2(q2_reg_i_97_n_0),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(q2_reg_i_98_n_0),
        .O(q2_reg_i_24_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_240
       (.I0(x_assign_99_reg_23939[7]),
        .I1(x_assign_96_reg_23901[4]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(or_ln134_63_fu_10917_p3[0]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [0]),
        .O(q2_reg_i_240_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_241
       (.I0(x_assign_72_reg_23565[4]),
        .I1(x_assign_75_reg_23603[7]),
        .I2(or_ln134_47_fu_8645_p3[0]),
        .I3(x_assign_75_reg_23603[0]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [0]),
        .O(q2_reg_i_241_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q2_reg_i_242
       (.I0(x_assign_195_reg_25242[3]),
        .I1(x_assign_192_reg_25204[4]),
        .I2(or_ln134_129_fu_20016_p3[0]),
        .I3(or_ln134_127_fu_20004_p3[1]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [0]),
        .O(q2_reg_i_242_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q2_reg_i_243
       (.I0(or_ln134_95_fu_15466_p3[1]),
        .I1(x_assign_147_reg_24570[0]),
        .I2(x_assign_147_reg_24570[7]),
        .I3(x_assign_144_reg_24532[4]),
        .I4(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .O(q2_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h0505051500000000)) 
    q2_reg_i_25__0
       (.I0(q3_reg_18),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[12] ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h07070777)) 
    q2_reg_i_26__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[15]),
        .I4(Q[13]),
        .O(q2_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAE00AE00AE00AEAE)) 
    q2_reg_i_27__0
       (.I0(q2_reg_i_99_n_0),
        .I1(q2_reg_40),
        .I2(\xor_ln124_13_reg_22730_reg[7] ),
        .I3(q2_reg_i_101_n_0),
        .I4(q2_reg_56),
        .I5(q2_reg_i_102_n_0),
        .O(q2_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h00002F22FFFF2F22)) 
    q2_reg_i_28
       (.I0(\xor_ln124_77_reg_23323_reg[7] ),
        .I1(\ap_CS_fsm_reg[15]_1 ),
        .I2(q2_reg_50[7]),
        .I3(q2_reg_i_93_n_0),
        .I4(\reg_1816_reg[0] ),
        .I5(q2_reg_51[7]),
        .O(q2_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_28__0
       (.I0(\xor_ln124_269_reg_25298_reg[7] [3]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [3]),
        .I2(x_assign_177_reg_25178[3]),
        .I3(q2_reg_61[3]),
        .I4(or_ln134_117_fu_19840_p3[1]),
        .I5(q2_reg_60[1]),
        .O(\xor_ln124_206_reg_24631_reg[3] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    q2_reg_i_29
       (.I0(q2_reg_37),
        .I1(q3_reg_18),
        .I2(q2_reg_i_104_n_0),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(q2_reg_i_105_n_0),
        .O(q2_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    q2_reg_i_2__0
       (.I0(q2_reg_i_19_n_0),
        .I1(q2_reg_42),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_25),
        .I5(q2_reg_43),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'hAEAEAE00AE00AE00)) 
    q2_reg_i_30__0
       (.I0(q2_reg_i_106_n_0),
        .I1(q2_reg_57),
        .I2(q2_reg_i_102_n_0),
        .I3(q2_reg_i_107_n_0),
        .I4(q2_reg_58),
        .I5(q2_reg_40),
        .O(q2_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    q2_reg_i_31
       (.I0(q2_reg_54),
        .I1(\ap_CS_fsm_reg[15]_1 ),
        .I2(q2_reg_50[6]),
        .I3(q2_reg_i_93_n_0),
        .I4(q2_reg_51[6]),
        .I5(\reg_1816_reg[0] ),
        .O(q2_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_31__0
       (.I0(q2_reg_60[0]),
        .I1(or_ln134_117_fu_19840_p3[0]),
        .I2(x_assign_177_reg_25178[2]),
        .I3(q2_reg_61[2]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [2]),
        .I5(\xor_ln124_269_reg_25298_reg[7] [2]),
        .O(\trunc_ln134_299_reg_25194_reg[1] ));
  LUT5 #(
    .INIT(32'h74447777)) 
    q2_reg_i_32
       (.I0(q2_reg_36),
        .I1(q3_reg_18),
        .I2(q2_reg_i_108_n_0),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(q2_reg_i_109_n_0),
        .O(q2_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hEA00EAEAEA00EA00)) 
    q2_reg_i_33__0
       (.I0(q2_reg_i_110_n_0),
        .I1(\or_ln134_19_reg_23187_reg[5] ),
        .I2(q2_reg_40),
        .I3(q2_reg_i_111_n_0),
        .I4(q2_reg_i_102_n_0),
        .I5(q2_reg_59),
        .O(q2_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    q2_reg_i_34
       (.I0(\trunc_ln134_130_reg_23843_reg[4] ),
        .I1(\ap_CS_fsm_reg[15]_1 ),
        .I2(q2_reg_50[5]),
        .I3(q2_reg_i_93_n_0),
        .I4(q2_reg_51[5]),
        .I5(\reg_1816_reg[0] ),
        .O(q2_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_36__0
       (.I0(x_assign_174_reg_25156[7]),
        .I1(x_assign_177_reg_25178[5]),
        .I2(x_assign_177_reg_25178[1]),
        .I3(q2_reg_61[1]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [1]),
        .I5(\xor_ln124_269_reg_25298_reg[7] [1]),
        .O(\x_assign_174_reg_25156_reg[7] ));
  LUT6 #(
    .INIT(64'h2A002A002A000800)) 
    q2_reg_i_37__0
       (.I0(q2_reg_i_112_n_0),
        .I1(Q[12]),
        .I2(q2_reg_i_24_3[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(q2_reg_i_37__0_n_0));
  LUT5 #(
    .INIT(32'h5D000000)) 
    q2_reg_i_38__0
       (.I0(q2_reg_i_26__0_n_0),
        .I1(q2_reg_i_113_n_0),
        .I2(q2_reg_i_114_n_0),
        .I3(q2_reg_i_115_n_0),
        .I4(q2_reg_i_116_n_0),
        .O(q2_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h88888BBBBBBB8BBB)) 
    q2_reg_i_39
       (.I0(q2_reg_35),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q2_reg_i_24_1[4]),
        .I3(ap_enable_reg_pp0_iter2_reg_2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q2_reg_i_24_0[4]),
        .O(q2_reg_i_39_n_0));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    q2_reg_i_3__0
       (.I0(q2_reg_i_24_n_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(q2_reg_i_26__0_n_0),
        .I3(q2_reg_i_27__0_n_0),
        .I4(q2_reg_i_28_n_0),
        .O(q2_reg_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    q2_reg_i_40__0
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'h0000F707FFFFF707)) 
    q2_reg_i_41__0
       (.I0(q2_reg_i_24_4[3]),
        .I1(q2_reg_55),
        .I2(q2_reg_44),
        .I3(\xor_ln124_173_reg_24288_reg[3] ),
        .I4(q3_reg_25),
        .I5(q2_reg_i_24_3[3]),
        .O(q2_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_42__0
       (.I0(q2_reg_33),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q2_reg_i_24_0[3]),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q2_reg_i_24_1[3]),
        .I5(ap_enable_reg_pp0_iter2_reg_2),
        .O(q2_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h88888888AAA8A8A8)) 
    q2_reg_i_44
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(q2_reg_i_120_n_0),
        .I2(q2_reg_i_121_n_0),
        .I3(q2_reg_39),
        .I4(q2_reg_40),
        .I5(q2_reg_i_122_n_0),
        .O(q2_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h0000000057F75555)) 
    q2_reg_i_45__0
       (.I0(q2_reg_i_123_n_0),
        .I1(q2_reg_i_124_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_3),
        .I3(q2_reg_31),
        .I4(\ap_CS_fsm_reg[12] ),
        .I5(q3_reg_18),
        .O(q2_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF004500EF)) 
    q2_reg_i_47
       (.I0(q2_reg_40),
        .I1(q2_reg_47),
        .I2(\xor_ln124_110_reg_23664_reg[7] [2]),
        .I3(q2_reg_i_125_n_0),
        .I4(q2_reg_48),
        .I5(q2_reg_i_126_n_0),
        .O(q2_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hA0ACAFACA0A0AFA0)) 
    q2_reg_i_48
       (.I0(q2_reg_51[2]),
        .I1(q3_reg_33),
        .I2(\reg_1816_reg[0] ),
        .I3(q2_reg_i_93_n_0),
        .I4(q2_reg_50[2]),
        .I5(q2_reg_52),
        .O(q2_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_49
       (.I0(q2_reg_i_24_3[1]),
        .I1(q3_reg_25),
        .I2(\xor_ln124_173_reg_24288_reg[1] ),
        .I3(q2_reg_44),
        .I4(q2_reg_i_24_4[1]),
        .I5(q2_reg_55),
        .O(q2_reg_i_49_n_0));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    q2_reg_i_4__0
       (.I0(q2_reg_i_29_n_0),
        .I1(q2_reg_i_26__0_n_0),
        .I2(q2_reg_i_30__0_n_0),
        .I3(q2_reg_i_31_n_0),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(q2_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h55555555C0CFCFCF)) 
    q2_reg_i_50
       (.I0(q2_reg_29),
        .I1(q2_reg_i_24_0[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q2_reg_i_24_1[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_2),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q2_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h222A0000AAAAAAAA)) 
    q2_reg_i_52__0
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(q2_reg_i_127_n_0),
        .I2(q2_reg_i_128_n_0),
        .I3(q2_reg_i_129_n_0),
        .I4(q2_reg_i_26__0_n_0),
        .I5(q2_reg_i_130_n_0),
        .O(q2_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h0000000057F75555)) 
    q2_reg_i_53
       (.I0(q2_reg_i_131_n_0),
        .I1(q2_reg_i_132_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_3),
        .I3(q2_reg_27),
        .I4(\ap_CS_fsm_reg[12] ),
        .I5(q3_reg_18),
        .O(q2_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5545FFFF)) 
    q2_reg_i_55
       (.I0(q2_reg_i_133_n_0),
        .I1(q2_reg_49),
        .I2(q2_reg_42),
        .I3(Q[11]),
        .I4(q2_reg_i_26__0_n_0),
        .I5(q2_reg_i_134_n_0),
        .O(q2_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h505C5F5C50505F50)) 
    q2_reg_i_56
       (.I0(q2_reg_51[0]),
        .I1(q3_reg_33),
        .I2(\reg_1816_reg[0] ),
        .I3(q2_reg_i_93_n_0),
        .I4(q2_reg_50[0]),
        .I5(q2_reg_53),
        .O(q2_reg_i_56_n_0));
  LUT3 #(
    .INIT(8'hAB)) 
    q2_reg_i_57
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q2_reg_i_135_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .O(q2_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hAE00AE00AE00AEAE)) 
    q2_reg_i_58
       (.I0(q2_reg_i_136_n_0),
        .I1(q2_reg_i_137_n_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(q2_reg_i_138_n_0),
        .I4(\reg_1882_reg[7] [1]),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q2_reg_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h07070777)) 
    q2_reg_i_59__0
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    q2_reg_i_5__0
       (.I0(q2_reg_i_32_n_0),
        .I1(q2_reg_i_26__0_n_0),
        .I2(q2_reg_i_33__0_n_0),
        .I3(q2_reg_i_34_n_0),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(q2_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
    q2_reg_i_60__0
       (.I0(q2_reg_i_140_n_0),
        .I1(\reg_1882_reg[7]_0 [1]),
        .I2(q3_reg_41),
        .I3(\reg_1904_reg[7] [1]),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_60__0_n_0));
  LUT5 #(
    .INIT(32'h0E02FFFF)) 
    q2_reg_i_61
       (.I0(\reg_1889_reg[7]_0 [4]),
        .I1(q3_reg_18),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\reg_1895_reg[7] [3]),
        .I4(q2_reg_i_144_n_0),
        .O(q2_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q2_reg_i_62
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln124_237_reg_24962_reg[7] [7]),
        .O(q2_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q2_reg_i_63
       (.I0(q3_reg_18),
        .I1(q3_reg_25),
        .I2(q2_reg_43),
        .I3(q2_reg_25),
        .I4(q2_reg_44),
        .I5(q2_reg_i_145_n_0),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'h8888B888BBBBB888)) 
    q2_reg_i_64
       (.I0(\xor_ln124_157_reg_24312_reg[7] [6]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_i_93_n_0),
        .I3(q2_reg_i_146_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(\xor_ln124_109_reg_23659_reg[6] ),
        .O(q2_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_65__0
       (.I0(q2_reg_i_147_n_0),
        .I1(q2_reg_i_148_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_149_n_0),
        .I5(q2_reg_i_150_n_0),
        .O(q2_reg_i_65__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q2_reg_i_66__0
       (.I0(\xor_ln124_237_reg_24962_reg[7] [6]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
    q2_reg_i_67
       (.I0(q2_reg_i_151_n_0),
        .I1(q2_reg_i_152_n_0),
        .I2(q3_reg_41),
        .I3(q2_reg_i_153_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'h0000ABFB)) 
    q2_reg_i_68
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(q2_reg_i_154_n_0),
        .I2(q3_reg_18),
        .I3(\reg_1895_reg[7] [2]),
        .I4(q2_reg_i_155_n_0),
        .O(q2_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h5555555533F03300)) 
    q2_reg_i_69
       (.I0(\xor_ln124_157_reg_24312_reg[7] [5]),
        .I1(\trunc_ln134_170_reg_24167_reg[4] ),
        .I2(q2_reg_i_93_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(\xor_ln124_123_reg_24025_reg[7] [2]),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h4744474747474747)) 
    q2_reg_i_6__0
       (.I0(q2_reg_34),
        .I1(q3_reg_18),
        .I2(q2_reg_i_37__0_n_0),
        .I3(q2_reg_i_38__0_n_0),
        .I4(q2_reg_i_39_n_0),
        .I5(\ap_CS_fsm_reg[12] ),
        .O(q2_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_70
       (.I0(q2_reg_i_156_n_0),
        .I1(q2_reg_i_157_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\reg_1882_reg[7] [0]),
        .I5(q2_reg_i_158_n_0),
        .O(q2_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDFDF)) 
    q2_reg_i_71
       (.I0(q2_reg_i_159_n_0),
        .I1(q2_reg_i_160_n_0),
        .I2(q2_reg_i_161_n_0),
        .I3(q2_reg_i_162_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBFBFBF)) 
    q2_reg_i_72
       (.I0(q2_reg_i_163_n_0),
        .I1(q2_reg_i_164_n_0),
        .I2(q2_reg_i_165_n_0),
        .I3(\reg_1904_reg[7] [0]),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h5555555533F03300)) 
    q2_reg_i_73
       (.I0(\xor_ln124_157_reg_24312_reg[7] [4]),
        .I1(\trunc_ln134_170_reg_24167_reg[3] ),
        .I2(q2_reg_i_93_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(q2_reg_i_166_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_74
       (.I0(q2_reg_i_167_n_0),
        .I1(q2_reg_i_168_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_169_n_0),
        .I5(q2_reg_i_170_n_0),
        .O(q2_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h8888B888BBBBB888)) 
    q2_reg_i_75
       (.I0(\xor_ln124_157_reg_24312_reg[7] [3]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_i_93_n_0),
        .I3(\xor_ln124_123_reg_24025_reg[7] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(\xor_ln124_109_reg_23659_reg[3] ),
        .O(q2_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_76
       (.I0(q2_reg_i_171_n_0),
        .I1(q2_reg_i_172_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_173_n_0),
        .I5(q2_reg_i_174_n_0),
        .O(q2_reg_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q2_reg_i_77__0
       (.I0(\xor_ln124_237_reg_24962_reg[7] [3]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005454)) 
    q2_reg_i_78
       (.I0(q2_reg_i_175_n_0),
        .I1(q2_reg_i_176_n_0),
        .I2(q3_reg_41),
        .I3(q2_reg_i_177_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_78_n_0));
  LUT5 #(
    .INIT(32'h0000ABFB)) 
    q2_reg_i_79
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\reg_1889_reg[7]_0 [2]),
        .I2(q3_reg_18),
        .I3(q2_reg_i_178_n_0),
        .I4(q2_reg_i_179_n_0),
        .O(q2_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF750075)) 
    q2_reg_i_7__0
       (.I0(q2_reg_i_41__0_n_0),
        .I1(q2_reg_i_42__0_n_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_18),
        .I4(q2_reg_32),
        .I5(q2_reg_i_44_n_0),
        .O(q2_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBB8B88BB888B)) 
    q2_reg_i_80
       (.I0(\xor_ln124_157_reg_24312_reg[7] [2]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_i_93_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(q2_reg_i_180_n_0),
        .I5(\xor_ln124_109_reg_23659_reg[2] ),
        .O(q2_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_81
       (.I0(q2_reg_i_181_n_0),
        .I1(q2_reg_i_182_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_183_n_0),
        .I5(q2_reg_i_184_n_0),
        .O(q2_reg_i_81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q2_reg_i_82
       (.I0(\xor_ln124_237_reg_24962_reg[7] [2]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
    q2_reg_i_83
       (.I0(q2_reg_i_185_n_0),
        .I1(q2_reg_i_186_n_0),
        .I2(q3_reg_41),
        .I3(q2_reg_i_187_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'h0000ABFB)) 
    q2_reg_i_84
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\reg_1889_reg[7]_0 [1]),
        .I2(q3_reg_18),
        .I3(\reg_1895_reg[7] [1]),
        .I4(q2_reg_i_188_n_0),
        .O(q2_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h5555555533F03300)) 
    q2_reg_i_85
       (.I0(\xor_ln124_157_reg_24312_reg[7] [1]),
        .I1(\xor_ln124_109_reg_23659_reg[1] ),
        .I2(q2_reg_i_93_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(q2_reg_i_189_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_86
       (.I0(q2_reg_i_190_n_0),
        .I1(q2_reg_i_191_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_192_n_0),
        .I5(q2_reg_i_193_n_0),
        .O(q2_reg_i_86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q2_reg_i_87
       (.I0(\xor_ln124_237_reg_24962_reg[7] [1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q2_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
    q2_reg_i_88
       (.I0(q2_reg_i_194_n_0),
        .I1(\reg_1882_reg[7]_0 [0]),
        .I2(q3_reg_41),
        .I3(q2_reg_i_195_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'h0000ABFB)) 
    q2_reg_i_89
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(q2_reg_i_196_n_0),
        .I2(q3_reg_18),
        .I3(\reg_1895_reg[7] [0]),
        .I4(q2_reg_i_197_n_0),
        .O(q2_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAFFEAEAEAEA)) 
    q2_reg_i_8__0
       (.I0(q2_reg_i_45__0_n_0),
        .I1(q2_reg_30),
        .I2(q3_reg_18),
        .I3(q2_reg_i_47_n_0),
        .I4(q2_reg_i_48_n_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(q2_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBB8B88BB888B)) 
    q2_reg_i_90
       (.I0(\xor_ln124_157_reg_24312_reg[7] [0]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_i_93_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(\xor_ln124_123_reg_24025_reg[7] [0]),
        .I5(\xor_ln124_109_reg_23659_reg[0] ),
        .O(q2_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000E0)) 
    q2_reg_i_91
       (.I0(q2_reg_i_198_n_0),
        .I1(q2_reg_i_199_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(q2_reg_i_200_n_0),
        .I5(q2_reg_i_201_n_0),
        .O(q2_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBFBFBF)) 
    q2_reg_i_92
       (.I0(q2_reg_i_202_n_0),
        .I1(q2_reg_i_203_n_0),
        .I2(q2_reg_i_204_n_0),
        .I3(q2_reg_i_205_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q2_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_93
       (.I0(\reg_1816_reg[7] ),
        .I1(Q[15]),
        .O(q2_reg_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_95
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[4]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h4777447444744474)) 
    q2_reg_i_97
       (.I0(q2_reg_i_24_2),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q2_reg_i_24_0[7]),
        .I4(ap_enable_reg_pp0_iter2_reg_2),
        .I5(q2_reg_i_24_1[7]),
        .O(q2_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    q2_reg_i_98
       (.I0(q2_reg_i_24_3[7]),
        .I1(q3_reg_25),
        .I2(\xor_ln124_173_reg_24288_reg[7] ),
        .I3(q2_reg_44),
        .I4(q2_reg_i_24_4[7]),
        .I5(q2_reg_55),
        .O(q2_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFAFBFFFAAAABAAA)) 
    q2_reg_i_99
       (.I0(q2_reg_i_128_n_0),
        .I1(q2_reg_i_27__0_1[7]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\xor_ln124_110_reg_23664_reg[7] [7]),
        .O(q2_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF750075)) 
    q2_reg_i_9__0
       (.I0(q2_reg_i_49_n_0),
        .I1(q2_reg_i_50_n_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_18),
        .I4(q2_reg_28),
        .I5(q2_reg_i_52__0_n_0),
        .O(q2_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_2_n_0,q3_reg_i_3_n_0,q3_reg_i_4_n_0,q3_reg_i_5_n_0,q3_reg_i_6_n_0,q3_reg_i_7_n_0,q3_reg_i_8_n_0,q3_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q3_reg_i_10_n_0,q3_reg_i_11_n_0,q3_reg_i_12_n_0,q3_reg_i_13_n_0,q3_reg_i_14_n_0,q3_reg_i_15_n_0,q3_reg_i_16_n_0,q3_reg_i_17_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce3),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF454545FF45)) 
    q3_reg_i_10
       (.I0(q3_reg_i_54_n_0),
        .I1(q3_reg_i_55_n_0),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(q3_reg_i_56_n_0),
        .I4(q2_reg_25),
        .I5(q3_reg_31),
        .O(q3_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0F008800)) 
    q3_reg_i_100
       (.I0(Q[5]),
        .I1(\xor_ln124_5_reg_22677_reg[6] ),
        .I2(q3_reg_i_21_3[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[7]),
        .O(q3_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h8BBB8B888BBB8BBB)) 
    q3_reg_i_101
       (.I0(q3_reg_i_28_0),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q3_reg_i_23_0[6]),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q3_reg_i_23_1[6]),
        .I5(ap_enable_reg_pp0_iter2_reg_2),
        .O(q3_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFAABFFFFF)) 
    q3_reg_i_102
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(q3_reg_i_23_3[6]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\xor_ln124_171_reg_24276_reg[6] ),
        .O(q3_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007272)) 
    q3_reg_i_103
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(q3_reg_i_21_0[5]),
        .I2(\ct_load_10_reg_22601_reg[6] [4]),
        .I3(q3_reg_i_21_1[5]),
        .I4(q2_reg_41),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    q3_reg_i_104
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\xor_ln124_5_reg_22677_reg[5] ),
        .I2(q3_reg_i_21_3[5]),
        .I3(q3_reg_i_32_0),
        .I4(q3_reg_i_196_n_0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(q3_reg_i_104_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h8080B080)) 
    q3_reg_i_105
       (.I0(\xor_ln124_75_reg_23313_reg[5] ),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[11]),
        .I4(q3_reg_44[5]),
        .O(q3_reg_i_105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    q3_reg_i_106
       (.I0(q3_reg_i_23_0[4]),
        .I1(Q[4]),
        .I2(q3_reg_i_23_1[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[2]),
        .O(q3_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    q3_reg_i_107
       (.I0(\xor_ln124_43_reg_22968_reg[4] ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q3_reg_44[4]),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(q3_reg_33),
        .I5(q3_reg_i_36_0),
        .O(q3_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAFF00FF3FFF)) 
    q3_reg_i_108
       (.I0(q3_reg_i_21_3[4]),
        .I1(q3_reg_i_21_2[4]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(q3_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    q3_reg_i_109
       (.I0(q3_reg_i_21_0[4]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ct_load_10_reg_22601_reg[6] [3]),
        .I3(q3_reg_i_21_1[4]),
        .I4(q2_reg_41),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    q3_reg_i_11
       (.I0(q3_reg_i_58_n_0),
        .I1(q3_reg_i_59_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_30),
        .I4(q3_reg_i_61_n_0),
        .I5(q3_reg_i_62_n_0),
        .O(q3_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h8BBB88B888B888B8)) 
    q3_reg_i_110
       (.I0(q3_reg_i_37_0),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q3_reg_i_23_0[3]),
        .I4(ap_enable_reg_pp0_iter2_reg_2),
        .I5(q3_reg_i_23_1[3]),
        .O(q3_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    q3_reg_i_111
       (.I0(q3_reg_24[3]),
        .I1(q3_reg_25),
        .I2(\x_assign_151_reg_24826_reg[3] ),
        .I3(q2_reg_44),
        .I4(q2_reg_55),
        .I5(q3_reg_i_23_3[3]),
        .O(q3_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q3_reg_i_112
       (.I0(q3_reg_i_21_0[3]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ct_load_10_reg_22601_reg[6] [2]),
        .I3(q2_reg_41),
        .I4(q3_reg_i_21_1[3]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF55FF3FFF)) 
    q3_reg_i_113
       (.I0(\x_assign_30_reg_23193_reg[3]_0 ),
        .I1(q3_reg_i_21_2[3]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(q3_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFAABFFFFF)) 
    q3_reg_i_114
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(q3_reg_i_23_3[2]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\xor_ln124_171_reg_24276_reg[2] ),
        .O(q3_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h000000F000E000E0)) 
    q3_reg_i_115
       (.I0(ap_enable_reg_pp0_iter2_reg_2),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_i_197_n_0),
        .I4(q3_reg_i_43_0),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q3_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    q3_reg_i_116
       (.I0(q3_reg_i_21_0[2]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ct_load_10_reg_22601_reg[6] [1]),
        .I3(q3_reg_i_21_1[2]),
        .I4(q2_reg_41),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_116_n_0));
  LUT5 #(
    .INIT(32'hF0200020)) 
    q3_reg_i_117
       (.I0(Q[5]),
        .I1(\x_assign_30_reg_23193_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[7]),
        .I4(q3_reg_i_21_3[2]),
        .O(q3_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000D8DDD8DD)) 
    q3_reg_i_118
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(q3_reg_i_23_0[1]),
        .I2(q3_reg_i_23_1[1]),
        .I3(ap_enable_reg_pp0_iter2_reg_2),
        .I4(q3_reg_i_46_0),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q3_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q3_reg_i_119
       (.I0(q3_reg_24[1]),
        .I1(q3_reg_25),
        .I2(\x_assign_150_reg_24820_reg[1] ),
        .I3(q2_reg_44),
        .I4(q3_reg_i_23_3[1]),
        .I5(q2_reg_55),
        .O(q3_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    q3_reg_i_12
       (.I0(q3_reg_i_63_n_0),
        .I1(q3_reg_i_64_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_29),
        .I4(q3_reg_i_66_n_0),
        .I5(q3_reg_i_67_n_0),
        .O(q3_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q3_reg_i_120
       (.I0(q3_reg_i_21_0[1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ct_load_10_reg_22601_reg[6] [0]),
        .I3(q2_reg_41),
        .I4(q3_reg_i_21_1[1]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF55FF3FFF)) 
    q3_reg_i_121
       (.I0(\x_assign_31_reg_23199_reg[1]_0 ),
        .I1(q3_reg_i_21_2[1]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(q3_reg_i_121_n_0));
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    q3_reg_i_122
       (.I0(q3_reg_i_51_1),
        .I1(Q[10]),
        .I2(q3_reg_i_23_3[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[8]),
        .O(q3_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h00007477FFFF7477)) 
    q3_reg_i_123
       (.I0(q3_reg_i_23_0[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q3_reg_i_23_1[0]),
        .I3(ap_enable_reg_pp0_iter2_reg_2),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q3_reg_i_51_0),
        .O(q3_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    q3_reg_i_124
       (.I0(\x_assign_55_reg_23523_reg[0] ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q2_reg_45),
        .I3(q3_reg_44[0]),
        .I4(q3_reg_33),
        .I5(q3_reg_i_53_0),
        .O(q3_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h5F5F5F5F0F0FFF3F)) 
    q3_reg_i_125
       (.I0(q3_reg_i_21_3[0]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_i_21_2[0]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(q3_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q3_reg_i_126
       (.I0(q3_reg_i_21_0[0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(q3_reg_i_198_n_0),
        .I3(q2_reg_41),
        .I4(q3_reg_i_21_1[0]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q3_reg_i_127
       (.I0(q3_reg_i_199_n_0),
        .I1(q3_reg_i_54_0[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    q3_reg_i_128
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_129
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_55_0),
        .I2(q3_reg_i_200_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [6]),
        .O(q3_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    q3_reg_i_13
       (.I0(q3_reg_i_68_n_0),
        .I1(q3_reg_i_69_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_28),
        .I4(q3_reg_i_71_n_0),
        .I5(q3_reg_i_72_n_0),
        .O(q3_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_130
       (.I0(Q[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [4]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q3_reg_i_201_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q3_reg_i_131
       (.I0(or_ln134_32_fu_6379_p3[6]),
        .I1(or_ln134_31_fu_6373_p3[6]),
        .I2(q3_reg_i_202_n_0),
        .I3(q3_reg_i_134_0[7]),
        .I4(\xor_ln124_11_reg_22704_reg[7] ),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q3_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q3_reg_i_132
       (.I0(\xor_ln124_204_reg_24621_reg[7] ),
        .I1(q3_reg_i_203_n_0),
        .I2(q3_reg_18),
        .I3(\x_116_reg_24992_reg[7] [5]),
        .I4(q2_reg_43),
        .I5(q3_reg_25),
        .O(q3_reg_i_132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q3_reg_i_133
       (.I0(q3_reg_i_56_0[7]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q3_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hB80088008800B800)) 
    q3_reg_i_134
       (.I0(q3_reg_i_204_n_0),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xor_ln124_140_reg_23990_reg[7] ),
        .I5(q3_reg_i_205_n_0),
        .O(q3_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_135
       (.I0(\xor_ln124_258_reg_25100_reg[7] [6]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(x_assign_186_reg_25032[5]),
        .I3(x_assign_187_reg_25038[4]),
        .I4(or_ln134_123_fu_18876_p3[5]),
        .I5(or_ln134_124_fu_18882_p3[4]),
        .O(q3_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_136
       (.I0(\xor_ln124_204_reg_24621_reg[6] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [6]),
        .I2(or_ln134_127_fu_20004_p3[7]),
        .I3(or_ln134_129_fu_20016_p3[6]),
        .I4(or_ln134_127_fu_20004_p3[6]),
        .I5(or_ln134_128_fu_20010_p3[5]),
        .O(q3_reg_i_136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_137
       (.I0(\xor_ln124_187_reg_24656_reg[6] [2]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_138
       (.I0(\xor_ln124_140_reg_23990_reg[6] ),
        .I1(q3_reg_i_134_0[6]),
        .I2(or_ln134_95_fu_15466_p3[7]),
        .I3(x_assign_147_reg_24570[6]),
        .I4(or_ln134_95_fu_15466_p3[6]),
        .I5(or_ln134_96_fu_15472_p3[5]),
        .O(q3_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_139
       (.I0(q3_reg_i_59_0),
        .I1(\xor_ln124_236_reg_24957_reg[7] [6]),
        .I2(or_ln134_111_fu_17738_p3[7]),
        .I3(x_assign_171_reg_24906[6]),
        .I4(or_ln134_111_fu_17738_p3[6]),
        .I5(or_ln134_112_fu_17744_p3[5]),
        .O(q3_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h4F444F4FFFFFFFFF)) 
    q3_reg_i_14
       (.I0(q3_reg_i_73_n_0),
        .I1(q3_reg_i_74_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_i_75_n_0),
        .I4(q3_reg_i_76_n_0),
        .I5(q3_reg_i_77_n_0),
        .O(q3_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q3_reg_i_140
       (.I0(q3_reg_i_206_n_0),
        .I1(q3_reg_i_54_0[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_141
       (.I0(Q[5]),
        .I1(q3_reg_i_207_n_0),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\reg_1858_reg[6] [4]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_141_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_142
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_62_0),
        .I2(q3_reg_i_208_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [5]),
        .O(q3_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_143
       (.I0(\xor_ln124_76_reg_23318_reg[6] ),
        .I1(q3_reg_i_209_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_144
       (.I0(\xor_ln124_204_reg_24621_reg[5] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [5]),
        .I2(or_ln134_127_fu_20004_p3[6]),
        .I3(or_ln134_129_fu_20016_p3[5]),
        .I4(or_ln134_127_fu_20004_p3[5]),
        .I5(or_ln134_128_fu_20010_p3[4]),
        .O(q3_reg_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_145
       (.I0(\xor_ln124_187_reg_24656_reg[6] [1]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_146
       (.I0(\xor_ln124_172_reg_24282_reg[5] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [5]),
        .I2(or_ln134_112_fu_17744_p3[4]),
        .I3(or_ln134_111_fu_17738_p3[5]),
        .I4(x_assign_171_reg_24906[5]),
        .I5(or_ln134_111_fu_17738_p3[6]),
        .O(q3_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q3_reg_i_147
       (.I0(\xor_ln124_155_reg_24300_reg[5] [3]),
        .I1(q3_reg_i_54_0[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_148
       (.I0(\xor_ln124_11_reg_22704_reg[5] ),
        .I1(q3_reg_i_134_0[5]),
        .I2(or_ln134_31_fu_6373_p3[5]),
        .I3(x_assign_51_reg_23267[5]),
        .I4(or_ln134_31_fu_6373_p3[4]),
        .I5(or_ln134_32_fu_6379_p3[4]),
        .O(q3_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_149
       (.I0(Q[5]),
        .I1(q3_reg_i_210_n_0),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q3_reg_i_211_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'h4F444F4FFFFFFFFF)) 
    q3_reg_i_15
       (.I0(q3_reg_i_78_n_0),
        .I1(q3_reg_i_79_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_i_80_n_0),
        .I4(q3_reg_i_81_n_0),
        .I5(q3_reg_i_82_n_0),
        .O(q3_reg_i_15_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_150
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_67_0),
        .I2(q3_reg_i_212_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [4]),
        .O(q3_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_151
       (.I0(\xor_ln124_76_reg_23318_reg[5] ),
        .I1(q3_reg_i_213_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_152
       (.I0(\xor_ln124_204_reg_24621_reg[4] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [4]),
        .I2(or_ln134_127_fu_20004_p3[5]),
        .I3(or_ln134_129_fu_20016_p3[4]),
        .I4(or_ln134_127_fu_20004_p3[4]),
        .I5(or_ln134_128_fu_20010_p3[3]),
        .O(q3_reg_i_152_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_153
       (.I0(q3_reg_i_214_n_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_154
       (.I0(\xor_ln124_140_reg_23990_reg[4] ),
        .I1(q3_reg_i_134_0[4]),
        .I2(or_ln134_95_fu_15466_p3[5]),
        .I3(x_assign_147_reg_24570[4]),
        .I4(or_ln134_96_fu_15472_p3[3]),
        .I5(or_ln134_95_fu_15466_p3[4]),
        .O(q3_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_155
       (.I0(q3_reg_i_69_0),
        .I1(\xor_ln124_236_reg_24957_reg[7] [4]),
        .I2(or_ln134_111_fu_17738_p3[5]),
        .I3(x_assign_171_reg_24906[4]),
        .I4(or_ln134_112_fu_17744_p3[3]),
        .I5(or_ln134_111_fu_17738_p3[4]),
        .O(q3_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q3_reg_i_156
       (.I0(\xor_ln124_155_reg_24300_reg[5] [2]),
        .I1(q3_reg_i_54_0[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_157
       (.I0(\xor_ln124_11_reg_22704_reg[4] ),
        .I1(q3_reg_i_134_0[4]),
        .I2(or_ln134_31_fu_6373_p3[4]),
        .I3(x_assign_51_reg_23267[4]),
        .I4(or_ln134_31_fu_6373_p3[3]),
        .I5(or_ln134_32_fu_6379_p3[3]),
        .O(q3_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_158
       (.I0(Q[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [3]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q3_reg_i_215_n_0),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_158_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_159
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_72_0),
        .I2(q3_reg_i_216_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [3]),
        .O(q3_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    q3_reg_i_16
       (.I0(q3_reg_i_83_n_0),
        .I1(q3_reg_i_84_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_27),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(q3_reg_i_86_n_0),
        .O(q3_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_160
       (.I0(\xor_ln124_76_reg_23318_reg[4] ),
        .I1(q3_reg_i_217_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0303A333)) 
    q3_reg_i_161
       (.I0(\x_assign_102_reg_24177_reg[3] ),
        .I1(q3_reg_i_54_0[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_162
       (.I0(Q[5]),
        .I1(q3_reg_i_218_n_0),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\reg_1858_reg[6] [3]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_162_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_163
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_74_0),
        .I2(q3_reg_i_219_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [2]),
        .O(q3_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_164
       (.I0(\x_assign_78_reg_23853_reg[3] ),
        .I1(q3_reg_i_220_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q3_reg_i_165
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(q3_reg_i_221_n_0),
        .O(q3_reg_i_165_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_166
       (.I0(or_ln134_131_fu_21773_p3[3]),
        .I1(or_ln134_132_fu_21779_p3[1]),
        .O(q3_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C0CACCC)) 
    q3_reg_i_167
       (.I0(\x_assign_102_reg_24177_reg[2] ),
        .I1(q3_reg_i_54_0[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_168
       (.I0(x_assign_138_reg_24365[2]),
        .I1(x_assign_139_reg_24371[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(q3_reg_i_127_0[2]),
        .I4(or_ln134_92_fu_14462_p3[0]),
        .I5(or_ln134_91_fu_14456_p3[2]),
        .O(q3_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_169
       (.I0(Q[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [2]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\reg_1858_reg[6] [2]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    q3_reg_i_17
       (.I0(q3_reg_i_87_n_0),
        .I1(q3_reg_i_88_n_0),
        .I2(q2_reg_25),
        .I3(q3_reg_26),
        .I4(q3_reg_i_90_n_0),
        .I5(q3_reg_i_91_n_0),
        .O(q3_reg_i_17_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_170
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\x_assign_54_reg_23517_reg[2] ),
        .I2(q3_reg_i_222_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [1]),
        .O(q3_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_171
       (.I0(q3_reg_i_79_0),
        .I1(q3_reg_i_223_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_171_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q3_reg_i_172
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_187_reg_24656_reg[6] [0]),
        .O(q3_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_173
       (.I0(\x_assign_126_reg_24500_reg[2] ),
        .I1(q3_reg_i_134_0[2]),
        .I2(\xor_ln124_204_reg_24621_reg[3]_0 [1]),
        .I3(x_assign_147_reg_24570[2]),
        .I4(or_ln134_96_fu_15472_p3[1]),
        .I5(or_ln134_95_fu_15466_p3[2]),
        .O(q3_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_174
       (.I0(\x_assign_151_reg_24826_reg[2] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [2]),
        .I2(\xor_ln124_236_reg_24957_reg[3]_0 [1]),
        .I3(x_assign_171_reg_24906[2]),
        .I4(or_ln134_112_fu_17744_p3[1]),
        .I5(or_ln134_111_fu_17738_p3[2]),
        .O(q3_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_175
       (.I0(\x_assign_174_reg_25156_reg[2] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [2]),
        .I2(\xor_ln124_267_reg_25288_reg[3] [1]),
        .I3(x_assign_195_reg_25242[1]),
        .I4(or_ln134_127_fu_20004_p3[2]),
        .I5(or_ln134_128_fu_20010_p3[1]),
        .O(q3_reg_i_175_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_176
       (.I0(or_ln134_131_fu_21773_p3[2]),
        .I1(or_ln134_132_fu_21779_p3[0]),
        .O(q3_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_177
       (.I0(\x_assign_175_reg_25162_reg[1] ),
        .I1(\xor_ln124_267_reg_25288_reg[3] [0]),
        .I2(x_assign_195_reg_25242[0]),
        .I3(or_ln134_128_fu_20010_p3[0]),
        .I4(or_ln134_127_fu_20004_p3[1]),
        .I5(\xor_ln124_260_reg_25110_reg[7] [1]),
        .O(q3_reg_i_177_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_178
       (.I0(q3_reg_i_224_n_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_179
       (.I0(\x_assign_127_reg_24506_reg[1] ),
        .I1(\xor_ln124_204_reg_24621_reg[3]_0 [0]),
        .I2(x_assign_147_reg_24570[1]),
        .I3(or_ln134_96_fu_15472_p3[0]),
        .I4(or_ln134_95_fu_15466_p3[1]),
        .I5(q3_reg_i_134_0[1]),
        .O(q3_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h57575757FF030303)) 
    q3_reg_i_180
       (.I0(q3_reg_i_225_n_0),
        .I1(\x_assign_103_reg_24183_reg[1] ),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\ap_CS_fsm_reg[15]_0 ),
        .I4(q3_reg_i_54_0[1]),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q3_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_181
       (.I0(Q[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\reg_1858_reg[6] [1]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF69969669)) 
    q3_reg_i_182
       (.I0(q3_reg_i_134_0[1]),
        .I1(q3_reg_i_86_1),
        .I2(x_assign_51_reg_23267[1]),
        .I3(x_assign_49_reg_23235[0]),
        .I4(\x_assign_31_reg_23199_reg[1] ),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q3_reg_i_182_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_183
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_86_0),
        .I2(q3_reg_i_229_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_91_reg_23689_reg[7] [0]),
        .O(q3_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_184
       (.I0(\x_assign_79_reg_23859_reg[1] ),
        .I1(q3_reg_i_230_n_0),
        .I2(Q[13]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_185
       (.I0(x_assign_187_reg_25038[0]),
        .I1(x_assign_186_reg_25032[0]),
        .I2(or_ln134_123_fu_18876_p3[0]),
        .I3(x_assign_187_reg_25038[4]),
        .I4(\xor_ln124_258_reg_25100_reg[7] [0]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .O(q3_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_186
       (.I0(\x_assign_175_reg_25162_reg[0] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [0]),
        .I2(or_ln134_127_fu_20004_p3[1]),
        .I3(or_ln134_129_fu_20016_p3[0]),
        .I4(or_ln134_127_fu_20004_p3[0]),
        .I5(x_assign_194_reg_25226),
        .O(q3_reg_i_186_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_187
       (.I0(q3_reg_i_231_n_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_188
       (.I0(q3_reg_i_88_0),
        .I1(or_ln134_111_fu_17738_p3[1]),
        .I2(x_assign_171_reg_24906[0]),
        .I3(x_assign_170_reg_24890),
        .I4(or_ln134_111_fu_17738_p3[0]),
        .I5(\xor_ln124_236_reg_24957_reg[7] [0]),
        .O(q3_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530333)) 
    q3_reg_i_189
       (.I0(\xor_ln124_155_reg_24300_reg[5] [0]),
        .I1(q3_reg_i_54_0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_189_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_19
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_190
       (.I0(\x_assign_31_reg_23199_reg[0] ),
        .I1(q3_reg_i_134_0[0]),
        .I2(or_ln134_31_fu_6373_p3[0]),
        .I3(x_assign_51_reg_23267[0]),
        .I4(x_assign_49_reg_23235[3]),
        .I5(or_ln134_32_fu_6379_p3[0]),
        .O(q3_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q3_reg_i_191
       (.I0(Q[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [0]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\reg_1858_reg[6] [0]),
        .I4(Q[7]),
        .I5(\reg_1816_reg[7] ),
        .O(q3_reg_i_191_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q3_reg_i_192
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_91_0),
        .I2(q3_reg_i_232_n_0),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(q3_reg_i_233_n_0),
        .O(q3_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q3_reg_i_193
       (.I0(\x_assign_79_reg_23859_reg[0] ),
        .I1(q3_reg_i_234_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q3_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_194
       (.I0(q3_reg_i_94_0[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [7]),
        .I2(or_ln134_11_fu_3722_p3[5]),
        .I3(or_ln134_12_fu_3728_p3[7]),
        .I4(x_assign_21_reg_22741[7]),
        .I5(x_assign_16_reg_22773[5]),
        .O(q3_reg_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    q3_reg_i_195
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hE0E0F0E0)) 
    q3_reg_i_196
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(q3_reg_i_21_2[5]),
        .O(q3_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h00000000F2000200)) 
    q3_reg_i_197
       (.I0(Q[2]),
        .I1(q3_reg_i_23_1[2]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_i_23_0[2]),
        .I5(Q[6]),
        .O(q3_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_198
       (.I0(q3_reg_i_94_0[0]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [0]),
        .I2(x_assign_16_reg_22773[4]),
        .I3(or_ln134_12_fu_3728_p3[0]),
        .I4(x_assign_21_reg_22741[0]),
        .I5(x_assign_16_reg_22773[0]),
        .O(q3_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_199
       (.I0(q3_reg_i_127_0[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [7]),
        .I2(x_assign_138_reg_24365[7]),
        .I3(x_assign_139_reg_24371[5]),
        .I4(or_ln134_91_fu_14456_p3[7]),
        .I5(or_ln134_92_fu_14462_p3[5]),
        .O(q3_reg_i_199_n_0));
  LUT5 #(
    .INIT(32'h88888BBB)) 
    q3_reg_i_2
       (.I0(q3_reg_38),
        .I1(q3_reg_18),
        .I2(q3_reg_i_21_n_0),
        .I3(q3_reg_i_22_n_0),
        .I4(q3_reg_i_23_n_0),
        .O(q3_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_200
       (.I0(x_assign_75_reg_23603[7]),
        .I1(x_assign_73_reg_23571[3]),
        .I2(or_ln134_47_fu_8645_p3[6]),
        .I3(or_ln134_48_fu_8651_p3[7]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [7]),
        .O(q3_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_201
       (.I0(q3_reg_i_134_0[7]),
        .I1(q3_reg_i_130_0[7]),
        .I2(x_assign_66_reg_23393[7]),
        .I3(x_assign_67_reg_23399[5]),
        .I4(or_ln134_43_fu_7517_p3[7]),
        .I5(or_ln134_44_fu_7523_p3[5]),
        .O(q3_reg_i_201_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_202
       (.I0(x_assign_51_reg_23267[7]),
        .I1(x_assign_49_reg_23235[3]),
        .O(q3_reg_i_202_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_203
       (.I0(or_ln134_128_fu_20010_p3[6]),
        .I1(or_ln134_127_fu_20004_p3[7]),
        .I2(x_assign_195_reg_25242[3]),
        .I3(or_ln134_127_fu_20004_p3[0]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [7]),
        .O(q3_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_204
       (.I0(q3_reg_i_134_1[7]),
        .I1(q3_reg_i_134_0[7]),
        .I2(x_assign_162_reg_24696[7]),
        .I3(x_assign_163_reg_24702[5]),
        .I4(or_ln134_107_fu_16610_p3[7]),
        .I5(or_ln134_108_fu_16616_p3[5]),
        .O(q3_reg_i_204_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_205
       (.I0(or_ln134_96_fu_15472_p3[6]),
        .I1(or_ln134_95_fu_15466_p3[7]),
        .I2(x_assign_147_reg_24570[7]),
        .I3(or_ln134_95_fu_15466_p3[0]),
        .I4(q3_reg_i_134_0[7]),
        .O(q3_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_206
       (.I0(q3_reg_i_127_0[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [6]),
        .I2(x_assign_138_reg_24365[6]),
        .I3(x_assign_139_reg_24371[4]),
        .I4(or_ln134_91_fu_14456_p3[6]),
        .I5(or_ln134_92_fu_14462_p3[4]),
        .O(q3_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_207
       (.I0(\xor_ln124_67_reg_23141_reg[7] [6]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [6]),
        .I2(x_assign_42_reg_23073[6]),
        .I3(x_assign_43_reg_23079[4]),
        .I4(or_ln134_27_fu_5245_p3[6]),
        .I5(or_ln134_28_fu_5251_p3[4]),
        .O(q3_reg_i_207_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_208
       (.I0(x_assign_75_reg_23603[6]),
        .I1(or_ln134_47_fu_8645_p3[6]),
        .I2(or_ln134_47_fu_8645_p3[5]),
        .I3(or_ln134_48_fu_8651_p3[6]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [6]),
        .O(q3_reg_i_208_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_209
       (.I0(or_ln134_64_fu_10923_p3[6]),
        .I1(or_ln134_63_fu_10917_p3[5]),
        .I2(x_assign_99_reg_23939[6]),
        .I3(or_ln134_63_fu_10917_p3[6]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [6]),
        .O(q3_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h1110555555555555)) 
    q3_reg_i_21
       (.I0(q3_reg_i_25_n_0),
        .I1(q3_reg_i_92_n_0),
        .I2(q3_reg_40),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_94_n_0),
        .O(q3_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_210
       (.I0(\xor_ln124_67_reg_23141_reg[7] [5]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [5]),
        .I2(x_assign_42_reg_23073[5]),
        .I3(or_ln134_28_fu_5251_p3[5]),
        .I4(or_ln134_27_fu_5245_p3[5]),
        .I5(or_ln134_28_fu_5251_p3[3]),
        .O(q3_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_211
       (.I0(q3_reg_i_134_0[5]),
        .I1(q3_reg_i_130_0[5]),
        .I2(x_assign_66_reg_23393[5]),
        .I3(or_ln134_44_fu_7523_p3[5]),
        .I4(or_ln134_44_fu_7523_p3[3]),
        .I5(or_ln134_43_fu_7517_p3[5]),
        .O(q3_reg_i_211_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_212
       (.I0(or_ln134_48_fu_8651_p3[5]),
        .I1(or_ln134_47_fu_8645_p3[4]),
        .I2(or_ln134_47_fu_8645_p3[5]),
        .I3(x_assign_75_reg_23603[5]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [5]),
        .O(q3_reg_i_212_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_213
       (.I0(or_ln134_64_fu_10923_p3[5]),
        .I1(or_ln134_63_fu_10917_p3[4]),
        .I2(x_assign_99_reg_23939[5]),
        .I3(or_ln134_63_fu_10917_p3[5]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [5]),
        .O(q3_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_214
       (.I0(q3_reg_i_134_1[4]),
        .I1(q3_reg_i_134_0[4]),
        .I2(x_assign_162_reg_24696[4]),
        .I3(or_ln134_108_fu_16616_p3[4]),
        .I4(or_ln134_108_fu_16616_p3[2]),
        .I5(or_ln134_107_fu_16610_p3[4]),
        .O(q3_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_215
       (.I0(q3_reg_i_134_0[4]),
        .I1(q3_reg_i_130_0[4]),
        .I2(x_assign_66_reg_23393[4]),
        .I3(or_ln134_44_fu_7523_p3[4]),
        .I4(or_ln134_44_fu_7523_p3[2]),
        .I5(or_ln134_43_fu_7517_p3[4]),
        .O(q3_reg_i_215_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_216
       (.I0(or_ln134_48_fu_8651_p3[4]),
        .I1(or_ln134_47_fu_8645_p3[3]),
        .I2(or_ln134_47_fu_8645_p3[4]),
        .I3(x_assign_75_reg_23603[4]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [4]),
        .O(q3_reg_i_216_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_217
       (.I0(or_ln134_63_fu_10917_p3[3]),
        .I1(or_ln134_64_fu_10923_p3[4]),
        .I2(x_assign_99_reg_23939[4]),
        .I3(or_ln134_63_fu_10917_p3[4]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [4]),
        .O(q3_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_218
       (.I0(x_assign_42_reg_23073[3]),
        .I1(x_assign_43_reg_23079[3]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [3]),
        .I3(\xor_ln124_67_reg_23141_reg[7] [3]),
        .I4(or_ln134_27_fu_5245_p3[3]),
        .I5(or_ln134_28_fu_5251_p3[1]),
        .O(q3_reg_i_218_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_219
       (.I0(or_ln134_48_fu_8651_p3[3]),
        .I1(or_ln134_47_fu_8645_p3[2]),
        .I2(x_assign_73_reg_23571[2]),
        .I3(x_assign_75_reg_23603[3]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [3]),
        .O(q3_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    q3_reg_i_22
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\xor_ln124_43_reg_22968_reg[7] ),
        .I2(q3_reg_44[7]),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(q3_reg_33),
        .I5(q3_reg_45),
        .O(q3_reg_i_22_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_220
       (.I0(or_ln134_63_fu_10917_p3[2]),
        .I1(or_ln134_64_fu_10923_p3[3]),
        .I2(x_assign_97_reg_23907[2]),
        .I3(x_assign_99_reg_23939[3]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [3]),
        .O(q3_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_221
       (.I0(or_ln134_107_fu_16610_p3[3]),
        .I1(or_ln134_108_fu_16616_p3[1]),
        .I2(q3_reg_i_134_0[3]),
        .I3(q3_reg_i_134_1[3]),
        .I4(x_assign_163_reg_24702[3]),
        .I5(x_assign_162_reg_24696[3]),
        .O(q3_reg_i_221_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_222
       (.I0(or_ln134_48_fu_8651_p3[2]),
        .I1(or_ln134_47_fu_8645_p3[1]),
        .I2(x_assign_73_reg_23571[1]),
        .I3(x_assign_75_reg_23603[2]),
        .I4(\xor_ln124_236_reg_24957_reg[7] [2]),
        .O(q3_reg_i_222_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_223
       (.I0(or_ln134_63_fu_10917_p3[1]),
        .I1(or_ln134_64_fu_10923_p3[2]),
        .I2(x_assign_97_reg_23907[1]),
        .I3(x_assign_99_reg_23939[2]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [2]),
        .O(q3_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_224
       (.I0(x_assign_163_reg_24702[1]),
        .I1(x_assign_162_reg_24696[1]),
        .I2(or_ln134_107_fu_16610_p3[1]),
        .I3(x_assign_163_reg_24702[5]),
        .I4(q3_reg_i_134_1[1]),
        .I5(q3_reg_i_134_0[1]),
        .O(q3_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_225
       (.I0(x_assign_139_reg_24371[1]),
        .I1(x_assign_138_reg_24365[1]),
        .I2(or_ln134_91_fu_14456_p3[1]),
        .I3(x_assign_139_reg_24371[5]),
        .I4(q3_reg_i_127_0[1]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .O(q3_reg_i_225_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_226
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    q3_reg_i_227
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_229
       (.I0(\xor_ln124_236_reg_24957_reg[7] [1]),
        .I1(or_ln134_47_fu_8645_p3[0]),
        .I2(or_ln134_48_fu_8651_p3[1]),
        .I3(x_assign_73_reg_23571[0]),
        .I4(x_assign_75_reg_23603[1]),
        .O(q3_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h202F2F2F20202020)) 
    q3_reg_i_23
       (.I0(q3_reg_i_96_n_0),
        .I1(q2_reg_i_116_n_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_24[7]),
        .I4(Q[12]),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_230
       (.I0(\xor_ln124_260_reg_25110_reg[7] [1]),
        .I1(or_ln134_63_fu_10917_p3[0]),
        .I2(or_ln134_64_fu_10923_p3[1]),
        .I3(x_assign_97_reg_23907[0]),
        .I4(x_assign_99_reg_23939[1]),
        .O(q3_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_231
       (.I0(x_assign_163_reg_24702[0]),
        .I1(x_assign_162_reg_24696[0]),
        .I2(or_ln134_107_fu_16610_p3[0]),
        .I3(x_assign_163_reg_24702[4]),
        .I4(q3_reg_i_134_1[0]),
        .I5(q3_reg_i_134_0[0]),
        .O(q3_reg_i_231_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_232
       (.I0(\xor_ln124_236_reg_24957_reg[7] [0]),
        .I1(x_assign_73_reg_23571[3]),
        .I2(or_ln134_48_fu_8651_p3[0]),
        .I3(or_ln134_47_fu_8645_p3[0]),
        .I4(x_assign_75_reg_23603[0]),
        .O(q3_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_233
       (.I0(x_assign_90_reg_23729[0]),
        .I1(x_assign_91_reg_23735[0]),
        .I2(or_ln134_59_fu_9789_p3[0]),
        .I3(x_assign_91_reg_23735[4]),
        .I4(\xor_ln124_131_reg_23797_reg[7] [0]),
        .I5(\xor_ln124_131_reg_23797_reg[7]_0 [0]),
        .O(q3_reg_i_233_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_234
       (.I0(or_ln134_64_fu_10923_p3[0]),
        .I1(x_assign_97_reg_23907[3]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(or_ln134_63_fu_10917_p3[0]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [0]),
        .O(q3_reg_i_234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF55FD55)) 
    q3_reg_i_25
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[2]),
        .O(q3_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h8888888808880000)) 
    q3_reg_i_26
       (.I0(q3_reg_i_98_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(q3_reg_i_21_2[6]),
        .I3(q2_reg_47),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(q3_reg_i_100_n_0),
        .O(q3_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    q3_reg_i_27
       (.I0(q3_reg_33),
        .I1(q3_reg_46),
        .I2(q3_reg_44[6]),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(\xor_ln124_43_reg_22968_reg[6] ),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h202F2F2F20202020)) 
    q3_reg_i_28
       (.I0(q3_reg_i_101_n_0),
        .I1(q2_reg_i_116_n_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_24[6]),
        .I4(Q[12]),
        .I5(q3_reg_i_102_n_0),
        .O(q3_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    q3_reg_i_29
       (.I0(q3_reg_24[5]),
        .I1(q3_reg_25),
        .I2(\xor_ln124_171_reg_24276_reg[5] ),
        .I3(q2_reg_44),
        .I4(q3_reg_i_23_3[5]),
        .I5(q2_reg_55),
        .O(q3_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB8BBBB)) 
    q3_reg_i_3
       (.I0(q3_reg_37),
        .I1(q3_reg_18),
        .I2(q3_reg_i_25_n_0),
        .I3(q3_reg_i_26_n_0),
        .I4(q3_reg_i_27_n_0),
        .I5(q3_reg_i_28_n_0),
        .O(q3_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000D8DDFFFFD8DD)) 
    q3_reg_i_30
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(q3_reg_i_23_0[5]),
        .I2(q3_reg_i_23_1[5]),
        .I3(ap_enable_reg_pp0_iter2_reg_2),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q3_reg_20),
        .O(q3_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0808AA08)) 
    q3_reg_i_32
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(q3_reg_i_103_n_0),
        .I2(q3_reg_i_104_n_0),
        .I3(q3_reg_39),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(q3_reg_i_105_n_0),
        .O(q3_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F707F707)) 
    q3_reg_i_33
       (.I0(q3_reg_i_23_3[4]),
        .I1(q2_reg_55),
        .I2(q2_reg_44),
        .I3(\xor_ln124_171_reg_24276_reg[4] ),
        .I4(q3_reg_24[4]),
        .I5(q3_reg_25),
        .O(q3_reg_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hEA2AFFFF)) 
    q3_reg_i_34
       (.I0(q3_reg_i_106_n_0),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_48),
        .I4(\ap_CS_fsm_reg[12] ),
        .O(q3_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h2220AAAAAAAAAAAA)) 
    q3_reg_i_36
       (.I0(q3_reg_i_107_n_0),
        .I1(q3_reg_i_108_n_0),
        .I2(q3_reg_42),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_109_n_0),
        .O(q3_reg_i_36_n_0));
  LUT5 #(
    .INIT(32'h77777444)) 
    q3_reg_i_37
       (.I0(q3_reg_35),
        .I1(q3_reg_18),
        .I2(q3_reg_i_110_n_0),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(q3_reg_i_111_n_0),
        .O(q3_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h8888888800008000)) 
    q3_reg_i_38
       (.I0(q3_reg_i_112_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(q3_reg_i_21_3[3]),
        .I5(q3_reg_i_113_n_0),
        .O(q3_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h1010300010100000)) 
    q3_reg_i_39
       (.I0(q3_reg_44[3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(\x_assign_54_reg_23517_reg[3] ),
        .O(q3_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0075FF75)) 
    q3_reg_i_4
       (.I0(q3_reg_i_29_n_0),
        .I1(q3_reg_i_30_n_0),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_18),
        .I4(q3_reg_19),
        .I5(q3_reg_i_32_n_0),
        .O(q3_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1500)) 
    q3_reg_i_43
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(q3_reg_24[2]),
        .I2(Q[12]),
        .I3(q3_reg_i_114_n_0),
        .I4(q3_reg_i_115_n_0),
        .I5(q3_reg_18),
        .O(q3_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h8888888808880000)) 
    q3_reg_i_44
       (.I0(q3_reg_i_116_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(q3_reg_i_21_2[2]),
        .I3(q2_reg_47),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(q3_reg_i_117_n_0),
        .O(q3_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    q3_reg_i_45
       (.I0(q3_reg_47),
        .I1(q3_reg_33),
        .I2(\xor_ln124_43_reg_22968_reg[2] ),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(q3_reg_44[2]),
        .I5(\ap_CS_fsm_reg[13]_0 ),
        .O(q3_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'h44747777)) 
    q3_reg_i_46
       (.I0(q3_reg_22),
        .I1(q3_reg_18),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(q3_reg_i_118_n_0),
        .I4(q3_reg_i_119_n_0),
        .O(q3_reg_i_46_n_0));
  LUT5 #(
    .INIT(32'h8080B080)) 
    q3_reg_i_47
       (.I0(\x_assign_79_reg_23859_reg[1]_0 ),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[11]),
        .I4(q3_reg_44[1]),
        .O(q3_reg_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    q3_reg_i_49
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[9]),
        .I3(Q[11]),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hF707FFFFF707F707)) 
    q3_reg_i_5
       (.I0(q3_reg_i_33_n_0),
        .I1(q3_reg_i_34_n_0),
        .I2(q3_reg_18),
        .I3(q3_reg_36),
        .I4(q3_reg_i_36_n_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(q3_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    q3_reg_i_50
       (.I0(q3_reg_i_120_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(q3_reg_i_21_3[1]),
        .I5(q3_reg_i_121_n_0),
        .O(q3_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h0000000047FF4747)) 
    q3_reg_i_51
       (.I0(q3_reg_24[0]),
        .I1(q3_reg_25),
        .I2(q3_reg_i_122_n_0),
        .I3(q3_reg_i_123_n_0),
        .I4(\ap_CS_fsm_reg[12] ),
        .I5(q3_reg_18),
        .O(q3_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h2220AAAAAAAAAAAA)) 
    q3_reg_i_53
       (.I0(q3_reg_i_124_n_0),
        .I1(q3_reg_i_125_n_0),
        .I2(q3_reg_43),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_126_n_0),
        .O(q3_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBBBBB)) 
    q3_reg_i_54
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_127_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\xor_ln124_107_reg_23649_reg[7] ),
        .O(q3_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    q3_reg_i_55
       (.I0(\reg_1889_reg[7] ),
        .I1(q3_reg_33),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q3_reg_i_129_n_0),
        .I4(q3_reg_i_130_n_0),
        .I5(q3_reg_i_131_n_0),
        .O(q3_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    q3_reg_i_56
       (.I0(q3_reg_i_132_n_0),
        .I1(q3_reg_i_133_n_0),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\reg_1895_reg[7]_0 [2]),
        .I4(q2_reg_44),
        .I5(q3_reg_i_134_n_0),
        .O(q3_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h5050505C5F505F5C)) 
    q3_reg_i_58
       (.I0(q3_reg_i_56_0[6]),
        .I1(q3_reg_25),
        .I2(q2_reg_43),
        .I3(q3_reg_18),
        .I4(q3_reg_i_135_n_0),
        .I5(q3_reg_i_136_n_0),
        .O(q3_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007575)) 
    q3_reg_i_59
       (.I0(q3_reg_i_137_n_0),
        .I1(q3_reg_41),
        .I2(q3_reg_i_138_n_0),
        .I3(q3_reg_i_139_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEAAAAAAAA)) 
    q3_reg_i_6
       (.I0(q3_reg_i_37_n_0),
        .I1(q3_reg_i_38_n_0),
        .I2(q3_reg_i_39_n_0),
        .I3(q3_reg_33),
        .I4(q3_reg_34),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(q3_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    q3_reg_i_61
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_140_n_0),
        .I2(\xor_ln124_107_reg_23649_reg[6] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q3_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_62
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\reg_1858_reg[6]_0 [2]),
        .I2(q3_reg_i_141_n_0),
        .I3(q3_reg_i_142_n_0),
        .I4(q3_reg_i_143_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h5050505C5F505F5C)) 
    q3_reg_i_63
       (.I0(q3_reg_i_56_0[5]),
        .I1(q3_reg_25),
        .I2(q2_reg_43),
        .I3(q3_reg_18),
        .I4(\x_116_reg_24992_reg[7] [4]),
        .I5(q3_reg_i_144_n_0),
        .O(q3_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007575)) 
    q3_reg_i_64
       (.I0(q3_reg_i_145_n_0),
        .I1(q3_reg_41),
        .I2(\reg_1858_reg[5] [2]),
        .I3(q3_reg_i_146_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBBBBB)) 
    q3_reg_i_66
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_147_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\xor_ln124_107_reg_23649_reg[5] ),
        .O(q3_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_67
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(q3_reg_i_148_n_0),
        .I2(q3_reg_i_149_n_0),
        .I3(q3_reg_i_150_n_0),
        .I4(q3_reg_i_151_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF02CE02CE)) 
    q3_reg_i_68
       (.I0(q3_reg_25),
        .I1(q3_reg_18),
        .I2(\x_116_reg_24992_reg[7] [3]),
        .I3(q3_reg_i_152_n_0),
        .I4(q3_reg_i_56_0[4]),
        .I5(q2_reg_43),
        .O(q3_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007575)) 
    q3_reg_i_69
       (.I0(q3_reg_i_153_n_0),
        .I1(q3_reg_41),
        .I2(q3_reg_i_154_n_0),
        .I3(q3_reg_i_155_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4F4F44)) 
    q3_reg_i_7
       (.I0(q3_reg_32),
        .I1(q3_reg_18),
        .I2(q3_reg_i_43_n_0),
        .I3(q3_reg_i_44_n_0),
        .I4(q3_reg_i_45_n_0),
        .I5(q3_reg_i_25_n_0),
        .O(q3_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    q3_reg_i_71
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_156_n_0),
        .I2(\xor_ln124_171_reg_24276[4]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q3_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_72
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(q3_reg_i_157_n_0),
        .I2(q3_reg_i_158_n_0),
        .I3(q3_reg_i_159_n_0),
        .I4(q3_reg_i_160_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_72_n_0));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    q3_reg_i_73
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_161_n_0),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xor_ln124_155_reg_24300_reg[5] [1]),
        .O(q3_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_74
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\reg_1858_reg[6]_0 [1]),
        .I2(q3_reg_i_162_n_0),
        .I3(q3_reg_i_163_n_0),
        .I4(q3_reg_i_164_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q3_reg_i_75
       (.I0(q3_reg_i_165_n_0),
        .I1(\reg_1858_reg[5] [1]),
        .I2(q3_reg_41),
        .I3(\reg_1895_reg[7]_0 [1]),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hFFFF000007F707F7)) 
    q3_reg_i_76
       (.I0(q3_reg_25),
        .I1(\x_116_reg_24992_reg[7] [2]),
        .I2(q3_reg_18),
        .I3(\reg_1889_reg[3] ),
        .I4(q3_reg_i_56_0[3]),
        .I5(q2_reg_43),
        .O(q3_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q3_reg_i_77
       (.I0(q3_reg_i_166_n_0),
        .I1(q3_reg_49[1]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(q3_reg_50[1]),
        .I4(x_assign_199_reg_25467[1]),
        .I5(q2_reg_25),
        .O(q3_reg_i_77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    q3_reg_i_78
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_167_n_0),
        .I2(q3_reg_i_168_n_0),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_79
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\reg_1858_reg[6]_0 [0]),
        .I2(q3_reg_i_169_n_0),
        .I3(q3_reg_i_170_n_0),
        .I4(q3_reg_i_171_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEEFAAAAAAAA)) 
    q3_reg_i_8
       (.I0(q3_reg_i_46_n_0),
        .I1(q3_reg_i_47_n_0),
        .I2(q3_reg_21),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(q3_reg_i_50_n_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(q3_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q3_reg_i_80
       (.I0(q3_reg_i_172_n_0),
        .I1(q3_reg_i_173_n_0),
        .I2(q3_reg_41),
        .I3(q3_reg_i_174_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h000007F7FFFF07F7)) 
    q3_reg_i_81
       (.I0(q3_reg_25),
        .I1(\x_116_reg_24992_reg[7] [1]),
        .I2(q3_reg_18),
        .I3(q3_reg_i_175_n_0),
        .I4(q2_reg_43),
        .I5(q3_reg_i_56_0[2]),
        .O(q3_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q3_reg_i_82
       (.I0(q3_reg_i_176_n_0),
        .I1(q3_reg_49[0]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(q3_reg_50[0]),
        .I4(x_assign_199_reg_25467[0]),
        .I5(q2_reg_25),
        .O(q3_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFF02CE000002CE)) 
    q3_reg_i_83
       (.I0(q3_reg_25),
        .I1(q3_reg_18),
        .I2(\x_116_reg_24992_reg[7] [0]),
        .I3(q3_reg_i_177_n_0),
        .I4(q2_reg_43),
        .I5(q3_reg_i_56_0[1]),
        .O(q3_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007575)) 
    q3_reg_i_84
       (.I0(q3_reg_i_178_n_0),
        .I1(q3_reg_41),
        .I2(q3_reg_i_179_n_0),
        .I3(\reg_1895_reg[7]_0 [0]),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAAAA)) 
    q3_reg_i_86
       (.I0(q3_reg_i_180_n_0),
        .I1(q3_reg_i_181_n_0),
        .I2(q3_reg_i_182_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q3_reg_i_183_n_0),
        .I5(q3_reg_i_184_n_0),
        .O(q3_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF02CE02CE)) 
    q3_reg_i_87
       (.I0(q3_reg_25),
        .I1(q3_reg_18),
        .I2(q3_reg_i_185_n_0),
        .I3(q3_reg_i_186_n_0),
        .I4(q3_reg_i_56_0[0]),
        .I5(q2_reg_43),
        .O(q3_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007575)) 
    q3_reg_i_88
       (.I0(q3_reg_i_187_n_0),
        .I1(q3_reg_41),
        .I2(\reg_1858_reg[5] [0]),
        .I3(q3_reg_i_188_n_0),
        .I4(q2_reg_44),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(q3_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    q3_reg_i_9
       (.I0(q3_reg_i_51_n_0),
        .I1(q3_reg_18),
        .I2(q3_reg_23),
        .I3(q3_reg_i_53_n_0),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(q3_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBBBBB)) 
    q3_reg_i_90
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q3_reg_i_189_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\x_assign_103_reg_24183_reg[0] ),
        .O(q3_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q3_reg_i_91
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(q3_reg_i_190_n_0),
        .I2(q3_reg_i_191_n_0),
        .I3(q3_reg_i_192_n_0),
        .I4(q3_reg_i_193_n_0),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hFFFF07FF00FF07FF)) 
    q3_reg_i_92
       (.I0(q3_reg_i_21_2[7]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[7]),
        .I5(q3_reg_i_21_3[7]),
        .O(q3_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    q3_reg_i_93
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[13]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFB8FFB8)) 
    q3_reg_i_94
       (.I0(q3_reg_i_21_0[7]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(q3_reg_i_194_n_0),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_21_1[7]),
        .I5(q2_reg_41),
        .O(q3_reg_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_95
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hBB8BB888BB8BBB8B)) 
    q3_reg_i_96
       (.I0(q3_reg_i_23_2),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q3_reg_i_23_0[7]),
        .I4(q3_reg_i_23_1[7]),
        .I5(ap_enable_reg_pp0_iter2_reg_2),
        .O(q3_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAFBFFFF)) 
    q3_reg_i_97
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(q3_reg_i_23_3[7]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\xor_ln124_171_reg_24276_reg[7] ),
        .O(q3_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q3_reg_i_98
       (.I0(q3_reg_i_21_0[6]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ct_load_10_reg_22601_reg[6] [5]),
        .I3(q2_reg_41),
        .I4(q3_reg_i_21_1[6]),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q3_reg_i_98_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    q3_reg_i_99
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\reg_1816_reg[7] ),
        .O(\ap_CS_fsm_reg[5] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q4_reg_DOADO_UNCONNECTED[15:8],q4_reg_0[5:2],clefia_s0_q4,q4_reg_0[1:0]}),
        .DOBDO(NLW_q4_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce4),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_22__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[0]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[0]),
        .O(q2_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[1]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[1]),
        .O(q2_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[2]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(clefia_s0_q4[2]),
        .O(q2_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[3]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(clefia_s0_q4[3]),
        .O(q2_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[4]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[2]),
        .O(q2_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[5]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[3]),
        .O(q2_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[6]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[4]),
        .O(q2_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1816[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_1816_reg[0] ),
        .I2(q3_reg_0[7]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[1]),
        .I5(q4_reg_0[5]),
        .O(q2_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1822[7]_i_4 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[0]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[0]),
        .O(q3_reg_7[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[1]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[1]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[1]),
        .O(q3_reg_7[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[2]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(clefia_s0_q4[2]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[2]),
        .O(q3_reg_7[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[3]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(clefia_s0_q4[3]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[3]),
        .O(q3_reg_7[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[4]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[2]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[4]),
        .O(q3_reg_7[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[5]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[3]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[5]),
        .O(q3_reg_7[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[6]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[4]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[6]),
        .O(q3_reg_7[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1828[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(\reg_1828_reg[0]_0 ),
        .I2(q4_reg_0[5]),
        .I3(\reg_1828_reg[0] ),
        .I4(q3_reg_0[7]),
        .O(q3_reg_7[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1850[0]_i_1 
       (.I0(\reg_1850[0]_i_2_n_0 ),
        .I1(\reg_1850_reg[4] ),
        .I2(DOBDO[0]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[14]),
        .I5(q3_reg_1[0]),
        .O(q3_reg_6[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1850[0]_i_2 
       (.I0(q4_reg_0[0]),
        .I1(\reg_1828_reg[0] ),
        .I2(DOADO[0]),
        .I3(\reg_1850_reg[7]_0 ),
        .I4(q3_reg_0[0]),
        .O(\reg_1850[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAEAEAEA)) 
    \reg_1850[1]_i_1 
       (.I0(\reg_1850[1]_i_2_n_0 ),
        .I1(q3_reg_1[1]),
        .I2(\reg_1850_reg[7] ),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[1]),
        .O(q3_reg_6[1]));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    \reg_1850[1]_i_2 
       (.I0(q4_reg_0[1]),
        .I1(\reg_1828_reg[0] ),
        .I2(DOADO[1]),
        .I3(q3_reg_0[1]),
        .I4(\reg_1850_reg[7]_0 ),
        .I5(\reg_1850_reg[4] ),
        .O(\reg_1850[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC5C5C500C5C5C5)) 
    \reg_1850[2]_i_1 
       (.I0(\reg_1850[2]_i_2_n_0 ),
        .I1(q3_reg_1[2]),
        .I2(\reg_1850_reg[7] ),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[2]),
        .O(q3_reg_6[2]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \reg_1850[2]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(\reg_1850_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\reg_1828_reg[0] ),
        .I4(clefia_s0_q4[2]),
        .O(\reg_1850[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC5C5C500C5C5C5)) 
    \reg_1850[3]_i_1 
       (.I0(\reg_1850[3]_i_2_n_0 ),
        .I1(q3_reg_1[3]),
        .I2(\reg_1850_reg[7] ),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[3]),
        .O(q3_reg_6[3]));
  LUT5 #(
    .INIT(32'h350035FF)) 
    \reg_1850[3]_i_2 
       (.I0(DOADO[3]),
        .I1(clefia_s0_q4[3]),
        .I2(\reg_1828_reg[0] ),
        .I3(\reg_1850_reg[7]_0 ),
        .I4(q3_reg_0[3]),
        .O(\reg_1850[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBAAAAAAA)) 
    \reg_1850[4]_i_1 
       (.I0(\reg_1850[4]_i_2_n_0 ),
        .I1(\reg_1850_reg[4] ),
        .I2(DOBDO[4]),
        .I3(\reg_1816_reg[7] ),
        .I4(Q[14]),
        .I5(q3_reg_1[4]),
        .O(q3_reg_6[4]));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    \reg_1850[4]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(\reg_1828_reg[0] ),
        .I2(DOADO[4]),
        .I3(q3_reg_0[4]),
        .I4(\reg_1850_reg[7]_0 ),
        .I5(\reg_1850_reg[4] ),
        .O(\reg_1850[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    \reg_1850[5]_i_1 
       (.I0(\reg_1850[5]_i_2_n_0 ),
        .I1(q3_reg_1[5]),
        .I2(\reg_1850_reg[7] ),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[5]),
        .O(q3_reg_6[5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \reg_1850[5]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(DOADO[5]),
        .I2(\reg_1828_reg[0] ),
        .I3(\reg_1850_reg[7]_0 ),
        .I4(q3_reg_0[5]),
        .O(\reg_1850[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFD1D1D100D1D1D1)) 
    \reg_1850[6]_i_1 
       (.I0(\reg_1850[6]_i_2_n_0 ),
        .I1(\reg_1850_reg[7] ),
        .I2(q3_reg_1[6]),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[6]),
        .O(q3_reg_6[6]));
  LUT5 #(
    .INIT(32'h1D001DFF)) 
    \reg_1850[6]_i_2 
       (.I0(DOADO[6]),
        .I1(\reg_1828_reg[0] ),
        .I2(q4_reg_0[4]),
        .I3(\reg_1850_reg[7]_0 ),
        .I4(q3_reg_0[6]),
        .O(\reg_1850[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFD1D1D100D1D1D1)) 
    \reg_1850[7]_i_2 
       (.I0(\reg_1850[7]_i_6_n_0 ),
        .I1(\reg_1850_reg[7] ),
        .I2(q3_reg_1[7]),
        .I3(Q[14]),
        .I4(\reg_1816_reg[7] ),
        .I5(DOBDO[7]),
        .O(q3_reg_6[7]));
  LUT5 #(
    .INIT(32'h1D001DFF)) 
    \reg_1850[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\reg_1828_reg[0] ),
        .I2(q4_reg_0[5]),
        .I3(\reg_1850_reg[7]_0 ),
        .I4(q3_reg_0[7]),
        .O(\reg_1850[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[0]_i_1 
       (.I0(\reg_1864[0]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[0]),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[0]_i_2 
       (.I0(DOADO[0]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[0]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[0]),
        .O(\reg_1864[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[1]_i_1 
       (.I0(\reg_1864[1]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[1]),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[1]_i_2 
       (.I0(DOADO[1]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[1]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[1]),
        .O(\reg_1864[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[2]_i_1 
       (.I0(\reg_1864[2]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[2]),
        .O(\ap_CS_fsm_reg[10] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[2]_i_2 
       (.I0(DOADO[2]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[2]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[2]),
        .O(\reg_1864[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[3]_i_1 
       (.I0(\reg_1864[3]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[3]),
        .O(\ap_CS_fsm_reg[10] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[3]_i_2 
       (.I0(DOADO[3]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[3]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[3]),
        .O(\reg_1864[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[4]_i_1 
       (.I0(\reg_1864[4]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[4]),
        .O(\ap_CS_fsm_reg[10] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[4]_i_2 
       (.I0(DOADO[4]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[4]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[4]),
        .O(\reg_1864[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[5]_i_1 
       (.I0(\reg_1864[5]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[5]),
        .O(\ap_CS_fsm_reg[10] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[5]_i_2 
       (.I0(DOADO[5]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[5]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[5]),
        .O(\reg_1864[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[6]_i_1 
       (.I0(\reg_1864[6]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[6]),
        .O(\ap_CS_fsm_reg[10] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[6]_i_2 
       (.I0(DOADO[6]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[6]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[6]),
        .O(\reg_1864[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1864[7]_i_2 
       (.I0(\reg_1864[7]_i_4_n_0 ),
        .I1(Q[10]),
        .I2(\reg_1816_reg[7] ),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_1[7]),
        .O(\ap_CS_fsm_reg[10] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1864[7]_i_4 
       (.I0(DOADO[7]),
        .I1(\reg_1864_reg[0] ),
        .I2(DOBDO[7]),
        .I3(\reg_1877_reg[0] ),
        .I4(q3_reg_0[7]),
        .O(\reg_1864[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[0]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[0]),
        .O(q3_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[1]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[1]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[1]),
        .O(q3_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[2]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[2]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[2]),
        .O(q3_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[3]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[3]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[3]),
        .O(q3_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[4]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[4]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[4]),
        .O(q3_reg_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[5]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[5]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[5]),
        .O(q3_reg_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[6]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[6]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[6]),
        .O(q3_reg_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1871[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(\reg_1877_reg[0] ),
        .I2(DOADO[7]),
        .I3(\reg_1871_reg[0] ),
        .I4(DOBDO[7]),
        .O(q3_reg_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[0]),
        .O(q2_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[1]),
        .O(q2_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[2]),
        .O(q2_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[3]),
        .O(q2_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[4]),
        .O(q2_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[5]),
        .O(q2_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[6]),
        .O(q2_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1877[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\reg_1877_reg[0] ),
        .I2(q3_reg_1[7]),
        .O(q2_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_114_reg_23405[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[5]),
        .O(q2_reg_24[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_114_reg_23405[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[6]),
        .I2(DOBDO[0]),
        .O(q2_reg_24[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_114_reg_23405[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q2_reg_24[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_114_reg_23405[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .I2(DOBDO[6]),
        .O(x_assign_68_fu_7241_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_126_reg_23609[1]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(q3_reg_1[6]),
        .O(x_assign_65_fu_7081_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_126_reg_23609[2]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(x_assign_65_fu_7081_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_14_reg_22683[5]_i_1 
       (.I0(clefia_s0_q4[3]),
        .I1(q4_reg_0[5]),
        .O(q4_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_170_reg_24167[5]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q2_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_206_reg_24246[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOBDO[6]),
        .O(x_assign_68_fu_7241_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_206_reg_24246[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .I2(DOBDO[6]),
        .O(x_assign_68_fu_7241_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_22_reg_23003[1]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[6]),
        .O(q3_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_22_reg_23003[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_22_reg_23003[4]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[3]),
        .O(q3_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_26_reg_22906[1]_i_1 
       (.I0(q4_reg_0[0]),
        .I1(q4_reg_0[4]),
        .O(q4_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_26_reg_22906[2]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(q4_reg_0[5]),
        .I2(q4_reg_0[1]),
        .O(q4_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_34_reg_22862[1]_i_1 
       (.I0(q4_reg_0[3]),
        .I1(q4_reg_0[5]),
        .O(q4_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_34_reg_22862[2]_i_1 
       (.I0(q4_reg_0[3]),
        .I1(q4_reg_0[4]),
        .I2(q4_reg_0[0]),
        .O(q4_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_34_reg_22862[3]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[1]),
        .I2(q4_reg_0[4]),
        .I3(q4_reg_0[3]),
        .O(q4_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_34_reg_22862[4]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(q4_reg_0[5]),
        .I2(clefia_s0_q4[2]),
        .O(q4_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_350_reg_25347[1]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[5]),
        .O(q3_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_350_reg_25347[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[6]),
        .I2(q3_reg_1[0]),
        .O(q3_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_350_reg_25347[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_350_reg_25347[4]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(x_assign_65_fu_7081_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_350_reg_25347[5]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_11));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_70_reg_23063[1]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[5]),
        .O(q3_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_70_reg_23063[2]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[5]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_70_reg_23063[3]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[5]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_70_reg_23063[4]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_74_reg_23085[1]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[5]),
        .O(q2_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_74_reg_23085[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[6]),
        .I2(DOADO[0]),
        .O(q2_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_74_reg_23085[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q2_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_74_reg_23085[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .I2(DOADO[6]),
        .O(q2_reg_14[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[2]_i_1 
       (.I0(\x_116_reg_24992_reg[3] [0]),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .O(\xor_ln124_195_reg_24444_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[3]_i_1 
       (.I0(\x_116_reg_24992_reg[3] [1]),
        .I1(q3_reg_0[3]),
        .I2(DOADO[6]),
        .I3(q2_reg_7),
        .I4(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I5(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .O(\xor_ln124_195_reg_24444_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_123_reg_24240[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q2_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_13_reg_22997[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .O(q3_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_13_reg_22997[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_22773[2]_i_1 
       (.I0(q4_reg_0[1]),
        .I1(q4_reg_0[5]),
        .O(q4_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_22773[3]_i_1 
       (.I0(clefia_s0_q4[2]),
        .I1(q4_reg_0[5]),
        .O(q4_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_43_reg_23079[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q2_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_43_reg_23079[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q2_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_23377[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_23377[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(q3_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_23399[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(q2_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_23399[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q2_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[0]_i_1 
       (.I0(q2_reg_i_138_0[0]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .I2(or_ln134_43_fu_7517_p3[0]),
        .I3(x_assign_67_reg_23399[4]),
        .I4(q2_reg_i_174_0[0]),
        .I5(q2_reg_i_174_1[0]),
        .O(\xor_ln124_61_reg_23365_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[5]_i_1 
       (.I0(or_ln134_44_fu_7523_p3[3]),
        .I1(or_ln134_43_fu_7517_p3[5]),
        .I2(or_ln134_45_fu_7529_p3[3]),
        .I3(or_ln134_43_fu_7517_p3[7]),
        .I4(q2_reg_i_138_0[5]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .O(\xor_ln124_61_reg_23365_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_23471[6]_i_1 
       (.I0(q2_reg_i_138_0[6]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(or_ln134_43_fu_7517_p3[6]),
        .I3(or_ln134_44_fu_7523_p3[4]),
        .I4(or_ln134_45_fu_7529_p3[0]),
        .I5(or_ln134_43_fu_7517_p3[0]),
        .O(\xor_ln124_61_reg_23365_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[0]_i_2 
       (.I0(x_assign_55_reg_23523[0]),
        .I1(x_assign_54_reg_23517[0]),
        .I2(or_ln134_35_fu_8469_p3[0]),
        .I3(x_assign_55_reg_23523[5]),
        .I4(\xor_ln124_107_reg_23649_reg[7]_0 [0]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .O(\x_assign_55_reg_23523_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[2]_i_2 
       (.I0(\xor_ln124_107_reg_23649_reg[7]_0 [1]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I2(x_assign_55_reg_23523[1]),
        .I3(x_assign_54_reg_23517[1]),
        .I4(or_ln134_35_fu_8469_p3[2]),
        .I5(\xor_ln124_109_reg_23659_reg[4] [0]),
        .O(\xor_ln124_43_reg_22968_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[3]_i_2 
       (.I0(x_assign_54_reg_23517[2]),
        .I1(x_assign_55_reg_23523[2]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I3(\xor_ln124_107_reg_23649_reg[7]_0 [2]),
        .I4(or_ln134_35_fu_8469_p3[3]),
        .I5(\xor_ln124_109_reg_23659_reg[4] [1]),
        .O(\x_assign_54_reg_23517_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[4]_i_2 
       (.I0(\xor_ln124_107_reg_23649_reg[7]_0 [3]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .I2(or_ln134_38_fu_8487_p3[1]),
        .I3(x_assign_55_reg_23523[3]),
        .I4(or_ln134_35_fu_8469_p3[4]),
        .I5(\xor_ln124_109_reg_23659_reg[4] [2]),
        .O(\xor_ln124_43_reg_22968_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_23649[6]_i_2 
       (.I0(\xor_ln124_107_reg_23649_reg[7]_0 [4]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(x_assign_54_reg_23517[3]),
        .I3(x_assign_55_reg_23523[5]),
        .I4(or_ln134_35_fu_8469_p3[5]),
        .I5(x_assign_55_reg_23523[3]),
        .O(\xor_ln124_43_reg_22968_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[7]_i_2 
       (.I0(\xor_ln124_107_reg_23649_reg[7]_0 [5]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(x_assign_54_reg_23517[4]),
        .I3(x_assign_55_reg_23523[6]),
        .I4(or_ln134_35_fu_8469_p3[6]),
        .I5(x_assign_55_reg_23523[4]),
        .O(\xor_ln124_43_reg_22968_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[4]_i_2 
       (.I0(or_ln134_35_fu_8469_p3[4]),
        .I1(\xor_ln124_109_reg_23659_reg[4] [2]),
        .I2(or_ln134_37_fu_8481_p3[2]),
        .I3(or_ln134_35_fu_8469_p3[5]),
        .I4(\xor_ln124_109_reg_23659_reg[4]_0 ),
        .I5(\xor_ln124_260_reg_25110_reg[7] [4]),
        .O(\trunc_ln134_90_reg_23507_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[7]_i_2 
       (.I0(\xor_ln124_110_reg_23664_reg[7] [7]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [7]),
        .I2(or_ln134_37_fu_8481_p3[0]),
        .I3(or_ln134_35_fu_8469_p3[1]),
        .I4(or_ln134_38_fu_8487_p3[2]),
        .I5(or_ln134_37_fu_8481_p3[3]),
        .O(\xor_ln124_46_reg_22986_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[2]_i_1 
       (.I0(\xor_ln124_123_reg_24025_reg[3] [0]),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .O(q2_reg_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[3]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I1(q2_reg_7),
        .I2(DOADO[6]),
        .I3(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .I4(\xor_ln124_123_reg_24025_reg[3] [1]),
        .I5(q3_reg_0[3]),
        .O(q2_reg_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(DOADO[7]),
        .I2(q3_reg_0[7]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I5(\xor_ln124_124_reg_24031_reg[7] [0]),
        .O(q2_reg_11[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I1(q3_reg_0[0]),
        .I2(DOADO[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_124_reg_24031_reg[7] [1]),
        .O(q2_reg_11[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_124_reg_24031[2]_i_1 
       (.I0(\xor_ln124_124_reg_24031_reg[7] [2]),
        .I1(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I3(DOADO[6]),
        .I4(DOADO[0]),
        .O(q2_reg_11[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_124_reg_24031[2]_i_2 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I2(q3_reg_0[7]),
        .I3(q3_reg_0[1]),
        .I4(DOADO[7]),
        .I5(DOADO[1]),
        .O(\xor_ln124_124_reg_24031[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[3]_i_1 
       (.I0(\xor_ln124_124_reg_24031_reg[7] [3]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_92_reg_23695_reg[3] ),
        .I4(q3_reg_3),
        .I5(q2_reg_6),
        .O(q2_reg_11[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_124_reg_24031[3]_i_2 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(\xor_ln124_124_reg_24031[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[4]_i_1 
       (.I0(\xor_ln124_124_reg_24031_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q2_reg_11[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[5]_i_1 
       (.I0(\xor_ln124_124_reg_24031_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(q2_reg_13),
        .I3(DOADO[4]),
        .I4(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I5(q3_reg_0[4]),
        .O(q2_reg_11[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[6]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .I1(DOADO[5]),
        .I2(q3_reg_0[5]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_124_reg_24031_reg[7] [6]),
        .O(q2_reg_11[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_24031[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[6]),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_124_reg_24031_reg[7] [7]),
        .O(q2_reg_11[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_24043[0]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_102_reg_23476_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_24043[1]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_102_reg_23476_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_126_reg_24043[2]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_102_reg_23476_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_126_reg_24043[3]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [3]),
        .I1(\xor_ln124_253_reg_25341_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_102_reg_23476_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_126_reg_24043[4]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [4]),
        .I1(\xor_ln124_253_reg_25341_reg[4] ),
        .I2(q3_reg_0[3]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_102_reg_23476_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_24043[5]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[5] ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_4),
        .O(\xor_ln124_102_reg_23476_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_24043[6]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_102_reg_23476_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_24043[7]_i_1 
       (.I0(\xor_ln124_126_reg_24043_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_102_reg_23476_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[1]_i_1 
       (.I0(x_assign_90_reg_23729[1]),
        .I1(x_assign_91_reg_23735[1]),
        .I2(or_ln134_59_fu_9789_p3[1]),
        .I3(x_assign_91_reg_23735[5]),
        .I4(\xor_ln124_131_reg_23797_reg[7] [1]),
        .I5(\xor_ln124_131_reg_23797_reg[7]_0 [1]),
        .O(\xor_ln124_91_reg_23689_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[2]_i_1 
       (.I0(x_assign_91_reg_23735[2]),
        .I1(x_assign_90_reg_23729[2]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [2]),
        .I3(\xor_ln124_131_reg_23797_reg[7] [2]),
        .I4(or_ln134_59_fu_9789_p3[2]),
        .I5(or_ln134_60_fu_9795_p3[0]),
        .O(\xor_ln124_91_reg_23689_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[3]_i_1 
       (.I0(x_assign_91_reg_23735[3]),
        .I1(x_assign_90_reg_23729[3]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [3]),
        .I3(\xor_ln124_131_reg_23797_reg[7] [3]),
        .I4(or_ln134_59_fu_9789_p3[3]),
        .I5(or_ln134_60_fu_9795_p3[1]),
        .O(\xor_ln124_91_reg_23689_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[4]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7] [4]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [4]),
        .I2(x_assign_90_reg_23729[4]),
        .I3(or_ln134_60_fu_9795_p3[4]),
        .I4(or_ln134_59_fu_9789_p3[4]),
        .I5(or_ln134_60_fu_9795_p3[2]),
        .O(\xor_ln124_91_reg_23689_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[5]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7] [5]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [5]),
        .I2(x_assign_90_reg_23729[5]),
        .I3(or_ln134_60_fu_9795_p3[5]),
        .I4(or_ln134_59_fu_9789_p3[5]),
        .I5(or_ln134_60_fu_9795_p3[3]),
        .O(\xor_ln124_91_reg_23689_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[6]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7] [6]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [6]),
        .I2(x_assign_90_reg_23729[6]),
        .I3(x_assign_91_reg_23735[4]),
        .I4(or_ln134_59_fu_9789_p3[6]),
        .I5(or_ln134_60_fu_9795_p3[4]),
        .O(\xor_ln124_91_reg_23689_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_23797[7]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7] [7]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [7]),
        .I2(x_assign_90_reg_23729[7]),
        .I3(x_assign_91_reg_23735[5]),
        .I4(or_ln134_59_fu_9789_p3[7]),
        .I5(or_ln134_60_fu_9795_p3[5]),
        .O(\xor_ln124_91_reg_23689_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[0]_i_1 
       (.I0(x_assign_91_reg_23735[4]),
        .I1(or_ln134_59_fu_9789_p3[0]),
        .I2(\xor_ln124_133_reg_23807_reg[3] [0]),
        .I3(\xor_ln124_133_reg_23807_reg[3]_0 [0]),
        .I4(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .I5(\xor_ln124_133_reg_23807_reg[7] [0]),
        .O(\xor_ln124_93_reg_23701_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[2]_i_1 
       (.I0(or_ln134_60_fu_9795_p3[0]),
        .I1(or_ln134_59_fu_9789_p3[2]),
        .I2(\xor_ln124_133_reg_23807_reg[3] [2]),
        .I3(\xor_ln124_133_reg_23807_reg[3]_0 [2]),
        .I4(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I5(\xor_ln124_133_reg_23807_reg[7] [2]),
        .O(\xor_ln124_93_reg_23701_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[3]_i_1 
       (.I0(or_ln134_60_fu_9795_p3[1]),
        .I1(or_ln134_59_fu_9789_p3[3]),
        .I2(\xor_ln124_133_reg_23807_reg[3] [3]),
        .I3(\xor_ln124_133_reg_23807_reg[3]_0 [3]),
        .I4(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I5(\xor_ln124_133_reg_23807_reg[7] [3]),
        .O(\xor_ln124_93_reg_23701_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[4]_i_1 
       (.I0(or_ln134_59_fu_9789_p3[4]),
        .I1(or_ln134_60_fu_9795_p3[2]),
        .I2(or_ln134_61_fu_9801_p3[2]),
        .I3(or_ln134_59_fu_9789_p3[6]),
        .I4(\xor_ln124_133_reg_23807_reg[7] [4]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .O(\xor_ln124_93_reg_23701_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[5]_i_1 
       (.I0(or_ln134_59_fu_9789_p3[5]),
        .I1(or_ln134_60_fu_9795_p3[3]),
        .I2(or_ln134_61_fu_9801_p3[3]),
        .I3(or_ln134_59_fu_9789_p3[7]),
        .I4(\xor_ln124_133_reg_23807_reg[7] [5]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .O(\xor_ln124_93_reg_23701_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[6]_i_1 
       (.I0(\xor_ln124_133_reg_23807_reg[7] [6]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(or_ln134_61_fu_9801_p3[0]),
        .I3(or_ln134_59_fu_9789_p3[0]),
        .I4(or_ln134_59_fu_9789_p3[6]),
        .I5(or_ln134_60_fu_9795_p3[4]),
        .O(\xor_ln124_93_reg_23701_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_23807[7]_i_1 
       (.I0(\xor_ln124_133_reg_23807_reg[7] [7]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(or_ln134_61_fu_9801_p3[1]),
        .I3(or_ln134_59_fu_9789_p3[1]),
        .I4(or_ln134_59_fu_9789_p3[7]),
        .I5(or_ln134_60_fu_9795_p3[5]),
        .O(\xor_ln124_93_reg_23701_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_139_reg_23985[1]_i_2 
       (.I0(x_assign_79_reg_23859[1]),
        .I1(x_assign_78_reg_23853[1]),
        .I2(or_ln134_51_fu_10741_p3[1]),
        .I3(x_assign_79_reg_23859[6]),
        .I4(\xor_ln124_139_reg_23985_reg[5] [0]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .O(\x_assign_79_reg_23859_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[5]_i_2 
       (.I0(\xor_ln124_139_reg_23985_reg[5] [1]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .I2(or_ln134_54_fu_10759_p3[5]),
        .I3(x_assign_79_reg_23859[4]),
        .I4(or_ln134_51_fu_10741_p3[3]),
        .I5(\xor_ln124_141_reg_23995_reg[5] [1]),
        .O(\xor_ln124_75_reg_23313_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[0]_i_2 
       (.I0(x_assign_79_reg_23859[0]),
        .I1(x_assign_78_reg_23853[0]),
        .I2(or_ln134_53_fu_10753_p3[0]),
        .I3(x_assign_78_reg_23853[3]),
        .I4(\xor_ln124_140_reg_23990_reg[7]_0 [0]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [0]),
        .O(\x_assign_79_reg_23859_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[1]_i_2 
       (.I0(x_assign_79_reg_23859[1]),
        .I1(x_assign_78_reg_23853[1]),
        .I2(or_ln134_53_fu_10753_p3[1]),
        .I3(x_assign_78_reg_23853[4]),
        .I4(\xor_ln124_140_reg_23990_reg[7]_0 [1]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [1]),
        .O(\x_assign_79_reg_23859_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[3]_i_2 
       (.I0(x_assign_78_reg_23853[2]),
        .I1(x_assign_79_reg_23859[2]),
        .I2(\xor_ln124_78_reg_23328_reg[7] [3]),
        .I3(\xor_ln124_140_reg_23990_reg[7]_0 [2]),
        .I4(or_ln134_53_fu_10753_p3[3]),
        .I5(or_ln134_54_fu_10759_p3[1]),
        .O(\x_assign_78_reg_23853_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[4]_i_2 
       (.I0(\xor_ln124_140_reg_23990_reg[7]_0 [3]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [4]),
        .I2(or_ln134_54_fu_10759_p3[4]),
        .I3(x_assign_79_reg_23859[3]),
        .I4(or_ln134_53_fu_10753_p3[4]),
        .I5(or_ln134_54_fu_10759_p3[2]),
        .O(\xor_ln124_76_reg_23318_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[5]_i_2 
       (.I0(\xor_ln124_140_reg_23990_reg[7]_0 [4]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [5]),
        .I2(or_ln134_54_fu_10759_p3[5]),
        .I3(x_assign_79_reg_23859[4]),
        .I4(or_ln134_53_fu_10753_p3[5]),
        .I5(or_ln134_54_fu_10759_p3[3]),
        .O(\xor_ln124_76_reg_23318_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_140_reg_23990[6]_i_2 
       (.I0(\xor_ln124_140_reg_23990_reg[7]_0 [5]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [6]),
        .I2(x_assign_78_reg_23853[3]),
        .I3(x_assign_79_reg_23859[5]),
        .I4(or_ln134_53_fu_10753_p3[6]),
        .I5(or_ln134_54_fu_10759_p3[4]),
        .O(\xor_ln124_76_reg_23318_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[7]_i_1 
       (.I0(\xor_ln124_76_reg_23318_reg[7] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [7]),
        .I2(x_assign_97_reg_23907[3]),
        .I3(x_assign_99_reg_23939[7]),
        .I4(or_ln134_63_fu_10917_p3[6]),
        .I5(or_ln134_64_fu_10923_p3[7]),
        .O(\reg_1889_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[7]_i_2 
       (.I0(\xor_ln124_140_reg_23990_reg[7]_0 [6]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [7]),
        .I2(x_assign_78_reg_23853[4]),
        .I3(x_assign_79_reg_23859[6]),
        .I4(or_ln134_53_fu_10753_p3[7]),
        .I5(or_ln134_54_fu_10759_p3[5]),
        .O(\xor_ln124_76_reg_23318_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[3]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[5] [0]),
        .I1(or_ln134_51_fu_10741_p3[2]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I3(\xor_ln124_141_reg_23995_reg[7] [0]),
        .I4(\xor_ln124_141_reg_23995_reg[3] [3]),
        .I5(\xor_ln124_141_reg_23995_reg[3]_0 [3]),
        .O(\trunc_ln134_134_reg_23865_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[5]_i_2 
       (.I0(or_ln134_51_fu_10741_p3[3]),
        .I1(\xor_ln124_141_reg_23995_reg[5] [1]),
        .I2(or_ln134_53_fu_10753_p3[7]),
        .I3(or_ln134_51_fu_10741_p3[5]),
        .I4(\xor_ln124_141_reg_23995_reg[7] [1]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .O(\trunc_ln134_130_reg_23843_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[7]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[7] [2]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(or_ln134_51_fu_10741_p3[5]),
        .I3(x_assign_79_reg_23859[4]),
        .I4(or_ln134_53_fu_10753_p3[1]),
        .I5(or_ln134_51_fu_10741_p3[1]),
        .O(\xor_ln124_77_reg_23323_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[0]_i_2 
       (.I0(\xor_ln124_142_reg_24000_reg[6]_0 [0]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [0]),
        .I2(\xor_ln124_141_reg_23995_reg[3] [0]),
        .I3(\xor_ln124_141_reg_23995_reg[3]_0 [0]),
        .I4(or_ln134_53_fu_10753_p3[0]),
        .I5(x_assign_78_reg_23853[3]),
        .O(\xor_ln124_78_reg_23328_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[1]_i_2 
       (.I0(x_assign_78_reg_23853[4]),
        .I1(or_ln134_53_fu_10753_p3[1]),
        .I2(\xor_ln124_141_reg_23995_reg[3] [1]),
        .I3(\xor_ln124_141_reg_23995_reg[3]_0 [1]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [1]),
        .I5(\xor_ln124_142_reg_24000_reg[6]_0 [1]),
        .O(\x_assign_78_reg_23853_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[2]_i_2 
       (.I0(or_ln134_54_fu_10759_p3[0]),
        .I1(or_ln134_53_fu_10753_p3[2]),
        .I2(\xor_ln124_141_reg_23995_reg[3] [2]),
        .I3(\xor_ln124_141_reg_23995_reg[3]_0 [2]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [2]),
        .I5(\xor_ln124_142_reg_24000_reg[6]_0 [2]),
        .O(\trunc_ln134_139_reg_23891_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[3]_i_2 
       (.I0(or_ln134_54_fu_10759_p3[1]),
        .I1(or_ln134_53_fu_10753_p3[3]),
        .I2(\xor_ln124_141_reg_23995_reg[3] [3]),
        .I3(\xor_ln124_141_reg_23995_reg[3]_0 [3]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [3]),
        .I5(\xor_ln124_142_reg_24000_reg[6]_0 [3]),
        .O(\trunc_ln134_139_reg_23891_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[4]_i_2 
       (.I0(or_ln134_53_fu_10753_p3[4]),
        .I1(or_ln134_54_fu_10759_p3[2]),
        .I2(or_ln134_53_fu_10753_p3[6]),
        .I3(or_ln134_51_fu_10741_p3[4]),
        .I4(\xor_ln124_142_reg_24000_reg[6]_0 [4]),
        .I5(\xor_ln124_110_reg_23664_reg[7]_0 [4]),
        .O(\trunc_ln134_137_reg_23881_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[5]_i_2 
       (.I0(or_ln134_53_fu_10753_p3[5]),
        .I1(or_ln134_54_fu_10759_p3[3]),
        .I2(or_ln134_53_fu_10753_p3[7]),
        .I3(or_ln134_51_fu_10741_p3[5]),
        .I4(\xor_ln124_142_reg_24000_reg[6]_0 [5]),
        .I5(\xor_ln124_110_reg_23664_reg[7]_0 [5]),
        .O(\trunc_ln134_137_reg_23881_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_142_reg_24000[6]_i_2 
       (.I0(\xor_ln124_142_reg_24000_reg[6]_0 [6]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [6]),
        .I2(or_ln134_53_fu_10753_p3[0]),
        .I3(or_ln134_51_fu_10741_p3[0]),
        .I4(or_ln134_53_fu_10753_p3[6]),
        .I5(or_ln134_54_fu_10759_p3[4]),
        .O(\xor_ln124_78_reg_23328_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[4]_i_2 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .I2(DOBDO[6]),
        .I3(\xor_ln124_158_reg_24318_reg[7]_0 [3]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [7]),
        .I5(q3_reg_1[4]),
        .O(q2_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[0]_i_1 
       (.I0(DOBDO[6]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [6]),
        .I3(\xor_ln124_156_reg_24306_reg[7] [0]),
        .I4(\xor_ln124_864_reg_25399_reg[4] [0]),
        .I5(DOBDO[7]),
        .O(q2_reg_18[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(q3_reg_1[0]),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [7]),
        .I3(\xor_ln124_156_reg_24306_reg[7] [1]),
        .I4(DOBDO[0]),
        .I5(\xor_ln124_864_reg_25399_reg[4] [1]),
        .O(q2_reg_18[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[2]_i_1 
       (.I0(q3_reg_13),
        .I1(\xor_ln124_156_reg_24306_reg[7] [2]),
        .I2(x_assign_68_fu_7241_p3[0]),
        .I3(\xor_ln124_156_reg_24306_reg[2] ),
        .I4(\xor_ln124_864_reg_25399_reg[4] [2]),
        .I5(q2_reg_21),
        .O(q2_reg_18[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[3]_i_1 
       (.I0(q2_reg_19),
        .I1(\xor_ln124_864_reg_25399_reg[4] [3]),
        .I2(q2_reg_20),
        .I3(q3_reg_12),
        .I4(\xor_ln124_156_reg_24306_reg[7] [3]),
        .I5(\xor_ln124_156_reg_24306_reg[3] ),
        .O(q2_reg_18[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_156_reg_24306[3]_i_2 
       (.I0(DOBDO[6]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .O(q2_reg_20));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_156_reg_24306[4]_i_1 
       (.I0(\xor_ln124_156_reg_24306_reg[7] [4]),
        .I1(q3_reg_11),
        .I2(DOBDO[6]),
        .I3(DOBDO[2]),
        .I4(DOBDO[7]),
        .I5(\xor_ln124_156_reg_24306_reg[4] ),
        .O(q2_reg_18[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[5]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\xor_ln124_156_reg_24306_reg[7] [5]),
        .I2(q2_reg_17),
        .I3(\xor_ln124_864_reg_25399_reg[4] [5]),
        .I4(DOBDO[4]),
        .I5(\xor_ln124_156_reg_24306_reg[5] ),
        .O(q2_reg_18[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[6]_i_1 
       (.I0(\xor_ln124_156_reg_24306_reg[7] [6]),
        .I1(\xor_ln124_158_reg_24318_reg[7]_0 [4]),
        .I2(q3_reg_1[5]),
        .I3(DOBDO[4]),
        .I4(\xor_ln124_864_reg_25399_reg[4] [6]),
        .I5(DOBDO[5]),
        .O(q2_reg_18[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_24306[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(q3_reg_1[6]),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [5]),
        .I3(\xor_ln124_156_reg_24306_reg[7] [7]),
        .I4(\xor_ln124_864_reg_25399_reg[4] [7]),
        .I5(DOBDO[6]),
        .O(q2_reg_18[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[0]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [6]),
        .I3(DOBDO[7]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [0]),
        .I5(\xor_ln124_158_reg_24318_reg[7] [0]),
        .O(q2_reg_16[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[1]_i_1 
       (.I0(\xor_ln124_864_reg_25399_reg[4] [7]),
        .I1(DOBDO[0]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[0]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [1]),
        .I5(\xor_ln124_158_reg_24318_reg[7] [1]),
        .O(q2_reg_16[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[2]_i_1 
       (.I0(q2_reg_21),
        .I1(x_assign_70_fu_7359_p3),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [2]),
        .I3(q3_reg_13),
        .I4(\xor_ln124_158_reg_24318_reg[7] [2]),
        .I5(x_assign_65_fu_7081_p3[0]),
        .O(q2_reg_16[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_158_reg_24318[3]_i_1 
       (.I0(q2_reg_19),
        .I1(\xor_ln124_158_reg_24318_reg[3] ),
        .I2(q3_reg_12),
        .I3(\xor_ln124_158_reg_24318_reg[7] [3]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [3]),
        .I5(x_assign_65_fu_7081_p3[1]),
        .O(q2_reg_16[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_158_reg_24318[4]_i_1 
       (.I0(q2_reg_17),
        .I1(\xor_ln124_158_reg_24318_reg[4] ),
        .I2(q3_reg_11),
        .I3(\xor_ln124_158_reg_24318_reg[7] [4]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [4]),
        .I5(x_assign_65_fu_7081_p3[2]),
        .O(q2_reg_16[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[5]_i_1 
       (.I0(\xor_ln124_158_reg_24318_reg[7] [5]),
        .I1(\xor_ln124_158_reg_24318_reg[7]_0 [5]),
        .I2(q3_reg_1[4]),
        .I3(q3_reg_11),
        .I4(\xor_ln124_158_reg_24318_reg[5] ),
        .I5(DOBDO[4]),
        .O(q2_reg_16[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[6]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_158_reg_24318_reg[7]_0 [6]),
        .I2(\xor_ln124_158_reg_24318_reg[7] [6]),
        .I3(\xor_ln124_864_reg_25399_reg[4] [4]),
        .I4(DOBDO[5]),
        .I5(q3_reg_1[4]),
        .O(q2_reg_16[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_24318[7]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [5]),
        .I2(q3_reg_1[5]),
        .I3(\xor_ln124_158_reg_24318_reg[7] [7]),
        .I4(q3_reg_1[6]),
        .I5(\xor_ln124_158_reg_24318_reg[7]_0 [7]),
        .O(q2_reg_16[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[0]_i_1 
       (.I0(x_assign_114_reg_24065[0]),
        .I1(x_assign_115_reg_24071[0]),
        .I2(or_ln134_75_fu_12061_p3[0]),
        .I3(x_assign_115_reg_24071[4]),
        .I4(\xor_ln124_163_reg_24133_reg[7] [0]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [0]),
        .O(\xor_ln124_123_reg_24025_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[3]_i_1 
       (.I0(or_ln134_76_fu_12067_p3[1]),
        .I1(or_ln134_75_fu_12061_p3[3]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [3]),
        .I3(\xor_ln124_163_reg_24133_reg[7] [3]),
        .I4(x_assign_114_reg_24065[3]),
        .I5(x_assign_115_reg_24071[3]),
        .O(\xor_ln124_123_reg_24025_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[5]_i_1 
       (.I0(\xor_ln124_163_reg_24133_reg[7] [5]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [5]),
        .I2(x_assign_114_reg_24065[5]),
        .I3(or_ln134_76_fu_12067_p3[5]),
        .I4(or_ln134_75_fu_12061_p3[5]),
        .I5(or_ln134_76_fu_12067_p3[3]),
        .O(\xor_ln124_123_reg_24025_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_24133[7]_i_1 
       (.I0(\xor_ln124_163_reg_24133_reg[7] [7]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [7]),
        .I2(x_assign_114_reg_24065[7]),
        .I3(x_assign_115_reg_24071[5]),
        .I4(or_ln134_75_fu_12061_p3[7]),
        .I5(or_ln134_76_fu_12067_p3[5]),
        .O(\xor_ln124_123_reg_24025_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[0]_i_2 
       (.I0(x_assign_103_reg_24183[0]),
        .I1(x_assign_102_reg_24177[0]),
        .I2(or_ln134_67_fu_12782_p3[0]),
        .I3(x_assign_103_reg_24183[4]),
        .I4(\xor_ln124_171_reg_24276_reg[7]_1 [0]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [0]),
        .O(\x_assign_103_reg_24183_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[1]_i_2 
       (.I0(x_assign_103_reg_24183[1]),
        .I1(x_assign_102_reg_24177[1]),
        .I2(or_ln134_67_fu_12782_p3[1]),
        .I3(x_assign_103_reg_24183[5]),
        .I4(\xor_ln124_171_reg_24276_reg[7]_1 [1]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .O(\x_assign_103_reg_24183_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[2]_i_2 
       (.I0(x_assign_102_reg_24177[2]),
        .I1(x_assign_103_reg_24183[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(\xor_ln124_171_reg_24276_reg[7]_1 [2]),
        .I4(or_ln134_67_fu_12782_p3[2]),
        .I5(or_ln134_68_fu_12788_p3[0]),
        .O(\x_assign_102_reg_24177_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[3]_i_2 
       (.I0(x_assign_102_reg_24177[3]),
        .I1(x_assign_103_reg_24183[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(\xor_ln124_171_reg_24276_reg[7]_1 [3]),
        .I4(or_ln134_67_fu_12782_p3[3]),
        .I5(or_ln134_68_fu_12788_p3[1]),
        .O(\x_assign_102_reg_24177_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[4]_i_1 
       (.I0(\xor_ln124_171_reg_24276[4]_i_2_n_0 ),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I4(\xor_ln124_78_reg_23328_reg[7] [4]),
        .I5(\xor_ln124_43_reg_22968_reg[4]_2 ),
        .O(q2_reg_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[4]_i_2 
       (.I0(\xor_ln124_171_reg_24276_reg[7]_1 [4]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [4]),
        .I2(x_assign_102_reg_24177[4]),
        .I3(or_ln134_68_fu_12788_p3[4]),
        .I4(or_ln134_67_fu_12782_p3[4]),
        .I5(or_ln134_68_fu_12788_p3[2]),
        .O(\xor_ln124_171_reg_24276[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[5]_i_2 
       (.I0(\xor_ln124_171_reg_24276_reg[7]_1 [5]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .I2(x_assign_102_reg_24177[5]),
        .I3(or_ln134_68_fu_12788_p3[5]),
        .I4(or_ln134_67_fu_12782_p3[5]),
        .I5(or_ln134_68_fu_12788_p3[3]),
        .O(\xor_ln124_107_reg_23649_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[6]_i_2 
       (.I0(\xor_ln124_171_reg_24276_reg[7]_1 [6]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [6]),
        .I2(x_assign_102_reg_24177[6]),
        .I3(x_assign_103_reg_24183[4]),
        .I4(or_ln134_67_fu_12782_p3[6]),
        .I5(or_ln134_68_fu_12788_p3[4]),
        .O(\xor_ln124_107_reg_23649_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[7]_i_2 
       (.I0(\xor_ln124_171_reg_24276_reg[7]_1 [7]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [7]),
        .I2(x_assign_102_reg_24177[7]),
        .I3(x_assign_103_reg_24183[5]),
        .I4(or_ln134_67_fu_12782_p3[7]),
        .I5(or_ln134_68_fu_12788_p3[5]),
        .O(\xor_ln124_107_reg_23649_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[1]_i_1 
       (.I0(\xor_ln124_172_reg_24282_reg[1] ),
        .I1(DOADO[0]),
        .I2(x_assign_123_reg_24240[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .O(\x_assign_123_reg_24240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_172_reg_24282[2]_i_2 
       (.I0(DOADO[0]),
        .I1(DOADO[6]),
        .O(q2_reg_22));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[3]_i_1 
       (.I0(x_assign_123_reg_24240[1]),
        .I1(q2_reg_6),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_172_reg_24282_reg[3] ),
        .I4(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I5(\xor_ln124_92_reg_23695_reg[3] ),
        .O(\x_assign_123_reg_24240_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[4]_i_1 
       (.I0(\xor_ln124_172_reg_24282_reg[4] ),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .I4(x_assign_123_reg_24240[2]),
        .I5(q2_reg_13),
        .O(\x_assign_123_reg_24240_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[5]_i_1 
       (.I0(\xor_ln124_172_reg_24282_reg[5]_0 ),
        .I1(q2_reg_13),
        .I2(x_assign_123_reg_24240[3]),
        .I3(DOADO[4]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I5(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .O(\x_assign_123_reg_24240_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[6]_i_1 
       (.I0(\xor_ln124_172_reg_24282_reg[6] ),
        .I1(x_assign_123_reg_24240[4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I5(DOADO[4]),
        .O(\x_assign_123_reg_24240_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[7]_i_1 
       (.I0(\xor_ln124_172_reg_24282_reg[7] ),
        .I1(x_assign_123_reg_24240[5]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I5(DOADO[6]),
        .O(\x_assign_123_reg_24240_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[0]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [0]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [0]),
        .I2(or_ln134_67_fu_12782_p3[0]),
        .I3(x_assign_103_reg_24183[4]),
        .I4(\xor_ln124_173_reg_24288_reg[3]_0 [0]),
        .I5(\xor_ln124_173_reg_24288_reg[3]_1 [0]),
        .O(\xor_ln124_109_reg_23659_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[1]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [1]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [1]),
        .I2(or_ln134_67_fu_12782_p3[1]),
        .I3(x_assign_103_reg_24183[5]),
        .I4(\xor_ln124_173_reg_24288_reg[3]_0 [1]),
        .I5(\xor_ln124_173_reg_24288_reg[3]_1 [1]),
        .O(\xor_ln124_109_reg_23659_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[2]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [2]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [2]),
        .I2(or_ln134_67_fu_12782_p3[2]),
        .I3(or_ln134_68_fu_12788_p3[0]),
        .I4(\xor_ln124_173_reg_24288_reg[3]_0 [2]),
        .I5(\xor_ln124_173_reg_24288_reg[3]_1 [2]),
        .O(\xor_ln124_109_reg_23659_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[3]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [3]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [3]),
        .I2(or_ln134_67_fu_12782_p3[3]),
        .I3(or_ln134_68_fu_12788_p3[1]),
        .I4(\xor_ln124_173_reg_24288_reg[3]_0 [3]),
        .I5(\xor_ln124_173_reg_24288_reg[3]_1 [3]),
        .O(\xor_ln124_109_reg_23659_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[4]_i_2 
       (.I0(or_ln134_67_fu_12782_p3[4]),
        .I1(or_ln134_68_fu_12788_p3[2]),
        .I2(or_ln134_69_fu_12794_p3[2]),
        .I3(or_ln134_67_fu_12782_p3[6]),
        .I4(\xor_ln124_173_reg_24288_reg[7]_0 [4]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [4]),
        .O(\trunc_ln134_170_reg_24167_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[5]_i_2 
       (.I0(or_ln134_67_fu_12782_p3[5]),
        .I1(or_ln134_68_fu_12788_p3[3]),
        .I2(or_ln134_69_fu_12794_p3[3]),
        .I3(or_ln134_67_fu_12782_p3[7]),
        .I4(\xor_ln124_173_reg_24288_reg[7]_0 [5]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [5]),
        .O(\trunc_ln134_170_reg_24167_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[6]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [6]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [6]),
        .I2(or_ln134_67_fu_12782_p3[6]),
        .I3(or_ln134_68_fu_12788_p3[4]),
        .I4(or_ln134_69_fu_12794_p3[0]),
        .I5(or_ln134_67_fu_12782_p3[0]),
        .O(\xor_ln124_109_reg_23659_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[7]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 [7]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [7]),
        .I2(or_ln134_67_fu_12782_p3[7]),
        .I3(or_ln134_68_fu_12788_p3[5]),
        .I4(or_ln134_69_fu_12794_p3[1]),
        .I5(or_ln134_67_fu_12782_p3[1]),
        .O(\xor_ln124_109_reg_23659_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[2]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_187_reg_24656_reg[3] [0]),
        .O(q2_reg_3[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[3]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I1(q2_reg_7),
        .I2(DOADO[6]),
        .I3(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .I4(\xor_ln124_187_reg_24656_reg[3] [1]),
        .I5(q3_reg_0[3]),
        .O(q2_reg_3[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(DOADO[7]),
        .I2(q3_reg_0[7]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I5(\xor_ln124_188_reg_24662_reg[7] [0]),
        .O(q2_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I1(q3_reg_0[0]),
        .I2(DOADO[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_188_reg_24662_reg[7] [1]),
        .O(q2_reg_10[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_188_reg_24662[2]_i_1 
       (.I0(\xor_ln124_188_reg_24662_reg[7] [2]),
        .I1(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I3(DOADO[6]),
        .I4(DOADO[0]),
        .O(q2_reg_10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[3]_i_1 
       (.I0(\xor_ln124_188_reg_24662_reg[7] [3]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_92_reg_23695_reg[3] ),
        .I4(q3_reg_3),
        .I5(q2_reg_6),
        .O(q2_reg_10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[4]_i_1 
       (.I0(\xor_ln124_188_reg_24662_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q2_reg_10[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[5]_i_1 
       (.I0(\xor_ln124_188_reg_24662_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(q2_reg_13),
        .I3(DOADO[4]),
        .I4(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I5(q3_reg_0[4]),
        .O(q2_reg_10[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[6]_i_1 
       (.I0(\xor_ln124_188_reg_24662_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I2(DOADO[4]),
        .I3(q3_reg_0[5]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .O(q2_reg_10[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_24662[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[6]),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_188_reg_24662_reg[7] [7]),
        .O(q2_reg_10[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_24674[0]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_166_reg_24150_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_24674[1]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_166_reg_24150_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_190_reg_24674[2]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_166_reg_24150_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_190_reg_24674[3]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [3]),
        .I1(\xor_ln124_253_reg_25341_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_166_reg_24150_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_190_reg_24674[4]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [4]),
        .I1(\xor_ln124_253_reg_25341_reg[4] ),
        .I2(q3_reg_0[3]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_166_reg_24150_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_24674[5]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[5] ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_4),
        .O(\xor_ln124_166_reg_24150_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_24674[6]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_166_reg_24150_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_24674[7]_i_1 
       (.I0(\xor_ln124_190_reg_24674_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_166_reg_24150_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[0]_i_1 
       (.I0(x_assign_139_reg_24371[0]),
        .I1(x_assign_138_reg_24365[0]),
        .I2(or_ln134_91_fu_14456_p3[0]),
        .I3(x_assign_139_reg_24371[4]),
        .I4(q3_reg_i_127_0[0]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [0]),
        .O(\xor_ln124_155_reg_24300_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[3]_i_1 
       (.I0(x_assign_138_reg_24365[3]),
        .I1(x_assign_139_reg_24371[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(q3_reg_i_127_0[3]),
        .I4(or_ln134_92_fu_14462_p3[1]),
        .I5(or_ln134_91_fu_14456_p3[3]),
        .O(\xor_ln124_155_reg_24300_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[4]_i_1 
       (.I0(q3_reg_i_127_0[4]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [4]),
        .I2(x_assign_138_reg_24365[4]),
        .I3(or_ln134_92_fu_14462_p3[4]),
        .I4(or_ln134_92_fu_14462_p3[2]),
        .I5(or_ln134_91_fu_14456_p3[4]),
        .O(\xor_ln124_155_reg_24300_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_24444[5]_i_1 
       (.I0(q3_reg_i_127_0[5]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .I2(x_assign_138_reg_24365[5]),
        .I3(or_ln134_92_fu_14462_p3[5]),
        .I4(or_ln134_92_fu_14462_p3[3]),
        .I5(or_ln134_91_fu_14456_p3[5]),
        .O(\xor_ln124_155_reg_24300_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[0]_i_1 
       (.I0(\xor_ln124_197_reg_24454_reg[7] [0]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [0]),
        .I2(or_ln134_91_fu_14456_p3[0]),
        .I3(x_assign_139_reg_24371[4]),
        .I4(\xor_ln124_197_reg_24454_reg[3] [0]),
        .I5(\xor_ln124_197_reg_24454_reg[3]_0 [0]),
        .O(\xor_ln124_157_reg_24312_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[1]_i_1 
       (.I0(\xor_ln124_197_reg_24454_reg[7] [1]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [1]),
        .I2(or_ln134_91_fu_14456_p3[1]),
        .I3(x_assign_139_reg_24371[5]),
        .I4(\xor_ln124_197_reg_24454_reg[3] [1]),
        .I5(\xor_ln124_197_reg_24454_reg[3]_0 [1]),
        .O(\xor_ln124_157_reg_24312_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[2]_i_1 
       (.I0(or_ln134_91_fu_14456_p3[2]),
        .I1(or_ln134_92_fu_14462_p3[0]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [2]),
        .I3(\xor_ln124_197_reg_24454_reg[7] [2]),
        .I4(\xor_ln124_197_reg_24454_reg[3] [2]),
        .I5(\xor_ln124_197_reg_24454_reg[3]_0 [2]),
        .O(\xor_ln124_157_reg_24312_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[3]_i_1 
       (.I0(or_ln134_91_fu_14456_p3[3]),
        .I1(or_ln134_92_fu_14462_p3[1]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [3]),
        .I3(\xor_ln124_197_reg_24454_reg[7] [3]),
        .I4(\xor_ln124_197_reg_24454_reg[3] [3]),
        .I5(\xor_ln124_197_reg_24454_reg[3]_0 [3]),
        .O(\xor_ln124_157_reg_24312_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[4]_i_1 
       (.I0(or_ln134_92_fu_14462_p3[2]),
        .I1(or_ln134_91_fu_14456_p3[4]),
        .I2(or_ln134_93_fu_14468_p3[2]),
        .I3(or_ln134_91_fu_14456_p3[6]),
        .I4(\xor_ln124_197_reg_24454_reg[7] [4]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [4]),
        .O(\xor_ln124_157_reg_24312_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[5]_i_1 
       (.I0(or_ln134_92_fu_14462_p3[3]),
        .I1(or_ln134_91_fu_14456_p3[5]),
        .I2(or_ln134_93_fu_14468_p3[3]),
        .I3(or_ln134_91_fu_14456_p3[7]),
        .I4(\xor_ln124_197_reg_24454_reg[7] [5]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [5]),
        .O(\xor_ln124_157_reg_24312_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[6]_i_1 
       (.I0(\xor_ln124_197_reg_24454_reg[7] [6]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [6]),
        .I2(or_ln134_91_fu_14456_p3[6]),
        .I3(or_ln134_92_fu_14462_p3[4]),
        .I4(or_ln134_93_fu_14468_p3[0]),
        .I5(or_ln134_91_fu_14456_p3[0]),
        .O(\xor_ln124_157_reg_24312_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_24454[7]_i_1 
       (.I0(\xor_ln124_197_reg_24454_reg[7] [7]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [7]),
        .I2(or_ln134_91_fu_14456_p3[7]),
        .I3(or_ln134_92_fu_14462_p3[5]),
        .I4(or_ln134_93_fu_14468_p3[1]),
        .I5(or_ln134_91_fu_14456_p3[1]),
        .O(\xor_ln124_157_reg_24312_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[0]_i_1 
       (.I0(\x_assign_127_reg_24506_reg[0] ),
        .I1(q3_reg_i_134_0[0]),
        .I2(or_ln134_95_fu_15466_p3[1]),
        .I3(x_assign_147_reg_24570[0]),
        .I4(or_ln134_95_fu_15466_p3[0]),
        .I5(x_assign_146_reg_24554),
        .O(\reg_1858_reg[5] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[0]_i_2 
       (.I0(x_assign_127_reg_24506[0]),
        .I1(x_assign_126_reg_24500[0]),
        .I2(x_assign_126_reg_24500[6]),
        .I3(or_ln134_85_fu_15302_p3[0]),
        .I4(\xor_ln124_204_reg_24621_reg[7]_0 [0]),
        .I5(\xor_ln124_76_reg_23318_reg[7]_1 [0]),
        .O(\x_assign_127_reg_24506_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[1]_i_2 
       (.I0(x_assign_127_reg_24506[1]),
        .I1(x_assign_126_reg_24500[1]),
        .I2(x_assign_126_reg_24500[7]),
        .I3(or_ln134_85_fu_15302_p3[1]),
        .I4(\xor_ln124_204_reg_24621_reg[7]_0 [1]),
        .I5(\xor_ln124_76_reg_23318_reg[7]_1 [1]),
        .O(\x_assign_127_reg_24506_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_24621[2]_i_2 
       (.I0(x_assign_126_reg_24500[2]),
        .I1(x_assign_127_reg_24506[2]),
        .I2(\xor_ln124_76_reg_23318_reg[7]_1 [2]),
        .I3(\xor_ln124_204_reg_24621_reg[7]_0 [2]),
        .I4(\xor_ln124_204_reg_24621_reg[5]_0 [0]),
        .I5(or_ln134_85_fu_15302_p3[2]),
        .O(\x_assign_126_reg_24500_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[3]_i_1 
       (.I0(\x_assign_126_reg_24500_reg[3] ),
        .I1(q3_reg_i_134_0[3]),
        .I2(\xor_ln124_204_reg_24621_reg[3]_0 [2]),
        .I3(x_assign_147_reg_24570[3]),
        .I4(or_ln134_96_fu_15472_p3[2]),
        .I5(or_ln134_95_fu_15466_p3[3]),
        .O(\reg_1858_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[3]_i_2 
       (.I0(x_assign_126_reg_24500[3]),
        .I1(x_assign_127_reg_24506[3]),
        .I2(\xor_ln124_76_reg_23318_reg[7]_1 [3]),
        .I3(\xor_ln124_204_reg_24621_reg[7]_0 [3]),
        .I4(\xor_ln124_204_reg_24621_reg[5]_0 [1]),
        .I5(or_ln134_85_fu_15302_p3[3]),
        .O(\x_assign_126_reg_24500_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[4]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[7]_0 [4]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [4]),
        .I2(x_assign_126_reg_24500[4]),
        .I3(or_ln134_84_fu_15296_p3[0]),
        .I4(\xor_ln124_204_reg_24621_reg[5]_0 [2]),
        .I5(or_ln134_85_fu_15302_p3[4]),
        .O(\xor_ln124_140_reg_23990_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[5]_i_1 
       (.I0(\xor_ln124_140_reg_23990_reg[5] ),
        .I1(q3_reg_i_134_0[5]),
        .I2(or_ln134_95_fu_15466_p3[6]),
        .I3(x_assign_147_reg_24570[5]),
        .I4(or_ln134_95_fu_15466_p3[5]),
        .I5(or_ln134_96_fu_15472_p3[4]),
        .O(\reg_1858_reg[5] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[5]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[7]_0 [5]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [5]),
        .I2(x_assign_126_reg_24500[5]),
        .I3(or_ln134_84_fu_15296_p3[1]),
        .I4(\xor_ln124_204_reg_24621_reg[5]_0 [3]),
        .I5(or_ln134_85_fu_15302_p3[5]),
        .O(\xor_ln124_140_reg_23990_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[6]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[7]_0 [6]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [6]),
        .I2(x_assign_126_reg_24500[6]),
        .I3(x_assign_127_reg_24506[4]),
        .I4(x_assign_126_reg_24500[4]),
        .I5(or_ln134_85_fu_15302_p3[6]),
        .O(\xor_ln124_140_reg_23990_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_204_reg_24621[7]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[7]_0 [7]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [7]),
        .I2(x_assign_126_reg_24500[7]),
        .I3(x_assign_127_reg_24506[5]),
        .I4(x_assign_126_reg_24500[5]),
        .I5(or_ln134_85_fu_15302_p3[7]),
        .O(\xor_ln124_140_reg_23990_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[0]_i_2 
       (.I0(\xor_ln124_206_reg_24631_reg[7]_0 [0]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [0]),
        .I2(\xor_ln124_206_reg_24631_reg[3]_0 [0]),
        .I3(\xor_ln124_206_reg_24631_reg[3]_1 [0]),
        .I4(x_assign_126_reg_24500[6]),
        .I5(or_ln134_85_fu_15302_p3[0]),
        .O(\xor_ln124_142_reg_24000_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[1]_i_1 
       (.I0(\xor_ln124_142_reg_24000_reg[1] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .I2(x_assign_144_reg_24532[0]),
        .I3(x_assign_147_reg_24570[0]),
        .I4(x_assign_147_reg_24570[1]),
        .I5(\xor_ln124_204_reg_24621_reg[3]_0 [0]),
        .O(\reg_1882_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[1]_i_2 
       (.I0(\xor_ln124_206_reg_24631_reg[7]_0 [1]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [1]),
        .I2(\xor_ln124_206_reg_24631_reg[3]_0 [1]),
        .I3(\xor_ln124_206_reg_24631_reg[3]_1 [1]),
        .I4(x_assign_126_reg_24500[7]),
        .I5(or_ln134_85_fu_15302_p3[1]),
        .O(\xor_ln124_142_reg_24000_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[2]_i_2 
       (.I0(or_ln134_85_fu_15302_p3[2]),
        .I1(\xor_ln124_204_reg_24621_reg[5]_0 [0]),
        .I2(\xor_ln124_206_reg_24631_reg[3]_0 [2]),
        .I3(\xor_ln124_206_reg_24631_reg[3]_1 [2]),
        .I4(\xor_ln124_78_reg_23328_reg[7] [2]),
        .I5(\xor_ln124_206_reg_24631_reg[7]_0 [2]),
        .O(\trunc_ln134_217_reg_24434_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[3]_i_2 
       (.I0(or_ln134_85_fu_15302_p3[3]),
        .I1(\xor_ln124_204_reg_24621_reg[5]_0 [1]),
        .I2(\xor_ln124_206_reg_24631_reg[3]_0 [3]),
        .I3(\xor_ln124_206_reg_24631_reg[3]_1 [3]),
        .I4(\xor_ln124_78_reg_23328_reg[7] [3]),
        .I5(\xor_ln124_206_reg_24631_reg[7]_0 [3]),
        .O(\trunc_ln134_217_reg_24434_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[4]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[5]_0 [2]),
        .I1(or_ln134_85_fu_15302_p3[4]),
        .I2(or_ln134_85_fu_15302_p3[6]),
        .I3(or_ln134_83_fu_15290_p3[2]),
        .I4(\xor_ln124_206_reg_24631_reg[7]_0 [4]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [4]),
        .O(\trunc_ln134_219_reg_24522_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_206_reg_24631[5]_i_2 
       (.I0(\xor_ln124_204_reg_24621_reg[5]_0 [3]),
        .I1(or_ln134_85_fu_15302_p3[5]),
        .I2(or_ln134_85_fu_15302_p3[7]),
        .I3(or_ln134_83_fu_15290_p3[3]),
        .I4(\xor_ln124_206_reg_24631_reg[7]_0 [5]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [5]),
        .O(\trunc_ln134_219_reg_24522_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[6]_i_2 
       (.I0(\xor_ln124_206_reg_24631_reg[7]_0 [6]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [6]),
        .I2(or_ln134_85_fu_15302_p3[0]),
        .I3(or_ln134_83_fu_15290_p3[0]),
        .I4(x_assign_126_reg_24500[4]),
        .I5(or_ln134_85_fu_15302_p3[6]),
        .O(\xor_ln124_142_reg_24000_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[7]_i_1 
       (.I0(\xor_ln124_142_reg_24000_reg[7] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(or_ln134_95_fu_15466_p3[0]),
        .I3(x_assign_147_reg_24570[7]),
        .I4(x_assign_147_reg_24570[6]),
        .I5(x_assign_144_reg_24532[3]),
        .O(\reg_1882_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_24631[7]_i_2 
       (.I0(\xor_ln124_206_reg_24631_reg[7]_0 [7]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [7]),
        .I2(or_ln134_85_fu_15302_p3[1]),
        .I3(or_ln134_83_fu_15290_p3[1]),
        .I4(x_assign_126_reg_24500[5]),
        .I5(or_ln134_85_fu_15302_p3[7]),
        .O(\xor_ln124_142_reg_24000_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(DOADO[7]),
        .I2(q3_reg_0[7]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I5(\xor_ln124_220_reg_24998_reg[7] [0]),
        .O(q2_reg_12[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I1(q3_reg_0[0]),
        .I2(DOADO[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_220_reg_24998_reg[7] [1]),
        .O(q2_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_220_reg_24998[2]_i_1 
       (.I0(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I1(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I2(DOADO[6]),
        .I3(DOADO[0]),
        .I4(\xor_ln124_220_reg_24998_reg[7] [2]),
        .O(q2_reg_12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[3]_i_1 
       (.I0(q2_reg_6),
        .I1(q3_reg_3),
        .I2(\xor_ln124_92_reg_23695_reg[3] ),
        .I3(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I4(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I5(\xor_ln124_220_reg_24998_reg[7] [3]),
        .O(q2_reg_12[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[4]_i_1 
       (.I0(\xor_ln124_220_reg_24998_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q2_reg_12[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[5]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I4(q2_reg_13),
        .I5(\xor_ln124_220_reg_24998_reg[7] [5]),
        .O(q2_reg_12[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[6]_i_1 
       (.I0(\xor_ln124_220_reg_24998_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I2(DOADO[4]),
        .I3(q3_reg_0[5]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .O(q2_reg_12[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_24998[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[6]),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_220_reg_24998_reg[7] [7]),
        .O(q2_reg_12[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_25010[0]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_198_reg_24459_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_25010[1]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_198_reg_24459_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_222_reg_25010[2]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_198_reg_24459_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_222_reg_25010[3]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [3]),
        .I1(\xor_ln124_253_reg_25341_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_198_reg_24459_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_222_reg_25010[4]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [4]),
        .I1(\xor_ln124_253_reg_25341_reg[4] ),
        .I2(q3_reg_0[3]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_198_reg_24459_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_25010[5]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[5] ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_4),
        .O(\xor_ln124_198_reg_24459_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_25010[6]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_198_reg_24459_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_25010[7]_i_1 
       (.I0(\xor_ln124_222_reg_25010_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_198_reg_24459_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[2]_i_1 
       (.I0(or_ln134_107_fu_16610_p3[2]),
        .I1(or_ln134_108_fu_16616_p3[0]),
        .I2(q3_reg_i_134_0[2]),
        .I3(q3_reg_i_134_1[2]),
        .I4(x_assign_163_reg_24702[2]),
        .I5(x_assign_162_reg_24696[2]),
        .O(\xor_ln124_187_reg_24656_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[5]_i_1 
       (.I0(q3_reg_i_134_1[5]),
        .I1(q3_reg_i_134_0[5]),
        .I2(x_assign_162_reg_24696[5]),
        .I3(or_ln134_108_fu_16616_p3[5]),
        .I4(or_ln134_108_fu_16616_p3[3]),
        .I5(or_ln134_107_fu_16610_p3[5]),
        .O(\xor_ln124_187_reg_24656_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_24764[6]_i_1 
       (.I0(q3_reg_i_134_1[6]),
        .I1(q3_reg_i_134_0[6]),
        .I2(x_assign_162_reg_24696[6]),
        .I3(x_assign_163_reg_24702[4]),
        .I4(or_ln134_107_fu_16610_p3[6]),
        .I5(or_ln134_108_fu_16616_p3[4]),
        .O(\xor_ln124_187_reg_24656_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[0]_i_1 
       (.I0(\xor_ln124_229_reg_24774_reg[7] [0]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [0]),
        .I2(or_ln134_107_fu_16610_p3[0]),
        .I3(x_assign_163_reg_24702[4]),
        .I4(q4_reg_i_109[0]),
        .I5(q4_reg_i_109_0[0]),
        .O(\xor_ln124_189_reg_24668_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[1]_i_1 
       (.I0(\xor_ln124_229_reg_24774_reg[7] [1]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .I2(or_ln134_107_fu_16610_p3[1]),
        .I3(x_assign_163_reg_24702[5]),
        .I4(q4_reg_i_109[1]),
        .I5(q4_reg_i_109_0[1]),
        .O(\xor_ln124_189_reg_24668_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[2]_i_1 
       (.I0(or_ln134_107_fu_16610_p3[2]),
        .I1(or_ln134_108_fu_16616_p3[0]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I3(\xor_ln124_229_reg_24774_reg[7] [2]),
        .I4(q4_reg_i_109[2]),
        .I5(q4_reg_i_109_0[2]),
        .O(\xor_ln124_189_reg_24668_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[4]_i_1 
       (.I0(or_ln134_108_fu_16616_p3[2]),
        .I1(or_ln134_107_fu_16610_p3[4]),
        .I2(or_ln134_109_fu_16622_p3[2]),
        .I3(or_ln134_107_fu_16610_p3[6]),
        .I4(\xor_ln124_229_reg_24774_reg[7] [4]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .O(\xor_ln124_189_reg_24668_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[6]_i_1 
       (.I0(\xor_ln124_229_reg_24774_reg[7] [6]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(or_ln134_107_fu_16610_p3[6]),
        .I3(or_ln134_108_fu_16616_p3[4]),
        .I4(or_ln134_109_fu_16622_p3[0]),
        .I5(or_ln134_107_fu_16610_p3[0]),
        .O(\xor_ln124_189_reg_24668_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_24774[7]_i_1 
       (.I0(\xor_ln124_229_reg_24774_reg[7] [7]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(or_ln134_107_fu_16610_p3[7]),
        .I3(or_ln134_108_fu_16616_p3[5]),
        .I4(or_ln134_109_fu_16622_p3[1]),
        .I5(or_ln134_107_fu_16610_p3[1]),
        .O(\xor_ln124_189_reg_24668_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[1]_i_2 
       (.I0(x_assign_150_reg_24820[0]),
        .I1(x_assign_151_reg_24826[0]),
        .I2(or_ln134_99_fu_17562_p3[1]),
        .I3(x_assign_151_reg_24826[4]),
        .I4(\xor_ln124_235_reg_24952_reg[7] [0]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .O(\x_assign_150_reg_24820_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[2]_i_2 
       (.I0(\xor_ln124_235_reg_24952_reg[7] [1]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I2(x_assign_150_reg_24820[1]),
        .I3(x_assign_151_reg_24826[1]),
        .I4(or_ln134_99_fu_17562_p3[2]),
        .I5(or_ln134_100_fu_17568_p3[0]),
        .O(\xor_ln124_171_reg_24276_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[3]_i_2 
       (.I0(x_assign_151_reg_24826[2]),
        .I1(x_assign_150_reg_24820[2]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I3(\xor_ln124_235_reg_24952_reg[7] [2]),
        .I4(or_ln134_99_fu_17562_p3[3]),
        .I5(or_ln134_100_fu_17568_p3[1]),
        .O(\x_assign_151_reg_24826_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_24952[4]_i_2 
       (.I0(\xor_ln124_235_reg_24952_reg[7] [3]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .I2(x_assign_150_reg_24820[3]),
        .I3(or_ln134_100_fu_17568_p3[4]),
        .I4(or_ln134_99_fu_17562_p3[4]),
        .I5(or_ln134_100_fu_17568_p3[2]),
        .O(\xor_ln124_171_reg_24276_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[5]_i_2 
       (.I0(\xor_ln124_235_reg_24952_reg[7] [4]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .I2(x_assign_150_reg_24820[4]),
        .I3(or_ln134_100_fu_17568_p3[5]),
        .I4(or_ln134_99_fu_17562_p3[5]),
        .I5(or_ln134_100_fu_17568_p3[3]),
        .O(\xor_ln124_171_reg_24276_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_24952[6]_i_2 
       (.I0(\xor_ln124_235_reg_24952_reg[7] [5]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [6]),
        .I2(x_assign_150_reg_24820[5]),
        .I3(x_assign_151_reg_24826[3]),
        .I4(or_ln134_99_fu_17562_p3[6]),
        .I5(or_ln134_100_fu_17568_p3[4]),
        .O(\xor_ln124_171_reg_24276_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[7]_i_2 
       (.I0(\xor_ln124_235_reg_24952_reg[7] [6]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(x_assign_150_reg_24820[6]),
        .I3(x_assign_151_reg_24826[4]),
        .I4(or_ln134_99_fu_17562_p3[7]),
        .I5(or_ln134_100_fu_17568_p3[5]),
        .O(\xor_ln124_171_reg_24276_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[1]_i_1 
       (.I0(\xor_ln124_236_reg_24957_reg[1] ),
        .I1(\xor_ln124_236_reg_24957_reg[3]_0 [0]),
        .I2(x_assign_171_reg_24906[1]),
        .I3(or_ln134_112_fu_17744_p3[0]),
        .I4(or_ln134_111_fu_17738_p3[1]),
        .I5(\xor_ln124_236_reg_24957_reg[7] [1]),
        .O(\reg_1895_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[2]_i_2 
       (.I0(x_assign_151_reg_24826[1]),
        .I1(x_assign_150_reg_24820[1]),
        .I2(\xor_ln124_78_reg_23328_reg[7] [2]),
        .I3(q3_reg_i_23_1[2]),
        .I4(\xor_ln124_236_reg_24957_reg[5] [0]),
        .I5(or_ln134_101_fu_17574_p3[2]),
        .O(\x_assign_151_reg_24826_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[3]_i_1 
       (.I0(\xor_ln124_236_reg_24957_reg[3] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [3]),
        .I2(\xor_ln124_236_reg_24957_reg[3]_0 [2]),
        .I3(x_assign_171_reg_24906[3]),
        .I4(or_ln134_112_fu_17744_p3[2]),
        .I5(or_ln134_111_fu_17738_p3[3]),
        .O(\reg_1895_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[5]_i_2 
       (.I0(q3_reg_i_23_1[5]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [5]),
        .I2(x_assign_150_reg_24820[4]),
        .I3(or_ln134_100_fu_17568_p3[5]),
        .I4(\xor_ln124_236_reg_24957_reg[5] [1]),
        .I5(or_ln134_101_fu_17574_p3[3]),
        .O(\xor_ln124_172_reg_24282_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[7]_i_1 
       (.I0(\xor_ln124_236_reg_24957_reg[7]_0 ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [7]),
        .I2(or_ln134_111_fu_17738_p3[0]),
        .I3(x_assign_171_reg_24906[7]),
        .I4(or_ln134_111_fu_17738_p3[7]),
        .I5(or_ln134_112_fu_17744_p3[6]),
        .O(\reg_1895_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[0]_i_2 
       (.I0(\xor_ln124_237_reg_24962_reg[7]_0 [0]),
        .I1(\xor_ln124_260_reg_25110_reg[7] [0]),
        .I2(or_ln134_99_fu_17562_p3[0]),
        .I3(x_assign_151_reg_24826[3]),
        .I4(\xor_ln124_237_reg_24962_reg[3] [0]),
        .I5(\xor_ln124_237_reg_24962_reg[3]_0 [0]),
        .O(\xor_ln124_173_reg_24288_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[1]_i_2 
       (.I0(\xor_ln124_237_reg_24962_reg[7]_0 [1]),
        .I1(\xor_ln124_260_reg_25110_reg[7] [1]),
        .I2(or_ln134_99_fu_17562_p3[1]),
        .I3(x_assign_151_reg_24826[4]),
        .I4(\xor_ln124_237_reg_24962_reg[3] [1]),
        .I5(\xor_ln124_237_reg_24962_reg[3]_0 [1]),
        .O(\xor_ln124_173_reg_24288_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[2]_i_2 
       (.I0(or_ln134_100_fu_17568_p3[0]),
        .I1(or_ln134_99_fu_17562_p3[2]),
        .I2(\xor_ln124_260_reg_25110_reg[7] [2]),
        .I3(\xor_ln124_237_reg_24962_reg[7]_0 [2]),
        .I4(\xor_ln124_237_reg_24962_reg[3] [2]),
        .I5(\xor_ln124_237_reg_24962_reg[3]_0 [2]),
        .O(\trunc_ln134_254_reg_24832_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[3]_i_2 
       (.I0(\xor_ln124_237_reg_24962_reg[7]_0 [3]),
        .I1(\xor_ln124_260_reg_25110_reg[7] [3]),
        .I2(or_ln134_99_fu_17562_p3[3]),
        .I3(or_ln134_100_fu_17568_p3[1]),
        .I4(\xor_ln124_237_reg_24962_reg[3] [3]),
        .I5(\xor_ln124_237_reg_24962_reg[3]_0 [3]),
        .O(\xor_ln124_173_reg_24288_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[4]_i_2 
       (.I0(or_ln134_99_fu_17562_p3[4]),
        .I1(or_ln134_100_fu_17568_p3[2]),
        .I2(or_ln134_101_fu_17574_p3[4]),
        .I3(or_ln134_99_fu_17562_p3[6]),
        .I4(\xor_ln124_237_reg_24962_reg[7]_0 [4]),
        .I5(\xor_ln124_260_reg_25110_reg[7] [4]),
        .O(\trunc_ln134_250_reg_24810_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[5]_i_2 
       (.I0(or_ln134_99_fu_17562_p3[5]),
        .I1(or_ln134_100_fu_17568_p3[3]),
        .I2(or_ln134_101_fu_17574_p3[5]),
        .I3(or_ln134_99_fu_17562_p3[7]),
        .I4(\xor_ln124_237_reg_24962_reg[7]_0 [5]),
        .I5(\xor_ln124_260_reg_25110_reg[7] [5]),
        .O(\trunc_ln134_250_reg_24810_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[6]_i_2 
       (.I0(\xor_ln124_237_reg_24962_reg[7]_0 [6]),
        .I1(\xor_ln124_260_reg_25110_reg[7] [6]),
        .I2(or_ln134_99_fu_17562_p3[6]),
        .I3(or_ln134_100_fu_17568_p3[4]),
        .I4(or_ln134_101_fu_17574_p3[0]),
        .I5(or_ln134_99_fu_17562_p3[0]),
        .O(\xor_ln124_173_reg_24288_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[7]_i_2 
       (.I0(\xor_ln124_237_reg_24962_reg[7]_0 [7]),
        .I1(\xor_ln124_260_reg_25110_reg[7] [7]),
        .I2(or_ln134_99_fu_17562_p3[7]),
        .I3(or_ln134_100_fu_17568_p3[5]),
        .I4(or_ln134_101_fu_17574_p3[1]),
        .I5(or_ln134_99_fu_17562_p3[1]),
        .O(\xor_ln124_173_reg_24288_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[2]_i_2 
       (.I0(or_ln134_101_fu_17574_p3[2]),
        .I1(\xor_ln124_236_reg_24957_reg[5] [0]),
        .I2(\xor_ln124_237_reg_24962_reg[3] [2]),
        .I3(\xor_ln124_237_reg_24962_reg[3]_0 [2]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [2]),
        .I5(q2_reg_i_24_1[2]),
        .O(\trunc_ln134_257_reg_24848_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[4]_i_1 
       (.I0(\xor_ln124_238_reg_24967_reg[4] ),
        .I1(\xor_ln124_238_reg_24967_reg[4]_0 [2]),
        .I2(\xor_ln124_238_reg_24967_reg[4]_1 [2]),
        .I3(or_ln134_111_fu_17738_p3[5]),
        .I4(x_assign_171_reg_24906[4]),
        .I5(\xor_ln124_238_reg_24967_reg[7] [4]),
        .O(\reg_1904_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[7]_i_1 
       (.I0(\xor_ln124_238_reg_24967_reg[7]_0 ),
        .I1(\xor_ln124_238_reg_24967_reg[7] [7]),
        .I2(or_ln134_111_fu_17738_p3[0]),
        .I3(x_assign_171_reg_24906[7]),
        .I4(x_assign_171_reg_24906[6]),
        .I5(x_assign_168_reg_24868[3]),
        .O(\reg_1904_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[2]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_250_reg_25323_reg[3] [0]),
        .O(q2_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[3]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I1(q2_reg_7),
        .I2(DOADO[6]),
        .I3(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .I4(\xor_ln124_250_reg_25323_reg[3] [1]),
        .I5(q3_reg_0[3]),
        .O(q2_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[4]_i_2 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [3]),
        .I4(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I5(q3_reg_0[4]),
        .O(q2_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(DOADO[7]),
        .I2(q3_reg_0[7]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I5(\xor_ln124_251_reg_25329_reg[7] [0]),
        .O(q2_reg_9[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I1(q3_reg_0[0]),
        .I2(DOADO[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_251_reg_25329_reg[7] [1]),
        .O(q2_reg_9[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_251_reg_25329[2]_i_1 
       (.I0(\xor_ln124_251_reg_25329_reg[7] [2]),
        .I1(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I3(DOADO[6]),
        .I4(DOADO[0]),
        .O(q2_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[3]_i_1 
       (.I0(\xor_ln124_251_reg_25329_reg[7] [3]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_92_reg_23695_reg[3] ),
        .I4(q3_reg_3),
        .I5(q2_reg_6),
        .O(q2_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[4]_i_1 
       (.I0(\xor_ln124_251_reg_25329_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q2_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[5]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I4(q2_reg_13),
        .I5(\xor_ln124_251_reg_25329_reg[7] [5]),
        .O(q2_reg_9[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[6]_i_1 
       (.I0(\xor_ln124_251_reg_25329_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I2(DOADO[4]),
        .I3(q3_reg_0[5]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .O(q2_reg_9[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_25329[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[6]),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_251_reg_25329_reg[7] [7]),
        .O(q2_reg_9[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_252_reg_25335[4]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_16));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_25341[0]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_230_reg_24779_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_25341[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I2(DOADO[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[0]),
        .I5(\xor_ln124_253_reg_25341_reg[7] [1]),
        .O(\xor_ln124_230_reg_24779_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_253_reg_25341[2]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_230_reg_24779_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_253_reg_25341[3]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[3] ),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[2]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_253_reg_25341_reg[7] [3]),
        .O(\xor_ln124_230_reg_24779_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_253_reg_25341[4]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[4] ),
        .I1(q3_reg_0[3]),
        .I2(q3_reg_0[2]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_253_reg_25341_reg[7] [4]),
        .O(\xor_ln124_230_reg_24779_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_25341[5]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[4]),
        .I2(\xor_ln124_46_reg_22986_reg[5] ),
        .I3(q3_reg_0[4]),
        .I4(q3_reg_4),
        .I5(\xor_ln124_253_reg_25341_reg[7] [5]),
        .O(\xor_ln124_230_reg_24779_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_25341[6]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_230_reg_24779_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_25341[7]_i_1 
       (.I0(\xor_ln124_253_reg_25341_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_230_reg_24779_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[1]_i_1 
       (.I0(x_assign_187_reg_25038[1]),
        .I1(x_assign_186_reg_25032[1]),
        .I2(x_assign_184_reg_25016[4]),
        .I3(x_assign_187_reg_25038[5]),
        .I4(\xor_ln124_258_reg_25100_reg[7] [1]),
        .I5(\xor_ln124_133_reg_23807_reg[7]_0 [1]),
        .O(\x_116_reg_24992_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[2]_i_1 
       (.I0(x_assign_186_reg_25032[2]),
        .I1(x_assign_187_reg_25038[2]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [2]),
        .I3(\xor_ln124_258_reg_25100_reg[7] [2]),
        .I4(or_ln134_124_fu_18882_p3[0]),
        .I5(or_ln134_123_fu_18876_p3[1]),
        .O(\x_116_reg_24992_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[3]_i_1 
       (.I0(x_assign_186_reg_25032[3]),
        .I1(x_assign_187_reg_25038[3]),
        .I2(\xor_ln124_133_reg_23807_reg[7]_0 [3]),
        .I3(\xor_ln124_258_reg_25100_reg[7] [3]),
        .I4(or_ln134_124_fu_18882_p3[1]),
        .I5(or_ln134_123_fu_18876_p3[2]),
        .O(\x_116_reg_24992_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[4]_i_1 
       (.I0(\xor_ln124_258_reg_25100_reg[7] [4]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [4]),
        .I2(x_assign_186_reg_25032[4]),
        .I3(or_ln134_124_fu_18882_p3[4]),
        .I4(or_ln134_124_fu_18882_p3[2]),
        .I5(or_ln134_123_fu_18876_p3[3]),
        .O(\x_116_reg_24992_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[5]_i_1 
       (.I0(\xor_ln124_258_reg_25100_reg[7] [5]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .I2(or_ln134_126_fu_18894_p3),
        .I3(or_ln134_124_fu_18882_p3[5]),
        .I4(or_ln134_124_fu_18882_p3[3]),
        .I5(or_ln134_123_fu_18876_p3[4]),
        .O(\x_116_reg_24992_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_258_reg_25100[7]_i_1 
       (.I0(\xor_ln124_258_reg_25100_reg[7] [7]),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(x_assign_186_reg_25032[6]),
        .I3(x_assign_187_reg_25038[5]),
        .I4(or_ln134_123_fu_18876_p3[6]),
        .I5(or_ln134_124_fu_18882_p3[5]),
        .O(\x_116_reg_24992_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[0]_i_1 
       (.I0(\xor_ln124_260_reg_25110_reg[7] [0]),
        .I1(\xor_ln124_260_reg_25110_reg[7]_0 [0]),
        .I2(or_ln134_123_fu_18876_p3[0]),
        .I3(x_assign_187_reg_25038[4]),
        .I4(x_assign_189_reg_25054[0]),
        .I5(x_assign_184_reg_25016[0]),
        .O(\reg_1889_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[2]_i_1 
       (.I0(x_assign_184_reg_25016[2]),
        .I1(x_assign_189_reg_25054[2]),
        .I2(\xor_ln124_260_reg_25110_reg[7]_0 [2]),
        .I3(\xor_ln124_260_reg_25110_reg[7] [2]),
        .I4(or_ln134_124_fu_18882_p3[0]),
        .I5(or_ln134_123_fu_18876_p3[1]),
        .O(\reg_1889_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[3]_i_1 
       (.I0(x_assign_184_reg_25016[3]),
        .I1(x_assign_189_reg_25054[3]),
        .I2(\xor_ln124_260_reg_25110_reg[7]_0 [3]),
        .I3(\xor_ln124_260_reg_25110_reg[7] [3]),
        .I4(or_ln134_124_fu_18882_p3[1]),
        .I5(or_ln134_123_fu_18876_p3[2]),
        .O(\reg_1889_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[4]_i_1 
       (.I0(or_ln134_124_fu_18882_p3[2]),
        .I1(or_ln134_123_fu_18876_p3[3]),
        .I2(or_ln134_125_fu_18888_p3[1]),
        .I3(or_ln134_123_fu_18876_p3[5]),
        .I4(\xor_ln124_260_reg_25110_reg[7] [4]),
        .I5(\xor_ln124_260_reg_25110_reg[7]_0 [4]),
        .O(\reg_1889_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_25110[7]_i_1 
       (.I0(\xor_ln124_260_reg_25110_reg[7] [7]),
        .I1(\xor_ln124_260_reg_25110_reg[7]_0 [7]),
        .I2(or_ln134_123_fu_18876_p3[6]),
        .I3(or_ln134_124_fu_18882_p3[5]),
        .I4(x_assign_189_reg_25054[4]),
        .I5(x_assign_184_reg_25016[4]),
        .O(\reg_1889_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_25288[2]_i_2 
       (.I0(x_assign_174_reg_25156[2]),
        .I1(x_assign_175_reg_25162[2]),
        .I2(\xor_ln124_78_reg_23328_reg[7] [2]),
        .I3(q1_reg_1[2]),
        .I4(or_ln134_117_fu_19840_p3[0]),
        .I5(q2_reg_60[0]),
        .O(\x_assign_174_reg_25156_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_267_reg_25288[3]_i_1 
       (.I0(\xor_ln124_204_reg_24621_reg[3] ),
        .I1(\xor_ln124_260_reg_25110_reg[7] [3]),
        .I2(\xor_ln124_267_reg_25288_reg[3] [2]),
        .I3(x_assign_195_reg_25242[2]),
        .I4(or_ln134_127_fu_20004_p3[3]),
        .I5(or_ln134_128_fu_20010_p3[2]),
        .O(\reg_1889_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_25298[0]_i_2 
       (.I0(x_assign_174_reg_25156[6]),
        .I1(x_assign_177_reg_25178[4]),
        .I2(x_assign_177_reg_25178[0]),
        .I3(q2_reg_61[0]),
        .I4(\xor_ln124_110_reg_23664_reg[7]_0 [0]),
        .I5(\xor_ln124_269_reg_25298_reg[7] [0]),
        .O(\x_assign_174_reg_25156_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_25298[1]_i_1 
       (.I0(\x_assign_174_reg_25156_reg[7] ),
        .I1(\xor_ln124_267_reg_25288_reg[3] [0]),
        .I2(x_assign_195_reg_25242[0]),
        .I3(or_ln134_129_fu_20016_p3[0]),
        .I4(x_assign_192_reg_25204[0]),
        .I5(\xor_ln124_236_reg_24957_reg[7] [1]),
        .O(\reg_1895_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_25298[2]_i_1 
       (.I0(\trunc_ln134_299_reg_25194_reg[1] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [2]),
        .I2(\xor_ln124_267_reg_25288_reg[3] [1]),
        .I3(x_assign_195_reg_25242[1]),
        .I4(q2_reg_i_163_0[0]),
        .I5(or_ln134_129_fu_20016_p3[1]),
        .O(\reg_1895_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_269_reg_25298[6]_i_1 
       (.I0(\xor_ln124_206_reg_24631_reg[6] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [6]),
        .I2(or_ln134_129_fu_20016_p3[5]),
        .I3(x_assign_192_reg_25204[2]),
        .I4(or_ln134_129_fu_20016_p3[6]),
        .I5(or_ln134_127_fu_20004_p3[7]),
        .O(\reg_1895_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_269_reg_25298[6]_i_2 
       (.I0(\xor_ln124_269_reg_25298_reg[7] [6]),
        .I1(\xor_ln124_110_reg_23664_reg[7]_0 [6]),
        .I2(x_assign_177_reg_25178[4]),
        .I3(or_ln134_115_fu_19828_p3[0]),
        .I4(or_ln134_117_fu_19840_p3[4]),
        .I5(x_assign_174_reg_25156[4]),
        .O(\xor_ln124_206_reg_24631_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_269_reg_25298[7]_i_1 
       (.I0(\xor_ln124_206_reg_24631_reg[7] ),
        .I1(\xor_ln124_236_reg_24957_reg[7] [7]),
        .I2(or_ln134_129_fu_20016_p3[6]),
        .I3(x_assign_192_reg_25204[3]),
        .I4(x_assign_195_reg_25242[3]),
        .I5(or_ln134_127_fu_20004_p3[0]),
        .O(\reg_1895_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[0]_i_1 
       (.I0(\xor_ln124_276_reg_25514_reg[7] [0]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [0]),
        .I2(or_ln134_131_fu_21773_p3[0]),
        .I3(x_assign_199_reg_25467[2]),
        .I4(x_assign_201_reg_25483[0]),
        .I5(\xor_ln124_276_reg_25514_reg[3] [0]),
        .O(\xor_ln124_237_reg_24962_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[1]_i_1 
       (.I0(\xor_ln124_276_reg_25514_reg[7] [1]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [1]),
        .I2(or_ln134_131_fu_21773_p3[1]),
        .I3(x_assign_199_reg_25467[3]),
        .I4(x_assign_201_reg_25483[1]),
        .I5(\xor_ln124_276_reg_25514_reg[3] [1]),
        .O(\xor_ln124_237_reg_24962_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[2]_i_1 
       (.I0(or_ln134_132_fu_21779_p3[0]),
        .I1(or_ln134_131_fu_21773_p3[2]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [2]),
        .I3(\xor_ln124_276_reg_25514_reg[7] [2]),
        .I4(x_assign_201_reg_25483[2]),
        .I5(\xor_ln124_276_reg_25514_reg[3] [2]),
        .O(\xor_ln124_237_reg_24962_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[3]_i_1 
       (.I0(or_ln134_132_fu_21779_p3[1]),
        .I1(or_ln134_131_fu_21773_p3[3]),
        .I2(\xor_ln124_163_reg_24133_reg[7]_0 [3]),
        .I3(\xor_ln124_276_reg_25514_reg[7] [3]),
        .I4(x_assign_201_reg_25483[3]),
        .I5(\xor_ln124_276_reg_25514_reg[3] [3]),
        .O(\xor_ln124_237_reg_24962_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[4]_i_1 
       (.I0(or_ln134_131_fu_21773_p3[4]),
        .I1(or_ln134_132_fu_21779_p3[2]),
        .I2(or_ln134_133_fu_21785_p3[0]),
        .I3(or_ln134_131_fu_21773_p3[6]),
        .I4(\xor_ln124_276_reg_25514_reg[7] [4]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [4]),
        .O(\xor_ln124_237_reg_24962_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[5]_i_1 
       (.I0(or_ln134_131_fu_21773_p3[5]),
        .I1(or_ln134_132_fu_21779_p3[3]),
        .I2(or_ln134_133_fu_21785_p3[1]),
        .I3(or_ln134_131_fu_21773_p3[7]),
        .I4(\xor_ln124_276_reg_25514_reg[7] [5]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [5]),
        .O(\xor_ln124_237_reg_24962_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[6]_i_1 
       (.I0(\xor_ln124_276_reg_25514_reg[7] [6]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [6]),
        .I2(or_ln134_131_fu_21773_p3[6]),
        .I3(or_ln134_132_fu_21779_p3[4]),
        .I4(x_assign_201_reg_25483[4]),
        .I5(or_ln134_131_fu_21773_p3[0]),
        .O(\xor_ln124_237_reg_24962_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_276_reg_25514[7]_i_1 
       (.I0(\xor_ln124_276_reg_25514_reg[7] [7]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [7]),
        .I2(or_ln134_131_fu_21773_p3[7]),
        .I3(or_ln134_132_fu_21779_p3[5]),
        .I4(x_assign_201_reg_25483[5]),
        .I5(or_ln134_131_fu_21773_p3[1]),
        .O(\xor_ln124_237_reg_24962_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_25549[0]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [0]),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [6]),
        .I3(\xor_ln124_295_reg_25549_reg[7] [0]),
        .I4(q3_reg_1[7]),
        .I5(DOBDO[6]),
        .O(\xor_ln124_259_reg_25105_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[1]_i_1 
       (.I0(\xor_ln124_295_reg_25549_reg[7] [1]),
        .I1(\xor_ln124_158_reg_24318_reg[7]_0 [7]),
        .I2(DOBDO[0]),
        .I3(\xor_ln124_864_reg_25399_reg[4] [1]),
        .I4(q3_reg_1[0]),
        .I5(DOBDO[7]),
        .O(\xor_ln124_259_reg_25105_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[2]_i_1 
       (.I0(x_assign_68_fu_7241_p3[0]),
        .I1(\xor_ln124_156_reg_24306_reg[2] ),
        .I2(\xor_ln124_864_reg_25399_reg[4] [2]),
        .I3(q2_reg_21),
        .I4(q3_reg_13),
        .I5(\xor_ln124_295_reg_25549_reg[7] [2]),
        .O(\xor_ln124_259_reg_25105_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[3]_i_1 
       (.I0(q2_reg_19),
        .I1(\xor_ln124_864_reg_25399_reg[4] [3]),
        .I2(\xor_ln124_295_reg_25549_reg[7] [3]),
        .I3(q2_reg_20),
        .I4(q3_reg_12),
        .I5(\xor_ln124_156_reg_24306_reg[3] ),
        .O(\xor_ln124_259_reg_25105_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[4]_i_1 
       (.I0(\xor_ln124_156_reg_24306_reg[4] ),
        .I1(\xor_ln124_295_reg_25549_reg[7] [4]),
        .I2(q3_reg_11),
        .I3(DOBDO[6]),
        .I4(DOBDO[2]),
        .I5(DOBDO[7]),
        .O(\xor_ln124_259_reg_25105_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[5]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [5]),
        .I2(\xor_ln124_295_reg_25549_reg[7] [5]),
        .I3(q2_reg_17),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln124_156_reg_24306_reg[5] ),
        .O(\xor_ln124_259_reg_25105_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[6]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(DOBDO[4]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [6]),
        .I3(DOBDO[5]),
        .I4(\xor_ln124_295_reg_25549_reg[7] [6]),
        .I5(\xor_ln124_158_reg_24318_reg[7]_0 [4]),
        .O(\xor_ln124_259_reg_25105_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_295_reg_25549[7]_i_1 
       (.I0(\xor_ln124_295_reg_25549_reg[7] [7]),
        .I1(\xor_ln124_158_reg_24318_reg[7]_0 [5]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [7]),
        .I3(DOBDO[6]),
        .I4(q3_reg_1[6]),
        .I5(DOBDO[5]),
        .O(\xor_ln124_259_reg_25105_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_297_reg_25559[0]_i_1 
       (.I0(\xor_ln124_158_reg_24318_reg[7]_0 [0]),
        .I1(DOBDO[7]),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_297_reg_25559_reg[7] [0]),
        .I4(q3_reg_1[7]),
        .I5(\xor_ln124_864_reg_25399_reg[4] [6]),
        .O(q1_reg_0[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_297_reg_25559[1]_i_1 
       (.I0(\xor_ln124_864_reg_25399_reg[4] [7]),
        .I1(DOBDO[0]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[0]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [1]),
        .I5(\xor_ln124_297_reg_25559_reg[7] [1]),
        .O(q1_reg_0[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_297_reg_25559[2]_i_1 
       (.I0(x_assign_65_fu_7081_p3[0]),
        .I1(q3_reg_13),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [2]),
        .I3(\xor_ln124_297_reg_25559_reg[7] [2]),
        .I4(x_assign_70_fu_7359_p3),
        .I5(q2_reg_21),
        .O(q1_reg_0[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_297_reg_25559[3]_i_1 
       (.I0(q2_reg_19),
        .I1(\xor_ln124_158_reg_24318_reg[3] ),
        .I2(q3_reg_12),
        .I3(\xor_ln124_297_reg_25559_reg[7] [3]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [3]),
        .I5(x_assign_65_fu_7081_p3[1]),
        .O(q1_reg_0[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_297_reg_25559[4]_i_1 
       (.I0(q2_reg_17),
        .I1(\xor_ln124_158_reg_24318_reg[4] ),
        .I2(q3_reg_11),
        .I3(\xor_ln124_297_reg_25559_reg[7] [4]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [4]),
        .I5(x_assign_65_fu_7081_p3[2]),
        .O(q1_reg_0[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_297_reg_25559[5]_i_1 
       (.I0(q3_reg_11),
        .I1(\xor_ln124_297_reg_25559_reg[7] [5]),
        .I2(\xor_ln124_158_reg_24318_reg[7]_0 [5]),
        .I3(q3_reg_1[4]),
        .I4(DOBDO[4]),
        .I5(\xor_ln124_158_reg_24318_reg[5] ),
        .O(q1_reg_0[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_297_reg_25559[6]_i_1 
       (.I0(\xor_ln124_864_reg_25399_reg[4] [4]),
        .I1(DOBDO[5]),
        .I2(q3_reg_1[4]),
        .I3(q3_reg_1[5]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [6]),
        .I5(\xor_ln124_297_reg_25559_reg[7] [6]),
        .O(q1_reg_0[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_297_reg_25559[7]_i_1 
       (.I0(\xor_ln124_864_reg_25399_reg[4] [5]),
        .I1(DOBDO[6]),
        .I2(q3_reg_1[5]),
        .I3(q3_reg_1[6]),
        .I4(\xor_ln124_158_reg_24318_reg[7]_0 [7]),
        .I5(\xor_ln124_297_reg_25559_reg[7] [7]),
        .O(q1_reg_0[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[0]_i_1 
       (.I0(x_assign_16_reg_22773[4]),
        .I1(or_ln134_12_fu_3728_p3[0]),
        .I2(\xor_ln124_35_reg_22916_reg[7] [0]),
        .I3(x_assign_18_reg_22815[0]),
        .I4(\xor_ln124_131_reg_23797_reg[7]_0 [0]),
        .I5(\xor_ln124_35_reg_22916_reg[3]_0 [0]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[1]_i_1 
       (.I0(x_assign_16_reg_22773[5]),
        .I1(or_ln134_12_fu_3728_p3[1]),
        .I2(\xor_ln124_35_reg_22916_reg[7] [1]),
        .I3(x_assign_18_reg_22815[1]),
        .I4(\xor_ln124_131_reg_23797_reg[7]_0 [1]),
        .I5(\xor_ln124_35_reg_22916_reg[3]_0 [1]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[2]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7]_0 [2]),
        .I1(x_assign_18_reg_22815[2]),
        .I2(\xor_ln124_35_reg_22916_reg[3]_0 [2]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [2]),
        .I4(or_ln134_11_fu_3722_p3[0]),
        .I5(or_ln134_12_fu_3728_p3[2]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[3]_i_1 
       (.I0(\xor_ln124_131_reg_23797_reg[7]_0 [3]),
        .I1(x_assign_18_reg_22815[3]),
        .I2(\xor_ln124_35_reg_22916_reg[3]_0 [3]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [3]),
        .I4(or_ln134_11_fu_3722_p3[1]),
        .I5(or_ln134_12_fu_3728_p3[3]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[4]_i_1 
       (.I0(or_ln134_12_fu_3728_p3[6]),
        .I1(x_assign_18_reg_22815[4]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [4]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [4]),
        .I4(or_ln134_11_fu_3722_p3[2]),
        .I5(or_ln134_12_fu_3728_p3[4]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[5]_i_1 
       (.I0(or_ln134_12_fu_3728_p3[7]),
        .I1(x_assign_18_reg_22815[5]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [5]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [5]),
        .I4(or_ln134_11_fu_3722_p3[3]),
        .I5(or_ln134_12_fu_3728_p3[5]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[6]_i_1 
       (.I0(or_ln134_12_fu_3728_p3[0]),
        .I1(x_assign_18_reg_22815[6]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [6]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [6]),
        .I4(or_ln134_11_fu_3722_p3[4]),
        .I5(or_ln134_12_fu_3728_p3[6]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_22916[7]_i_1 
       (.I0(or_ln134_12_fu_3728_p3[1]),
        .I1(x_assign_18_reg_22815[7]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [7]),
        .I3(\xor_ln124_35_reg_22916_reg[7] [7]),
        .I4(or_ln134_11_fu_3722_p3[5]),
        .I5(or_ln134_12_fu_3728_p3[7]),
        .O(\trunc_ln134_34_reg_22862_reg[0] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[0]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [0]),
        .I1(q4_reg_0[5]),
        .I2(\xor_ln124_36_reg_22872_reg[7]_0 [0]),
        .I3(x_assign_18_reg_22815[0]),
        .I4(x_assign_21_reg_22741[6]),
        .I5(x_assign_18_reg_22815[6]),
        .O(\ct_load_9_reg_22570_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[1]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [1]),
        .I1(q4_reg_0[0]),
        .I2(\xor_ln124_36_reg_22872_reg[7]_0 [1]),
        .I3(x_assign_18_reg_22815[1]),
        .I4(x_assign_21_reg_22741[7]),
        .I5(x_assign_18_reg_22815[7]),
        .O(\ct_load_9_reg_22570_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[2]_i_1 
       (.I0(q4_reg_2),
        .I1(x_assign_18_reg_22815[2]),
        .I2(\xor_ln124_36_reg_22872_reg[7] [2]),
        .I3(\xor_ln124_36_reg_22872_reg[7]_0 [2]),
        .I4(\xor_ln124_36_reg_22872_reg[5] [0]),
        .I5(\xor_ln124_36_reg_22872_reg[5]_0 [0]),
        .O(\ct_load_9_reg_22570_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[3]_i_1 
       (.I0(q4_reg_3),
        .I1(x_assign_18_reg_22815[3]),
        .I2(\xor_ln124_36_reg_22872_reg[7] [3]),
        .I3(\xor_ln124_36_reg_22872_reg[7]_0 [3]),
        .I4(\xor_ln124_36_reg_22872_reg[5] [1]),
        .I5(\xor_ln124_36_reg_22872_reg[5]_0 [1]),
        .O(\ct_load_9_reg_22570_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[4]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [4]),
        .I1(\xor_ln124_36_reg_22872_reg[7]_0 [4]),
        .I2(\xor_ln124_36_reg_22872_reg[5] [2]),
        .I3(\xor_ln124_36_reg_22872_reg[5]_0 [2]),
        .I4(q4_reg_4),
        .I5(x_assign_18_reg_22815[4]),
        .O(\ct_load_9_reg_22570_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[5]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [5]),
        .I1(q4_reg_0[2]),
        .I2(x_assign_18_reg_22815[5]),
        .I3(\xor_ln124_36_reg_22872_reg[7]_0 [5]),
        .I4(\xor_ln124_36_reg_22872_reg[5] [3]),
        .I5(\xor_ln124_36_reg_22872_reg[5]_0 [3]),
        .O(\ct_load_9_reg_22570_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[6]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [6]),
        .I1(q4_reg_0[3]),
        .I2(x_assign_18_reg_22815[6]),
        .I3(\xor_ln124_36_reg_22872_reg[7]_0 [6]),
        .I4(x_assign_21_reg_22741[4]),
        .I5(x_assign_18_reg_22815[4]),
        .O(\ct_load_9_reg_22570_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_22872[7]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[7] [7]),
        .I1(q4_reg_0[4]),
        .I2(x_assign_18_reg_22815[7]),
        .I3(\xor_ln124_36_reg_22872_reg[7]_0 [7]),
        .I4(x_assign_21_reg_22741[5]),
        .I5(x_assign_18_reg_22815[5]),
        .O(\ct_load_9_reg_22570_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[1]_i_1 
       (.I0(q3_reg_i_94_0[1]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .I2(x_assign_16_reg_22773[5]),
        .I3(or_ln134_12_fu_3728_p3[1]),
        .I4(x_assign_21_reg_22741[1]),
        .I5(x_assign_16_reg_22773[1]),
        .O(\ct_load_10_reg_22601_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[2]_i_1 
       (.I0(x_assign_16_reg_22773[2]),
        .I1(x_assign_21_reg_22741[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(q3_reg_i_94_0[2]),
        .I4(or_ln134_11_fu_3722_p3[0]),
        .I5(or_ln134_12_fu_3728_p3[2]),
        .O(\ct_load_10_reg_22601_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[3]_i_1 
       (.I0(x_assign_16_reg_22773[3]),
        .I1(x_assign_21_reg_22741[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(q3_reg_i_94_0[3]),
        .I4(or_ln134_11_fu_3722_p3[1]),
        .I5(or_ln134_12_fu_3728_p3[3]),
        .O(\ct_load_10_reg_22601_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[4]_i_1 
       (.I0(or_ln134_11_fu_3722_p3[2]),
        .I1(or_ln134_12_fu_3728_p3[4]),
        .I2(x_assign_21_reg_22741[4]),
        .I3(or_ln134_11_fu_3722_p3[4]),
        .I4(q3_reg_i_94_0[4]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [4]),
        .O(\ct_load_10_reg_22601_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[5]_i_1 
       (.I0(or_ln134_11_fu_3722_p3[3]),
        .I1(or_ln134_12_fu_3728_p3[5]),
        .I2(x_assign_21_reg_22741[5]),
        .I3(or_ln134_11_fu_3722_p3[5]),
        .I4(q3_reg_i_94_0[5]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .O(\ct_load_10_reg_22601_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_22921[6]_i_1 
       (.I0(q3_reg_i_94_0[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [6]),
        .I2(or_ln134_11_fu_3722_p3[4]),
        .I3(or_ln134_12_fu_3728_p3[6]),
        .I4(x_assign_21_reg_22741[6]),
        .I5(x_assign_16_reg_22773[4]),
        .O(\ct_load_10_reg_22601_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[0]_i_1 
       (.I0(x_assign_21_reg_22741[0]),
        .I1(x_assign_16_reg_22773[0]),
        .I2(x_assign_21_reg_22741[6]),
        .I3(x_assign_18_reg_22815[6]),
        .I4(q4_reg_0[0]),
        .I5(\xor_ln124_38_reg_22878_reg[7]_0 [0]),
        .O(q4_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[1]_i_1 
       (.I0(x_assign_21_reg_22741[1]),
        .I1(x_assign_16_reg_22773[1]),
        .I2(x_assign_21_reg_22741[7]),
        .I3(x_assign_18_reg_22815[7]),
        .I4(q4_reg_0[1]),
        .I5(\xor_ln124_38_reg_22878_reg[7]_0 [1]),
        .O(q4_reg_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[2]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[5]_0 [0]),
        .I1(\xor_ln124_36_reg_22872_reg[5] [0]),
        .I2(\xor_ln124_38_reg_22878_reg[7]_0 [2]),
        .I3(clefia_s0_q4[2]),
        .I4(x_assign_21_reg_22741[2]),
        .I5(x_assign_16_reg_22773[2]),
        .O(q4_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[3]_i_1 
       (.I0(\xor_ln124_36_reg_22872_reg[5]_0 [1]),
        .I1(\xor_ln124_36_reg_22872_reg[5] [1]),
        .I2(\xor_ln124_38_reg_22878_reg[7]_0 [3]),
        .I3(clefia_s0_q4[3]),
        .I4(x_assign_21_reg_22741[3]),
        .I5(x_assign_16_reg_22773[3]),
        .O(q4_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[4]_i_1 
       (.I0(or_ln134_11_fu_3722_p3[4]),
        .I1(x_assign_21_reg_22741[4]),
        .I2(\xor_ln124_36_reg_22872_reg[5] [2]),
        .I3(\xor_ln124_36_reg_22872_reg[5]_0 [2]),
        .I4(\xor_ln124_38_reg_22878_reg[7]_0 [4]),
        .I5(q4_reg_0[2]),
        .O(q4_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[5]_i_1 
       (.I0(or_ln134_11_fu_3722_p3[5]),
        .I1(x_assign_21_reg_22741[5]),
        .I2(\xor_ln124_36_reg_22872_reg[5] [3]),
        .I3(\xor_ln124_36_reg_22872_reg[5]_0 [3]),
        .I4(\xor_ln124_38_reg_22878_reg[7]_0 [5]),
        .I5(q4_reg_0[3]),
        .O(q4_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[6]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(\xor_ln124_38_reg_22878_reg[7]_0 [6]),
        .I2(x_assign_21_reg_22741[4]),
        .I3(x_assign_18_reg_22815[4]),
        .I4(x_assign_21_reg_22741[6]),
        .I5(x_assign_16_reg_22773[4]),
        .O(q4_reg_5[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_22878[7]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(\xor_ln124_38_reg_22878_reg[7]_0 [7]),
        .I2(x_assign_21_reg_22741[5]),
        .I3(x_assign_18_reg_22815[5]),
        .I4(x_assign_21_reg_22741[7]),
        .I5(x_assign_16_reg_22773[5]),
        .O(q4_reg_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_22693[0]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(\xor_ln124_42_reg_22693_reg[3] [0]),
        .O(q4_reg_6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_22693[1]_i_1 
       (.I0(q4_reg_0[0]),
        .I1(\xor_ln124_42_reg_22693_reg[3] [1]),
        .O(q4_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_22693[2]_i_1 
       (.I0(\xor_ln124_42_reg_22693_reg[3] [2]),
        .I1(q4_reg_0[5]),
        .I2(q4_reg_0[1]),
        .O(q4_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_22693[3]_i_1 
       (.I0(\xor_ln124_42_reg_22693_reg[3] [3]),
        .I1(q4_reg_0[5]),
        .I2(clefia_s0_q4[2]),
        .O(q4_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_22693[4]_i_1 
       (.I0(\xor_ln124_42_reg_22693_reg[5] [2]),
        .I1(q4_reg_0[5]),
        .I2(clefia_s0_q4[3]),
        .O(q4_reg_6[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_22693[5]_i_1 
       (.I0(q4_reg_0[2]),
        .I1(\xor_ln124_42_reg_22693_reg[5] [3]),
        .O(q4_reg_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_22693[6]_i_1 
       (.I0(q4_reg_0[3]),
        .I1(\xor_ln124_42_reg_22693_reg[5] [0]),
        .O(q4_reg_6[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_22693[7]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(\xor_ln124_42_reg_22693_reg[5] [1]),
        .O(q4_reg_6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[2]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I1(\xor_ln124_43_reg_22968_reg[4]_0 [0]),
        .I2(clefia_s0_q4[2]),
        .I3(q3_reg_0[6]),
        .I4(q3_reg_0[0]),
        .I5(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .O(\xor_ln124_19_reg_22804_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[3]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[4]_0 [1]),
        .I1(q3_reg_2),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I4(clefia_s0_q4[3]),
        .I5(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .O(\xor_ln124_19_reg_22804_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[4]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[4]_0 [2]),
        .I1(q3_reg_3),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I4(q4_reg_0[2]),
        .I5(\xor_ln124_43_reg_22968_reg[4]_2 ),
        .O(\xor_ln124_19_reg_22804_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[0]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I4(q4_reg_0[5]),
        .I5(\xor_ln124_44_reg_22974_reg[7] [0]),
        .O(\xor_ln124_20_reg_22846_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[1]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I4(q4_reg_0[0]),
        .I5(\xor_ln124_44_reg_22974_reg[7] [1]),
        .O(\xor_ln124_20_reg_22846_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_44_reg_22974[2]_i_1 
       (.I0(\xor_ln124_44_reg_22974[2]_i_2_n_0 ),
        .I1(q3_reg_0[0]),
        .I2(\xor_ln124_44_reg_22974_reg[7] [2]),
        .I3(q4_reg_2),
        .I4(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I5(\xor_ln124_44_reg_22974_reg[2] ),
        .O(\xor_ln124_20_reg_22846_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_44_reg_22974[2]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[7]),
        .O(\xor_ln124_44_reg_22974[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_44_reg_22974[3]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_44_reg_22974[4]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[5]_i_1 
       (.I0(q3_reg_4),
        .I1(q3_reg_0[4]),
        .I2(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I3(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I4(q4_reg_0[2]),
        .I5(\xor_ln124_44_reg_22974_reg[7] [3]),
        .O(\xor_ln124_20_reg_22846_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[6]_i_1 
       (.I0(\xor_ln124_44_reg_22974_reg[7] [4]),
        .I1(q4_reg_0[3]),
        .I2(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_20_reg_22846_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[7]_i_1 
       (.I0(\xor_ln124_44_reg_22974_reg[7] [5]),
        .I1(q4_reg_0[4]),
        .I2(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_20_reg_22846_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [0]),
        .I1(q3_reg_0[7]),
        .I2(q4_reg_0[5]),
        .I3(q4_reg_0[4]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [1]),
        .I1(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I2(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I3(q4_reg_0[5]),
        .I4(q4_reg_0[0]),
        .I5(q3_reg_0[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[2]_i_1 
       (.I0(q4_reg_1[0]),
        .I1(q3_reg_2),
        .I2(\xor_ln124_46_reg_22986_reg[2] ),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [2]),
        .I4(q4_reg_2),
        .I5(\xor_ln124_46_reg_22986_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[3]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [3]),
        .I1(\xor_ln124_46_reg_22986_reg[7]_1 [3]),
        .I2(\xor_ln124_46_reg_22986_reg[3] ),
        .I3(q3_reg_3),
        .I4(q4_reg_3),
        .I5(q4_reg_1[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[4]_i_1 
       (.I0(q4_reg_1[2]),
        .I1(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .I2(\xor_ln124_46_reg_22986_reg[4] ),
        .I3(q3_reg_4),
        .I4(q4_reg_4),
        .I5(\xor_ln124_46_reg_22986_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[5]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [5]),
        .I1(q3_reg_0[4]),
        .I2(q4_reg_0[2]),
        .I3(q4_reg_4),
        .I4(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I5(\xor_ln124_46_reg_22986_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[6]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [6]),
        .I1(q3_reg_0[5]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I4(q4_reg_0[2]),
        .I5(q4_reg_0[3]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_22986[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_0 [7]),
        .I1(q3_reg_0[6]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I4(q4_reg_0[3]),
        .I5(q4_reg_0[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[2]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[3] [0]),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .O(\xor_ln124_35_reg_22916_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[3]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[3] [1]),
        .I1(q3_reg_0[3]),
        .I2(DOADO[6]),
        .I3(q2_reg_7),
        .I4(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I5(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .O(\xor_ln124_35_reg_22916_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[0]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I2(\xor_ln124_60_reg_23359_reg[7] [0]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(DOADO[7]),
        .I5(q3_reg_0[7]),
        .O(q1_reg[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[1]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I2(\xor_ln124_60_reg_23359_reg[7] [1]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[0]),
        .I5(DOADO[0]),
        .O(q1_reg[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_60_reg_23359[2]_i_1 
       (.I0(\xor_ln124_60_reg_23359_reg[7] [2]),
        .I1(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I3(DOADO[6]),
        .I4(DOADO[0]),
        .O(q1_reg[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[3]_i_1 
       (.I0(\xor_ln124_60_reg_23359_reg[7] [3]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_92_reg_23695_reg[3] ),
        .I4(q3_reg_3),
        .I5(q2_reg_6),
        .O(q1_reg[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[4]_i_1 
       (.I0(\xor_ln124_60_reg_23359_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q1_reg[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[5]_i_1 
       (.I0(\xor_ln124_60_reg_23359_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(q2_reg_13),
        .I3(DOADO[4]),
        .I4(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I5(q3_reg_0[4]),
        .O(q1_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[6]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .I1(DOADO[5]),
        .I2(q3_reg_0[5]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_60_reg_23359_reg[7] [6]),
        .O(q1_reg[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_23359[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I1(DOADO[5]),
        .I2(\xor_ln124_60_reg_23359_reg[7] [7]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(DOADO[6]),
        .I5(q3_reg_0[6]),
        .O(q1_reg[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_23371[0]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_38_reg_22878_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_23371[1]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_38_reg_22878_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_62_reg_23371[2]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_38_reg_22878_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_62_reg_23371[3]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [3]),
        .I1(\xor_ln124_253_reg_25341_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_38_reg_22878_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_62_reg_23371[4]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [4]),
        .I1(\xor_ln124_253_reg_25341_reg[4] ),
        .I2(q3_reg_0[3]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_38_reg_22878_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_23371[5]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[5] ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_4),
        .O(\xor_ln124_38_reg_22878_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_23371[6]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_38_reg_22878_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_23371[7]_i_1 
       (.I0(\xor_ln124_62_reg_23371_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_38_reg_22878_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[0]_i_1 
       (.I0(x_assign_43_reg_23079[0]),
        .I1(x_assign_42_reg_23073[0]),
        .I2(or_ln134_27_fu_5245_p3[0]),
        .I3(x_assign_43_reg_23079[4]),
        .I4(\xor_ln124_67_reg_23141_reg[7] [0]),
        .I5(\xor_ln124_131_reg_23797_reg[7]_0 [0]),
        .O(\xor_ln124_27_reg_23033_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[1]_i_1 
       (.I0(x_assign_43_reg_23079[1]),
        .I1(x_assign_42_reg_23073[1]),
        .I2(or_ln134_27_fu_5245_p3[1]),
        .I3(x_assign_43_reg_23079[5]),
        .I4(\xor_ln124_67_reg_23141_reg[7] [1]),
        .I5(\xor_ln124_131_reg_23797_reg[7]_0 [1]),
        .O(\xor_ln124_27_reg_23033_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[2]_i_1 
       (.I0(x_assign_42_reg_23073[2]),
        .I1(x_assign_43_reg_23079[2]),
        .I2(\xor_ln124_131_reg_23797_reg[7]_0 [2]),
        .I3(\xor_ln124_67_reg_23141_reg[7] [2]),
        .I4(or_ln134_27_fu_5245_p3[2]),
        .I5(or_ln134_28_fu_5251_p3[0]),
        .O(\xor_ln124_27_reg_23033_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[4]_i_1 
       (.I0(\xor_ln124_67_reg_23141_reg[7] [4]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [4]),
        .I2(x_assign_42_reg_23073[4]),
        .I3(or_ln134_28_fu_5251_p3[4]),
        .I4(or_ln134_27_fu_5245_p3[4]),
        .I5(or_ln134_28_fu_5251_p3[2]),
        .O(\xor_ln124_27_reg_23033_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_23141[7]_i_1 
       (.I0(\xor_ln124_67_reg_23141_reg[7] [7]),
        .I1(\xor_ln124_131_reg_23797_reg[7]_0 [7]),
        .I2(x_assign_42_reg_23073[7]),
        .I3(x_assign_43_reg_23079[5]),
        .I4(or_ln134_27_fu_5245_p3[7]),
        .I5(or_ln134_28_fu_5251_p3[5]),
        .O(\xor_ln124_27_reg_23033_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[0]_i_1 
       (.I0(q2_reg_i_138_1[0]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [0]),
        .I2(or_ln134_27_fu_5245_p3[0]),
        .I3(x_assign_43_reg_23079[4]),
        .I4(x_assign_45_reg_23095[0]),
        .I5(\xor_ln124_69_reg_23151_reg[3] [0]),
        .O(\xor_ln124_29_reg_23045_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[1]_i_1 
       (.I0(q2_reg_i_138_1[1]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .I2(or_ln134_27_fu_5245_p3[1]),
        .I3(x_assign_43_reg_23079[5]),
        .I4(x_assign_45_reg_23095[1]),
        .I5(\xor_ln124_69_reg_23151_reg[3] [1]),
        .O(\xor_ln124_29_reg_23045_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[2]_i_1 
       (.I0(or_ln134_28_fu_5251_p3[0]),
        .I1(or_ln134_27_fu_5245_p3[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(q2_reg_i_138_1[2]),
        .I4(x_assign_45_reg_23095[2]),
        .I5(\xor_ln124_69_reg_23151_reg[3] [2]),
        .O(\xor_ln124_29_reg_23045_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[3]_i_1 
       (.I0(or_ln134_28_fu_5251_p3[1]),
        .I1(or_ln134_27_fu_5245_p3[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(q2_reg_i_138_1[3]),
        .I4(x_assign_45_reg_23095[3]),
        .I5(\xor_ln124_69_reg_23151_reg[3] [3]),
        .O(\xor_ln124_29_reg_23045_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[5]_i_1 
       (.I0(or_ln134_27_fu_5245_p3[5]),
        .I1(or_ln134_28_fu_5251_p3[3]),
        .I2(or_ln134_29_fu_5257_p3[1]),
        .I3(or_ln134_27_fu_5245_p3[7]),
        .I4(q2_reg_i_138_1[5]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .O(\xor_ln124_29_reg_23045_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_23151[6]_i_1 
       (.I0(q2_reg_i_138_1[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [6]),
        .I2(or_ln134_27_fu_5245_p3[6]),
        .I3(or_ln134_28_fu_5251_p3[4]),
        .I4(x_assign_45_reg_23095[4]),
        .I5(or_ln134_27_fu_5245_p3[0]),
        .O(\xor_ln124_29_reg_23045_reg[6] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[1]_i_2 
       (.I0(x_assign_31_reg_23199[1]),
        .I1(x_assign_30_reg_23193[1]),
        .I2(or_ln134_19_reg_23187[1]),
        .I3(x_assign_31_reg_23199[7]),
        .I4(\xor_ln124_75_reg_23313_reg[6] [0]),
        .I5(\xor_ln124_171_reg_24276_reg[7]_0 [1]),
        .O(\x_assign_31_reg_23199_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_23313[2]_i_2 
       (.I0(x_assign_30_reg_23193[2]),
        .I1(x_assign_31_reg_23199[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [2]),
        .I3(\xor_ln124_75_reg_23313_reg[6] [1]),
        .I4(or_ln134_19_reg_23187[2]),
        .I5(\xor_ln124_77_reg_23323_reg[5] [0]),
        .O(\x_assign_30_reg_23193_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[3]_i_2 
       (.I0(x_assign_30_reg_23193[3]),
        .I1(x_assign_31_reg_23199[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7]_0 [3]),
        .I3(\xor_ln124_75_reg_23313_reg[6] [2]),
        .I4(or_ln134_19_reg_23187[3]),
        .I5(\xor_ln124_77_reg_23323_reg[5] [1]),
        .O(\x_assign_30_reg_23193_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[5]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[6] [3]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [5]),
        .I2(or_ln134_22_reg_23223[5]),
        .I3(x_assign_31_reg_23199[5]),
        .I4(or_ln134_19_reg_23187[5]),
        .I5(\xor_ln124_77_reg_23323_reg[5] [3]),
        .O(\xor_ln124_5_reg_22677_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_23313[6]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[6] [4]),
        .I1(\xor_ln124_171_reg_24276_reg[7]_0 [6]),
        .I2(x_assign_30_reg_23193[4]),
        .I3(x_assign_31_reg_23199[6]),
        .I4(or_ln134_19_reg_23187[6]),
        .I5(x_assign_31_reg_23199[4]),
        .O(\xor_ln124_5_reg_22677_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[0]_i_2 
       (.I0(x_assign_31_reg_23199[0]),
        .I1(x_assign_30_reg_23193[0]),
        .I2(or_ln134_21_reg_23217[0]),
        .I3(x_assign_30_reg_23193[4]),
        .I4(\xor_ln124_76_reg_23318_reg[7]_0 [0]),
        .I5(\xor_ln124_76_reg_23318_reg[7]_1 [0]),
        .O(\x_assign_31_reg_23199_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[1]_i_2 
       (.I0(x_assign_31_reg_23199[1]),
        .I1(x_assign_30_reg_23193[1]),
        .I2(or_ln134_21_reg_23217[1]),
        .I3(x_assign_30_reg_23193[5]),
        .I4(\xor_ln124_76_reg_23318_reg[7]_0 [1]),
        .I5(\xor_ln124_76_reg_23318_reg[7]_1 [1]),
        .O(\x_assign_31_reg_23199_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[2]_i_1 
       (.I0(\x_assign_30_reg_23193_reg[2] ),
        .I1(q3_reg_i_134_0[2]),
        .I2(x_assign_49_reg_23235[1]),
        .I3(x_assign_51_reg_23267[2]),
        .I4(or_ln134_31_fu_6373_p3[1]),
        .I5(or_ln134_32_fu_6379_p3[1]),
        .O(\reg_1858_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[2]_i_2 
       (.I0(x_assign_30_reg_23193[2]),
        .I1(x_assign_31_reg_23199[2]),
        .I2(\xor_ln124_76_reg_23318_reg[7]_1 [2]),
        .I3(\xor_ln124_76_reg_23318_reg[7]_0 [2]),
        .I4(or_ln134_22_reg_23223[0]),
        .I5(or_ln134_21_reg_23217[2]),
        .O(\x_assign_30_reg_23193_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[3]_i_1 
       (.I0(\x_assign_30_reg_23193_reg[3] ),
        .I1(q3_reg_i_134_0[3]),
        .I2(x_assign_49_reg_23235[2]),
        .I3(x_assign_51_reg_23267[3]),
        .I4(or_ln134_31_fu_6373_p3[2]),
        .I5(or_ln134_32_fu_6379_p3[2]),
        .O(\reg_1858_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[3]_i_2 
       (.I0(x_assign_30_reg_23193[3]),
        .I1(x_assign_31_reg_23199[3]),
        .I2(\xor_ln124_76_reg_23318_reg[7]_1 [3]),
        .I3(\xor_ln124_76_reg_23318_reg[7]_0 [3]),
        .I4(or_ln134_22_reg_23223[1]),
        .I5(or_ln134_21_reg_23217[3]),
        .O(\x_assign_30_reg_23193_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[4]_i_2 
       (.I0(\xor_ln124_76_reg_23318_reg[7]_0 [4]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [4]),
        .I2(or_ln134_22_reg_23223[4]),
        .I3(x_assign_31_reg_23199[4]),
        .I4(or_ln134_22_reg_23223[2]),
        .I5(or_ln134_21_reg_23217[4]),
        .O(\xor_ln124_11_reg_22704_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_76_reg_23318[5]_i_2 
       (.I0(\xor_ln124_76_reg_23318_reg[7]_0 [5]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [5]),
        .I2(or_ln134_22_reg_23223[5]),
        .I3(x_assign_31_reg_23199[5]),
        .I4(or_ln134_22_reg_23223[3]),
        .I5(or_ln134_21_reg_23217[5]),
        .O(\xor_ln124_11_reg_22704_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_23318[6]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[6] ),
        .I1(q3_reg_i_134_0[6]),
        .I2(or_ln134_31_fu_6373_p3[6]),
        .I3(x_assign_51_reg_23267[6]),
        .I4(or_ln134_31_fu_6373_p3[5]),
        .I5(or_ln134_32_fu_6379_p3[5]),
        .O(\reg_1858_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_23318[6]_i_2 
       (.I0(\xor_ln124_76_reg_23318_reg[7]_0 [6]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [6]),
        .I2(x_assign_30_reg_23193[4]),
        .I3(x_assign_31_reg_23199[6]),
        .I4(or_ln134_21_reg_23217[6]),
        .I5(or_ln134_22_reg_23223[4]),
        .O(\xor_ln124_11_reg_22704_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_23318[7]_i_2 
       (.I0(\xor_ln124_76_reg_23318_reg[7]_0 [7]),
        .I1(\xor_ln124_76_reg_23318_reg[7]_1 [7]),
        .I2(x_assign_30_reg_23193[5]),
        .I3(x_assign_31_reg_23199[7]),
        .I4(or_ln134_21_reg_23217[7]),
        .I5(or_ln134_22_reg_23223[5]),
        .O(\xor_ln124_11_reg_22704_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[0]_i_2 
       (.I0(\xor_ln124_77_reg_23323_reg[7]_0 [0]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [0]),
        .I2(or_ln134_19_reg_23187[0]),
        .I3(x_assign_31_reg_23199[6]),
        .I4(\xor_ln124_78_reg_23328_reg[3]_0 [0]),
        .I5(\xor_ln124_78_reg_23328_reg[3] [0]),
        .O(\xor_ln124_13_reg_22730_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[1]_i_2 
       (.I0(\xor_ln124_77_reg_23323_reg[7]_0 [1]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [1]),
        .I2(or_ln134_19_reg_23187[1]),
        .I3(x_assign_31_reg_23199[7]),
        .I4(\xor_ln124_78_reg_23328_reg[3]_0 [1]),
        .I5(\xor_ln124_78_reg_23328_reg[3] [1]),
        .O(\xor_ln124_13_reg_22730_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[4]_i_2 
       (.I0(or_ln134_19_reg_23187[4]),
        .I1(\xor_ln124_77_reg_23323_reg[5] [2]),
        .I2(or_ln134_19_reg_23187[6]),
        .I3(or_ln134_21_reg_23217[6]),
        .I4(\xor_ln124_77_reg_23323_reg[7]_0 [2]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [4]),
        .O(\or_ln134_19_reg_23187_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[5]_i_2 
       (.I0(or_ln134_19_reg_23187[5]),
        .I1(\xor_ln124_77_reg_23323_reg[5] [3]),
        .I2(or_ln134_19_reg_23187[7]),
        .I3(or_ln134_21_reg_23217[7]),
        .I4(\xor_ln124_77_reg_23323_reg[7]_0 [3]),
        .I5(\xor_ln124_163_reg_24133_reg[7]_0 [5]),
        .O(\or_ln134_19_reg_23187_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[7]_i_2 
       (.I0(\xor_ln124_77_reg_23323_reg[7]_0 [4]),
        .I1(\xor_ln124_163_reg_24133_reg[7]_0 [7]),
        .I2(or_ln134_19_reg_23187[7]),
        .I3(x_assign_31_reg_23199[5]),
        .I4(or_ln134_19_reg_23187[1]),
        .I5(or_ln134_21_reg_23217[1]),
        .O(\xor_ln124_13_reg_22730_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[0]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[3]_0 [0]),
        .I1(\xor_ln124_78_reg_23328_reg[3] [0]),
        .I2(or_ln134_21_reg_23217[0]),
        .I3(x_assign_30_reg_23193[4]),
        .I4(\xor_ln124_78_reg_23328_reg[7]_0 [0]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [0]),
        .O(\x_assign_28_reg_23181_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[1]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[3]_0 [1]),
        .I1(\xor_ln124_78_reg_23328_reg[3] [1]),
        .I2(or_ln134_21_reg_23217[1]),
        .I3(x_assign_30_reg_23193[5]),
        .I4(\xor_ln124_78_reg_23328_reg[7]_0 [1]),
        .I5(\xor_ln124_78_reg_23328_reg[7] [1]),
        .O(\x_assign_28_reg_23181_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[2]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[3] [2]),
        .I1(\xor_ln124_78_reg_23328_reg[3]_0 [2]),
        .I2(or_ln134_22_reg_23223[0]),
        .I3(or_ln134_21_reg_23217[2]),
        .I4(\xor_ln124_78_reg_23328_reg[7] [2]),
        .I5(\xor_ln124_78_reg_23328_reg[7]_0 [2]),
        .O(\x_assign_33_reg_23211_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[3]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[3] [3]),
        .I1(\xor_ln124_78_reg_23328_reg[3]_0 [3]),
        .I2(or_ln134_22_reg_23223[1]),
        .I3(or_ln134_21_reg_23217[3]),
        .I4(\xor_ln124_78_reg_23328_reg[7] [3]),
        .I5(\xor_ln124_78_reg_23328_reg[7]_0 [3]),
        .O(\x_assign_33_reg_23211_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[5]_i_1 
       (.I0(\or_ln134_21_reg_23217_reg[7] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [5]),
        .I2(or_ln134_31_fu_6373_p3[5]),
        .I3(x_assign_51_reg_23267[5]),
        .I4(x_assign_51_reg_23267[4]),
        .I5(x_assign_48_reg_23229[1]),
        .O(\reg_1882_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[5]_i_2 
       (.I0(or_ln134_21_reg_23217[7]),
        .I1(or_ln134_19_reg_23187[7]),
        .I2(or_ln134_22_reg_23223[3]),
        .I3(or_ln134_21_reg_23217[5]),
        .I4(\xor_ln124_78_reg_23328_reg[7] [5]),
        .I5(\xor_ln124_78_reg_23328_reg[7]_0 [4]),
        .O(\or_ln134_21_reg_23217_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_23328[6]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[7]_0 [5]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [6]),
        .I2(or_ln134_21_reg_23217[6]),
        .I3(or_ln134_22_reg_23223[4]),
        .I4(or_ln134_19_reg_23187[0]),
        .I5(or_ln134_21_reg_23217[0]),
        .O(\xor_ln124_14_reg_22762_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[7]_i_1 
       (.I0(\xor_ln124_14_reg_22762_reg[7] ),
        .I1(\xor_ln124_133_reg_23807_reg[7]_0 [7]),
        .I2(x_assign_48_reg_23229[3]),
        .I3(x_assign_51_reg_23267[6]),
        .I4(x_assign_51_reg_23267[7]),
        .I5(x_assign_49_reg_23235[3]),
        .O(\reg_1882_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[7]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[7]_0 [6]),
        .I1(\xor_ln124_78_reg_23328_reg[7] [7]),
        .I2(or_ln134_21_reg_23217[7]),
        .I3(or_ln134_22_reg_23223[5]),
        .I4(or_ln134_19_reg_23187[1]),
        .I5(or_ln134_21_reg_23217[1]),
        .O(\xor_ln124_14_reg_22762_reg[7] ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_864_reg_25399[0]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [7]),
        .O(q3_reg_10[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_864_reg_25399[1]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [0]),
        .O(q3_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_864_reg_25399[2]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [1]),
        .I3(\xor_ln124_864_reg_25399_reg[4] [7]),
        .O(q3_reg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_864_reg_25399[3]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [2]),
        .I3(\xor_ln124_864_reg_25399_reg[4] [7]),
        .O(q3_reg_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_864_reg_25399[4]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_864_reg_25399_reg[4] [3]),
        .I3(\xor_ln124_864_reg_25399_reg[4] [7]),
        .O(q3_reg_10[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_864_reg_25399[5]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [4]),
        .O(q3_reg_10[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_864_reg_25399[6]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [5]),
        .O(q3_reg_10[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_864_reg_25399[7]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_864_reg_25399_reg[4] [6]),
        .O(q3_reg_10[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[2]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[3] [0]),
        .I1(q3_reg_0[2]),
        .I2(DOADO[0]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_43_reg_22968_reg[2]_0 ),
        .I5(\xor_ln124_43_reg_22968_reg[2]_1 ),
        .O(\xor_ln124_67_reg_23141_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[3]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[3] [1]),
        .I1(q3_reg_0[3]),
        .I2(DOADO[6]),
        .I3(q2_reg_7),
        .I4(\xor_ln124_59_reg_23353_reg[3]_0 ),
        .I5(\xor_ln124_59_reg_23353_reg[3]_1 ),
        .O(\xor_ln124_67_reg_23141_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[0]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I1(DOADO[7]),
        .I2(q3_reg_0[7]),
        .I3(DOADO[6]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [0]),
        .I5(\xor_ln124_92_reg_23695_reg[7] [0]),
        .O(q2_reg_8[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[1]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I1(q3_reg_0[0]),
        .I2(DOADO[0]),
        .I3(DOADO[7]),
        .I4(\xor_ln124_46_reg_22986_reg[1] [1]),
        .I5(\xor_ln124_92_reg_23695_reg[7] [1]),
        .O(q2_reg_8[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_92_reg_23695[2]_i_1 
       (.I0(\xor_ln124_92_reg_23695_reg[7] [2]),
        .I1(\xor_ln124_124_reg_24031[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_22986_reg[1] [2]),
        .I3(DOADO[6]),
        .I4(DOADO[0]),
        .O(q2_reg_8[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[3]_i_1 
       (.I0(\xor_ln124_92_reg_23695_reg[7] [3]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [3]),
        .I2(\xor_ln124_124_reg_24031[3]_i_2_n_0 ),
        .I3(\xor_ln124_92_reg_23695_reg[3] ),
        .I4(q3_reg_3),
        .I5(q2_reg_6),
        .O(q2_reg_8[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[4]_i_1 
       (.I0(\xor_ln124_92_reg_23695_reg[7] [4]),
        .I1(q2_reg_6),
        .I2(DOADO[6]),
        .I3(q3_reg_4),
        .I4(q2_reg_13),
        .I5(\xor_ln124_172_reg_24282_reg[4]_0 ),
        .O(q2_reg_8[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[5]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\xor_ln124_43_reg_22968_reg[4]_1 ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I4(q2_reg_13),
        .I5(\xor_ln124_92_reg_23695_reg[7] [5]),
        .O(q2_reg_8[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[6]_i_1 
       (.I0(\xor_ln124_92_reg_23695_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I2(DOADO[4]),
        .I3(q3_reg_0[5]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_46_reg_22986_reg[7]_1 [4]),
        .O(q2_reg_8[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_23695[7]_i_1 
       (.I0(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I1(DOADO[6]),
        .I2(q3_reg_0[6]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_92_reg_23695_reg[7] [7]),
        .O(q2_reg_8[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_23707[0]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [0]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [6]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_70_reg_23156_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_23707[1]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_46_reg_22986_reg[7]_1 [1]),
        .I3(\xor_ln124_46_reg_22986_reg[1] [7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_70_reg_23156_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_94_reg_23707[2]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [2]),
        .I1(\xor_ln124_222_reg_25010_reg[2] ),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[1]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_70_reg_23156_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_94_reg_23707[3]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [3]),
        .I1(\xor_ln124_253_reg_25341_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_70_reg_23156_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_94_reg_23707[4]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [4]),
        .I1(\xor_ln124_253_reg_25341_reg[4] ),
        .I2(q3_reg_0[3]),
        .I3(q3_reg_0[2]),
        .I4(q3_reg_0[6]),
        .O(\xor_ln124_70_reg_23156_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_23707[5]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [5]),
        .I1(\xor_ln124_46_reg_22986_reg[5] ),
        .I2(DOADO[4]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [5]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_4),
        .O(\xor_ln124_70_reg_23156_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_23707[6]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [6]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [4]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [6]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_70_reg_23156_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_23707[7]_i_1 
       (.I0(\xor_ln124_94_reg_23707_reg[7] [7]),
        .I1(\xor_ln124_46_reg_22986_reg[1] [5]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_46_reg_22986_reg[7]_1 [7]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_70_reg_23156_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[0]_i_1 
       (.I0(x_assign_67_reg_23399[0]),
        .I1(x_assign_66_reg_23393[0]),
        .I2(or_ln134_43_fu_7517_p3[0]),
        .I3(x_assign_67_reg_23399[4]),
        .I4(q3_reg_i_134_0[0]),
        .I5(q3_reg_i_130_0[0]),
        .O(\reg_1858_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[1]_i_1 
       (.I0(x_assign_67_reg_23399[1]),
        .I1(x_assign_66_reg_23393[1]),
        .I2(or_ln134_43_fu_7517_p3[1]),
        .I3(x_assign_67_reg_23399[5]),
        .I4(q3_reg_i_134_0[1]),
        .I5(q3_reg_i_130_0[1]),
        .O(\reg_1858_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[2]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[2]),
        .I1(or_ln134_44_fu_7523_p3[0]),
        .I2(q3_reg_i_130_0[2]),
        .I3(q3_reg_i_134_0[2]),
        .I4(x_assign_67_reg_23399[2]),
        .I5(x_assign_66_reg_23393[2]),
        .O(\reg_1858_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[3]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[3]),
        .I1(or_ln134_44_fu_7523_p3[1]),
        .I2(q3_reg_i_130_0[3]),
        .I3(q3_reg_i_134_0[3]),
        .I4(x_assign_67_reg_23399[3]),
        .I5(x_assign_66_reg_23393[3]),
        .O(\reg_1858_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_23461[6]_i_1 
       (.I0(q3_reg_i_134_0[6]),
        .I1(q3_reg_i_130_0[6]),
        .I2(x_assign_66_reg_23393[6]),
        .I3(x_assign_67_reg_23399[4]),
        .I4(or_ln134_43_fu_7517_p3[6]),
        .I5(or_ln134_44_fu_7523_p3[4]),
        .O(\reg_1858_reg[6] [4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s1_ROM_AUTO_1R
   (q1_reg_0,
    q1_reg_1,
    DOADO,
    q4_reg_0,
    q2_reg_0,
    D,
    \ap_CS_fsm_reg[12] ,
    q4_reg_1,
    q1_reg_2,
    q4_reg_2,
    q1_reg_3,
    q1_reg_4,
    ap_enable_reg_pp0_iter3_reg,
    \xor_ln124_236_reg_24957_reg[7] ,
    \xor_ln124_156_reg_24306_reg[5] ,
    \x_assign_103_reg_24183_reg[1] ,
    \xor_ln124_158_reg_24318_reg[7] ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    \trunc_ln134_339_reg_25499_reg[2] ,
    \xor_ln124_108_reg_23654_reg[4] ,
    \xor_ln124_108_reg_23654_reg[5] ,
    \x_assign_102_reg_24177_reg[4] ,
    \x_assign_102_reg_24177_reg[5] ,
    \x_assign_102_reg_24177_reg[3] ,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_2,
    ap_enable_reg_pp0_iter2_reg_3,
    \trunc_ln134_157_reg_23757_reg[3] ,
    \xor_ln124_92_reg_23695_reg[6] ,
    \xor_ln124_43_reg_22968_reg[5] ,
    \ap_CS_fsm_reg[13] ,
    \x_assign_55_reg_23523_reg[1] ,
    \reg_1877_reg[7] ,
    \xor_ln124_220_reg_24998_reg[5] ,
    \reg_1877_reg[4] ,
    \reg_1877_reg[6] ,
    \x_assign_174_reg_25156_reg[3] ,
    \trunc_ln134_324_reg_25232_reg[2] ,
    \x_116_reg_24992_reg[6] ,
    \x_assign_174_reg_25156_reg[2] ,
    \reg_1900_reg[7] ,
    \xor_ln124_222_reg_25010_reg[7] ,
    \xor_ln124_205_reg_24626_reg[6] ,
    \trunc_ln134_290_reg_25146_reg[3] ,
    \trunc_ln134_294_reg_25168_reg[1] ,
    \xor_ln124_205_reg_24626_reg[1] ,
    \reg_1900_reg[3] ,
    \xor_ln124_205_reg_24626_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    \reg_1871_reg[7] ,
    ap_enable_reg_pp0_iter2_reg_4,
    ap_enable_reg_pp0_iter1_reg_0,
    \xor_ln124_78_reg_23328_reg[7] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \xor_ln124_46_reg_22986_reg[6] ,
    \trunc_ln134_99_reg_23555_reg[4] ,
    \xor_ln124_46_reg_22986_reg[0] ,
    \xor_ln124_46_reg_22986_reg[2] ,
    \trunc_ln134_99_reg_23555_reg[3] ,
    ap_enable_reg_pp0_iter2_reg_5,
    \x_assign_123_reg_24240_reg[7] ,
    q1_reg_5,
    q2_reg_1,
    q2_reg_2,
    q1_reg_6,
    q2_reg_3,
    q1_reg_7,
    q1_reg_8,
    q1_reg_9,
    q2_reg_4,
    \xor_ln124_197_reg_24454_reg[7] ,
    \xor_ln124_69_reg_23151_reg[7] ,
    \xor_ln124_229_reg_24774_reg[7] ,
    \xor_ln124_165_reg_24144_reg[7] ,
    \xor_ln124_101_reg_23471_reg[7] ,
    \xor_ln124_37_reg_22921_reg[7] ,
    q2_reg_5,
    \reg_1864_reg[7] ,
    q1_reg_10,
    q1_reg_11,
    q2_reg_6,
    \xor_ln124_195_reg_24444_reg[7] ,
    \xor_ln124_67_reg_23141_reg[7] ,
    \xor_ln124_35_reg_22916_reg[7] ,
    \xor_ln124_99_reg_23461_reg[7] ,
    \xor_ln124_163_reg_24133_reg[7] ,
    \xor_ln124_227_reg_24764_reg[7] ,
    q1_reg_12,
    q2_reg_7,
    q1_reg_13,
    q2_reg_8,
    \xor_ln124_20_reg_22846_reg[4] ,
    q2_reg_9,
    \xor_ln124_30_reg_23051_reg[7] ,
    \xor_ln124_60_reg_23359_reg[7] ,
    \xor_ln124_62_reg_23371_reg[6] ,
    \reg_1900_reg[7]_0 ,
    \or_ln134_20_reg_23205_reg[3] ,
    \reg_1877_reg[2] ,
    \xor_ln124_141_reg_23995_reg[7] ,
    \xor_ln124_141_reg_23995_reg[6] ,
    \trunc_ln134_277_reg_24724_reg[4] ,
    \xor_ln124_188_reg_24662_reg[5] ,
    \trunc_ln134_214_reg_24512_reg[3] ,
    \x_assign_126_reg_24500_reg[3] ,
    \trunc_ln134_210_reg_24490_reg[1] ,
    \xor_ln124_141_reg_23995_reg[1] ,
    \xor_ln124_141_reg_23995_reg[0] ,
    q1_reg_14,
    q1_reg_15,
    q2_reg_10,
    q1_reg_16,
    q4_reg_3,
    q4_reg_4,
    q2_reg_11,
    q1_reg_17,
    q4_reg_5,
    q1_reg_18,
    q1_reg_19,
    q4_reg_6,
    q1_reg_20,
    q1_reg_21,
    q4_reg_7,
    q4_reg_8,
    q2_reg_12,
    q2_reg_13,
    q2_reg_14,
    q4_reg_9,
    q4_reg_10,
    \ct_load_1_reg_22446_reg[7] ,
    q4_reg_11,
    q4_reg_12,
    q4_reg_13,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp0_iter1_reg_3,
    \xor_ln124_28_reg_23039_reg[5] ,
    q4_reg_14,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg_4,
    \ct_load_reg_22431_pp0_iter1_reg_reg[7] ,
    q4_reg_15,
    q4_reg_16,
    \xor_ln124_45_reg_22980_reg[7] ,
    \xor_ln124_91_reg_23689_reg[7] ,
    \xor_ln124_44_reg_22974_reg[7] ,
    \xor_ln124_45_reg_22980_reg[6] ,
    \xor_ln124_91_reg_23689_reg[6] ,
    \xor_ln124_44_reg_22974_reg[6] ,
    \xor_ln124_91_reg_23689_reg[5] ,
    \xor_ln124_44_reg_22974_reg[5] ,
    \trunc_ln134_90_reg_23507_reg[4] ,
    \xor_ln124_91_reg_23689_reg[4] ,
    \xor_ln124_44_reg_22974_reg[4] ,
    \trunc_ln134_94_reg_23529_reg[2] ,
    \trunc_ln134_97_reg_23545_reg[2] ,
    \xor_ln124_91_reg_23689_reg[3] ,
    \x_assign_54_reg_23517_reg[3] ,
    \xor_ln124_45_reg_22980_reg[2] ,
    \xor_ln124_45_reg_22980_reg[1] ,
    \trunc_ln134_97_reg_23545_reg[0] ,
    \xor_ln124_91_reg_23689_reg[1] ,
    \x_assign_55_reg_23523_reg[1]_0 ,
    \xor_ln124_45_reg_22980_reg[0] ,
    \xor_ln124_91_reg_23689_reg[0] ,
    \x_assign_55_reg_23523_reg[0] ,
    \xor_ln124_174_reg_24294_reg[7] ,
    \xor_ln124_187_reg_24656_reg[7] ,
    \xor_ln124_172_reg_24282_reg[7] ,
    \xor_ln124_174_reg_24294_reg[6] ,
    \xor_ln124_172_reg_24282_reg[6] ,
    \trunc_ln134_259_reg_24858_reg[4] ,
    \xor_ln124_187_reg_24656_reg[5] ,
    \trunc_ln134_259_reg_24858_reg[3] ,
    \xor_ln124_187_reg_24656_reg[4] ,
    \xor_ln124_172_reg_24282_reg[4] ,
    \xor_ln124_174_reg_24294_reg[3] ,
    \xor_ln124_187_reg_24656_reg[3] ,
    \x_assign_151_reg_24826_reg[3] ,
    \xor_ln124_174_reg_24294_reg[1] ,
    \xor_ln124_187_reg_24656_reg[1] ,
    \x_assign_150_reg_24820_reg[1] ,
    \xor_ln124_174_reg_24294_reg[0] ,
    \xor_ln124_187_reg_24656_reg[0] ,
    \x_assign_150_reg_24820_reg[0] ,
    \x_assign_150_reg_24820_reg[0]_0 ,
    \xor_ln124_13_reg_22730_reg[6] ,
    \xor_ln124_14_reg_22762_reg[4] ,
    \or_ln134_20_reg_23205_reg[2] ,
    \reg_1900_reg[6] ,
    \xor_ln124_77_reg_23323_reg[6] ,
    \trunc_ln134_130_reg_23843_reg[3] ,
    \trunc_ln134_134_reg_23865_reg[1] ,
    \ap_CS_fsm_reg[13]_0 ,
    \x_assign_78_reg_23853_reg[2] ,
    \xor_ln124_77_reg_23323_reg[1] ,
    \xor_ln124_77_reg_23323_reg[0] ,
    \trunc_ln134_214_reg_24512_reg[4] ,
    \trunc_ln134_210_reg_24490_reg[2] ,
    \xor_ln124_205_reg_24626_reg[7] ,
    \trunc_ln134_290_reg_25146_reg[4] ,
    \trunc_ln134_294_reg_25168_reg[2] ,
    \reg_1871_reg[7]_0 ,
    \xor_ln124_5_reg_22677_reg[7] ,
    \xor_ln124_5_reg_22677_reg[4] ,
    \trunc_ln134_82_reg_23241_reg[0] ,
    \x_assign_31_reg_23199_reg[0] ,
    \xor_ln124_75_reg_23313_reg[7] ,
    \xor_ln124_75_reg_23313_reg[6] ,
    \xor_ln124_75_reg_23313_reg[4] ,
    \x_assign_78_reg_23853_reg[3] ,
    \x_assign_78_reg_23853_reg[2]_0 ,
    \x_assign_79_reg_23859_reg[0] ,
    \xor_ln124_139_reg_23985_reg[7] ,
    \xor_ln124_139_reg_23985_reg[6] ,
    \xor_ln124_139_reg_23985_reg[5] ,
    \xor_ln124_139_reg_23985_reg[4] ,
    \x_assign_126_reg_24500_reg[2] ,
    \x_assign_127_reg_24506_reg[1] ,
    \x_assign_127_reg_24506_reg[0] ,
    \xor_ln124_203_reg_24616_reg[7] ,
    \xor_ln124_203_reg_24616_reg[6] ,
    \xor_ln124_203_reg_24616_reg[5] ,
    \xor_ln124_203_reg_24616_reg[4] ,
    \xor_ln124_203_reg_24616_reg[2] ,
    \x_assign_175_reg_25162_reg[1] ,
    \x_assign_175_reg_25162_reg[0] ,
    \xor_ln124_29_reg_23045_reg[3] ,
    \xor_ln124_59_reg_23353_reg[0] ,
    \xor_ln124_59_reg_23353_reg[1] ,
    \xor_ln124_29_reg_23045_reg[2] ,
    \xor_ln124_59_reg_23353_reg[4] ,
    \ap_CS_fsm_reg[3] ,
    \xor_ln124_59_reg_23353_reg[6] ,
    \xor_ln124_59_reg_23353_reg[7] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[6]_4 ,
    \ap_CS_fsm_reg[6]_5 ,
    q1_reg_22,
    q2_reg_15,
    ap_clk,
    clefia_s0_ce0,
    clefia_s1_ce3,
    ADDRBWRADDR,
    clefia_s1_ce4,
    ADDRARDADDR,
    clefia_s1_ce2,
    ap_enable_reg_pp0_iter2,
    Q,
    \reg_1834_reg[0] ,
    \reg_1834_reg[0]_0 ,
    \reg_1834_reg[0]_1 ,
    \reg_1858_reg[7] ,
    \reg_1882_reg[0] ,
    \reg_1882_reg[0]_0 ,
    \reg_1842_reg[0] ,
    \reg_1842_reg[0]_0 ,
    \reg_1842_reg[0]_1 ,
    \reg_1842_reg[2] ,
    \reg_1842_reg[7] ,
    ap_enable_reg_pp0_iter1,
    \reg_1889_reg[0] ,
    \reg_1889_reg[0]_0 ,
    \reg_1858_reg[0] ,
    \reg_1822_reg[0] ,
    q1_reg_23,
    q1_reg_24,
    q1_reg_i_43_0,
    q1_reg_i_21_0,
    q4_reg_17,
    q1_reg_i_43_1,
    q4_reg_i_37_0,
    q4_reg_18,
    q2_reg_16,
    q2_reg_17,
    q2_reg_18,
    q2_reg_19,
    q2_reg_i_38_0,
    q2_reg_20,
    q2_reg_i_10_0,
    q2_reg_i_10_1,
    q2_reg_21,
    q2_reg_22,
    q2_reg_23,
    q2_reg_24,
    q2_reg_25,
    q2_reg_26,
    q2_reg_27,
    q2_reg_28,
    q2_reg_i_10_2,
    q2_reg_i_22_0,
    q2_reg_29,
    q2_reg_30,
    q2_reg_31,
    q2_reg_i_14_0,
    q2_reg_32,
    q2_reg_33,
    q4_reg_i_38_0,
    q4_reg_i_56_0,
    q4_reg_i_84_0,
    \xor_ln124_75_reg_23313_reg[7]_0 ,
    or_ln134_61_fu_9801_p3,
    x_assign_90_reg_23729,
    or_ln134_59_fu_9789_p3,
    q4_reg_i_84_1,
    q4_reg_i_48_0,
    \xor_ln124_132_reg_23802_reg[5] ,
    q4_reg_i_56_1,
    \xor_ln124_134_reg_23812_reg[3] ,
    \xor_ln124_134_reg_23812_reg[3]_0 ,
    q1_reg_i_81,
    q1_reg_i_22_0,
    q1_reg_i_81_0,
    q1_reg_i_84_0,
    \xor_ln124_171_reg_24276_reg[7] ,
    x_assign_91_reg_23735,
    q1_reg_i_25_0,
    or_ln134_60_fu_9795_p3,
    q1_reg_i_33_0,
    q1_reg_25,
    q1_reg_i_37_0,
    q1_reg_i_39_0,
    q1_reg_i_47_0,
    q1_reg_26,
    q1_reg_27,
    q1_reg_28,
    q1_reg_29,
    ap_enable_reg_pp0_iter3,
    q4_reg_19,
    q4_reg_i_61_0,
    q4_reg_i_57_0,
    q4_reg_i_49_0,
    q4_reg_i_39_0,
    q4_reg_20,
    q2_reg_34,
    q1_reg_i_51_0,
    q1_reg_i_51_1,
    q2_reg_35,
    q2_reg_36,
    q2_reg_i_37_0,
    q2_reg_37,
    q2_reg_i_29__0_0,
    q2_reg_38,
    q2_reg_39,
    q2_reg_40,
    q2_reg_41,
    q2_reg_42,
    q1_reg_i_70_0,
    q1_reg_i_55_0,
    \xor_ln124_174_reg_24294_reg[2] ,
    x_assign_123_reg_24240,
    \xor_ln124_173_reg_24288_reg[4] ,
    \xor_ln124_173_reg_24288_reg[7] ,
    \x_116_reg_24992_reg[7] ,
    \xor_ln124_45_reg_22980_reg[7]_0 ,
    \xor_ln124_45_reg_22980_reg[4] ,
    \xor_ln124_173_reg_24288_reg[2] ,
    \xor_ln124_173_reg_24288_reg[3] ,
    \xor_ln124_221_reg_25004_reg[7] ,
    \xor_ln124_221_reg_25004_reg[3] ,
    \xor_ln124_93_reg_23701_reg[7] ,
    \xor_ln124_252_reg_25335_reg[7] ,
    \xor_ln124_189_reg_24668_reg[7] ,
    \xor_ln124_125_reg_24037_reg[7] ,
    \xor_ln124_61_reg_23365_reg[7] ,
    \xor_ln124_174_reg_24294_reg[3]_0 ,
    \xor_ln124_171_reg_24276_reg[2] ,
    \xor_ln124_221_reg_25004_reg[4] ,
    \x_116_reg_24992_reg[7]_0 ,
    \x_116_reg_24992_reg[4] ,
    \xor_ln124_91_reg_23689_reg[7]_0 ,
    \xor_ln124_59_reg_23353_reg[7]_0 ,
    \xor_ln124_123_reg_24025_reg[7] ,
    \xor_ln124_187_reg_24656_reg[7]_0 ,
    \xor_ln124_250_reg_25323_reg[7] ,
    \xor_ln124_173_reg_24288_reg[5] ,
    \xor_ln124_221_reg_25004_reg[5] ,
    \xor_ln124_45_reg_22980_reg[5] ,
    \xor_ln124_173_reg_24288_reg[4]_0 ,
    \xor_ln124_171_reg_24276_reg[3] ,
    \xor_ln124_174_reg_24294_reg[4] ,
    \xor_ln124_172_reg_24282_reg[2] ,
    \xor_ln124_171_reg_24276_reg[5] ,
    \xor_ln124_44_reg_22974_reg[3] ,
    \xor_ln124_44_reg_22974_reg[4]_0 ,
    \xor_ln124_44_reg_22974_reg[3]_0 ,
    \xor_ln124_44_reg_22974_reg[4]_1 ,
    \xor_ln124_43_reg_22968_reg[7] ,
    \xor_ln124_45_reg_22980_reg[0]_0 ,
    \xor_ln124_171_reg_24276_reg[0] ,
    \xor_ln124_171_reg_24276_reg[7]_0 ,
    \xor_ln124_171_reg_24276_reg[6] ,
    q1_reg_i_47_1,
    \xor_ln124_100_reg_23466_reg[7] ,
    \xor_ln124_100_reg_23466_reg[7]_0 ,
    x_assign_66_reg_23393,
    x_assign_67_reg_23399,
    or_ln134_45_fu_7529_p3,
    q4_reg_i_38_1,
    q4_reg_i_85_0,
    or_ln134_43_fu_7517_p3,
    or_ln134_44_fu_7523_p3,
    \xor_ln124_102_reg_23476_reg[5] ,
    q4_reg_i_48_1,
    \xor_ln124_102_reg_23476_reg[3] ,
    \xor_ln124_102_reg_23476_reg[3]_0 ,
    q4_reg_i_81_0,
    or_ln134_109_fu_16622_p3,
    or_ln134_107_fu_16610_p3,
    x_assign_162_reg_24696,
    q1_reg_i_86_0,
    x_assign_163_reg_24702,
    \xor_ln124_230_reg_24779_reg[5] ,
    or_ln134_108_fu_16616_p3,
    q4_reg_i_119_0,
    q4_reg_i_119_1,
    \xor_ln124_157_reg_24312_reg[7] ,
    DOBDO,
    \xor_ln124_157_reg_24312_reg[5] ,
    x_assign_65_fu_7081_p3,
    \xor_ln124_296_reg_25554_reg[7] ,
    \xor_ln124_155_reg_24300_reg[4] ,
    \xor_ln124_155_reg_24300_reg[7] ,
    \xor_ln124_294_reg_25544_reg[7] ,
    \xor_ln124_296_reg_25554_reg[1] ,
    \xor_ln124_155_reg_24300_reg[3] ,
    \xor_ln124_155_reg_24300_reg[2] ,
    \xor_ln124_173_reg_24288_reg[7]_0 ,
    \xor_ln124_173_reg_24288_reg[6] ,
    \xor_ln124_173_reg_24288_reg[1] ,
    \xor_ln124_173_reg_24288_reg[0] ,
    \xor_ln124_171_reg_24276_reg[1] ,
    \xor_ln124_294_reg_25544_reg[5] ,
    x_assign_12_reg_22956,
    \xor_ln124_29_reg_23045_reg[7] ,
    \xor_ln124_29_reg_23045_reg[7]_0 ,
    or_ln134_8_fu_4619_p3,
    \xor_ln124_30_reg_23051_reg[7]_0 ,
    x_assign_15_reg_22900,
    or_ln134_5_fu_4529_p3,
    \xor_ln124_28_reg_23039_reg[7] ,
    \xor_ln124_28_reg_23039_reg[7]_0 ,
    \xor_ln124_29_reg_23045_reg[4] ,
    \xor_ln124_30_reg_23051_reg[3] ,
    q2_reg_i_12__0_0,
    q2_reg_i_43_0,
    \xor_ln124_27_reg_23033_reg[7] ,
    x_assign_42_reg_23073,
    x_assign_43_reg_23079,
    or_ln134_29_fu_5257_p3,
    \xor_ln124_70_reg_23156_reg[7] ,
    x_assign_45_reg_23095,
    or_ln134_27_fu_5245_p3,
    q2_reg_i_15__0_0,
    q2_reg_i_20_0,
    or_ln134_28_fu_5251_p3,
    \xor_ln124_68_reg_23146_reg[5] ,
    \xor_ln124_109_reg_23659_reg[7] ,
    q2_reg_i_43_1,
    q1_reg_i_113_0,
    q2_reg_i_33_0,
    q2_reg_i_40_0,
    q1_reg_i_82_0,
    x_assign_138_reg_24365,
    x_assign_139_reg_24371,
    or_ln134_93_fu_14468_p3,
    \xor_ln124_198_reg_24459_reg[7] ,
    or_ln134_91_fu_14456_p3,
    or_ln134_92_fu_14462_p3,
    \xor_ln124_196_reg_24449_reg[5] ,
    \xor_ln124_198_reg_24459_reg[3] ,
    \xor_ln124_198_reg_24459_reg[3]_0 ,
    \xor_ln124_261_reg_25115_reg[7] ,
    x_assign_189_reg_25054,
    x_assign_184_reg_25016,
    or_ln134_125_fu_18888_p3,
    or_ln134_126_fu_18894_p3,
    q1_reg_i_24_0,
    x_assign_186_reg_25032,
    x_assign_187_reg_25038,
    or_ln134_123_fu_18876_p3,
    or_ln134_124_fu_18882_p3,
    \xor_ln124_27_reg_23033_reg[7]_0 ,
    \xor_ln124_109_reg_23659_reg[7]_0 ,
    or_ln134_48_fu_8651_p3,
    x_assign_72_reg_23565,
    x_assign_75_reg_23603,
    \xor_ln124_109_reg_23659_reg[7]_1 ,
    or_ln134_35_fu_8469_p3,
    x_assign_55_reg_23523,
    or_ln134_37_fu_8481_p3,
    q1_reg_i_53,
    q1_reg_i_53_0,
    \xor_ln124_108_reg_23654_reg[7] ,
    x_assign_54_reg_23517,
    or_ln134_38_fu_8487_p3,
    \xor_ln124_110_reg_23664_reg[6] ,
    q1_reg_i_57,
    q1_reg_i_61,
    \xor_ln124_109_reg_23659_reg[5] ,
    \xor_ln124_109_reg_23659_reg[4] ,
    \xor_ln124_109_reg_23659_reg[4]_0 ,
    \xor_ln124_109_reg_23659_reg[4]_1 ,
    q1_reg_i_65,
    q1_reg_i_112_0,
    \xor_ln124_109_reg_23659_reg[3] ,
    \xor_ln124_109_reg_23659_reg[3]_0 ,
    q2_reg_i_29__0_1,
    q1_reg_i_69,
    q2_reg_i_37_1,
    q1_reg_i_77,
    q1_reg_i_81_1,
    \xor_ln124_174_reg_24294_reg[7]_0 ,
    or_ln134_69_fu_12794_p3,
    or_ln134_67_fu_12782_p3,
    x_assign_102_reg_24177,
    \xor_ln124_172_reg_24282_reg[7]_0 ,
    x_assign_103_reg_24183,
    or_ln134_68_fu_12788_p3,
    \xor_ln124_172_reg_24282_reg[5] ,
    \xor_ln124_174_reg_24294_reg[3]_1 ,
    \xor_ln124_174_reg_24294_reg[3]_2 ,
    q4_reg_i_34_0,
    x_assign_168_reg_24868,
    x_assign_171_reg_24906,
    x_assign_170_reg_24890,
    q2_reg_i_10_3,
    \xor_ln124_238_reg_24967_reg[7] ,
    or_ln134_101_fu_17574_p3,
    or_ln134_99_fu_17562_p3,
    x_assign_150_reg_24820,
    q1_reg_30,
    \xor_ln124_236_reg_24957_reg[7]_0 ,
    x_assign_151_reg_24826,
    or_ln134_112_fu_17744_p3,
    q4_reg_i_44_0,
    \xor_ln124_238_reg_24967_reg[5] ,
    q1_reg_31,
    q4_reg_i_105_0,
    q4_reg_i_105_1,
    or_ln134_100_fu_17568_p3,
    \xor_ln124_237_reg_24962_reg[3] ,
    \xor_ln124_238_reg_24967_reg[3] ,
    \xor_ln124_238_reg_24967_reg[3]_0 ,
    q2_reg_i_30_0,
    q1_reg_i_70_1,
    \xor_ln124_237_reg_24962_reg[0] ,
    q4_reg_21,
    x_assign_201_reg_25483,
    or_ln134_131_fu_21773_p3,
    or_ln134_133_fu_21785_p3,
    x_assign_198_reg_25461,
    \xor_ln124_275_reg_25509_reg[7] ,
    x_assign_199_reg_25467,
    or_ln134_132_fu_21779_p3,
    \xor_ln124_275_reg_25509_reg[5] ,
    \xor_ln124_277_reg_25519_reg[3] ,
    \xor_ln124_107_reg_23649_reg[5] ,
    \xor_ln124_268_reg_25293_reg[7] ,
    or_ln134_47_fu_8645_p3,
    mem_reg_0_3_7_7_i_1,
    q1_reg_i_23_0,
    or_ln134_111_fu_17738_p3,
    \xor_ln124_235_reg_24952_reg[6] ,
    q1_reg_i_30_0,
    \xor_ln124_235_reg_24952_reg[4] ,
    \xor_ln124_235_reg_24952_reg[3] ,
    q1_reg_i_41_0,
    \xor_ln124_235_reg_24952_reg[1] ,
    x_assign_73_reg_23571,
    or_ln134_32_fu_6379_p3,
    x_assign_48_reg_23229,
    x_assign_51_reg_23267,
    \xor_ln124_77_reg_23323_reg[6]_0 ,
    \xor_ln124_205_reg_24626_reg[7]_0 ,
    or_ln134_19_reg_23187,
    x_assign_31_reg_23199,
    or_ln134_21_reg_23217,
    q4_reg_i_52_0,
    q4_reg_i_52_1,
    q4_reg_i_52_2,
    \xor_ln124_78_reg_23328_reg[4] ,
    or_ln134_22_reg_23223,
    q1_reg_i_114_0,
    \xor_ln124_75_reg_23313_reg[4]_0 ,
    \xor_ln124_77_reg_23323_reg[3] ,
    \xor_ln124_77_reg_23323_reg[3]_0 ,
    q4_reg_i_64_0,
    q4_reg_i_69_0,
    or_ln134_64_fu_10923_p3,
    x_assign_96_reg_23901,
    x_assign_99_reg_23939,
    \xor_ln124_142_reg_24000_reg[7] ,
    or_ln134_53_fu_10753_p3,
    or_ln134_51_fu_10741_p3,
    or_ln134_54_fu_10759_p3,
    \xor_ln124_141_reg_23995_reg[6]_0 ,
    x_assign_79_reg_23859,
    \xor_ln124_141_reg_23995_reg[4] ,
    \xor_ln124_141_reg_23995_reg[4]_0 ,
    \xor_ln124_141_reg_23995_reg[4]_1 ,
    q1_reg_i_37_1,
    \xor_ln124_141_reg_23995_reg[2] ,
    \xor_ln124_141_reg_23995_reg[2]_0 ,
    x_assign_78_reg_23853,
    \xor_ln124_140_reg_23990_reg[2] ,
    x_assign_146_reg_24554,
    x_assign_144_reg_24532,
    x_assign_147_reg_24570,
    \xor_ln124_205_reg_24626_reg[7]_1 ,
    or_ln134_83_fu_15290_p3,
    or_ln134_84_fu_15296_p3,
    or_ln134_85_fu_15302_p3,
    or_ln134_96_fu_15472_p3,
    q4_reg_i_104_0,
    q4_reg_i_104_1,
    \xor_ln124_205_reg_24626_reg[3] ,
    \xor_ln124_205_reg_24626_reg[3]_0 ,
    x_assign_127_reg_24506,
    or_ln134_129_fu_20016_p3,
    x_assign_192_reg_25204,
    x_assign_194_reg_25226,
    \xor_ln124_268_reg_25293_reg[7]_0 ,
    or_ln134_115_fu_19828_p3,
    or_ln134_116_fu_19834_p3,
    x_assign_177_reg_25178,
    or_ln134_128_fu_20010_p3,
    or_ln134_117_fu_19840_p3,
    q4_reg_i_106_0,
    q2_reg_43,
    x_assign_175_reg_25162,
    x_assign_195_reg_25242,
    or_ln134_31_fu_6373_p3,
    \xor_ln124_75_reg_23313_reg[7]_1 ,
    \xor_ln124_75_reg_23313_reg[7]_2 ,
    x_assign_30_reg_23193,
    q1_reg_i_25_1,
    q1_reg_32,
    \xor_ln124_75_reg_23313_reg[5] ,
    q1_reg_i_37_2,
    q1_reg_i_39_1,
    q1_reg_i_43_2,
    x_assign_49_reg_23235,
    or_ln134_63_fu_10917_p3,
    \xor_ln124_139_reg_23985_reg[7]_0 ,
    q1_reg_i_29_0,
    q1_reg_i_43_3,
    x_assign_97_reg_23907,
    or_ln134_95_fu_15466_p3,
    \xor_ln124_203_reg_24616_reg[7]_0 ,
    x_assign_126_reg_24500,
    or_ln134_127_fu_20004_p3,
    q3_reg,
    x_assign_174_reg_25156,
    q1_reg_i_53_1,
    q1_reg_i_53_2,
    q1_reg_33,
    q1_reg_34,
    q1_reg_35,
    q1_reg_36,
    q1_reg_37,
    q1_reg_38,
    q4_reg_i_53_0);
  output [7:0]q1_reg_0;
  output [7:0]q1_reg_1;
  output [4:0]DOADO;
  output [7:0]q4_reg_0;
  output [7:0]q2_reg_0;
  output [7:0]D;
  output [7:0]\ap_CS_fsm_reg[12] ;
  output [7:0]q4_reg_1;
  output [7:0]q1_reg_2;
  output [7:0]q4_reg_2;
  output [7:0]q1_reg_3;
  output [7:0]q1_reg_4;
  output ap_enable_reg_pp0_iter3_reg;
  output [7:0]\xor_ln124_236_reg_24957_reg[7] ;
  output [2:0]\xor_ln124_156_reg_24306_reg[5] ;
  output \x_assign_103_reg_24183_reg[1] ;
  output [5:0]\xor_ln124_158_reg_24318_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [3:0]\trunc_ln134_339_reg_25499_reg[2] ;
  output \xor_ln124_108_reg_23654_reg[4] ;
  output \xor_ln124_108_reg_23654_reg[5] ;
  output \x_assign_102_reg_24177_reg[4] ;
  output \x_assign_102_reg_24177_reg[5] ;
  output \x_assign_102_reg_24177_reg[3] ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_2;
  output ap_enable_reg_pp0_iter2_reg_3;
  output [3:0]\trunc_ln134_157_reg_23757_reg[3] ;
  output [6:0]\xor_ln124_92_reg_23695_reg[6] ;
  output \xor_ln124_43_reg_22968_reg[5] ;
  output \ap_CS_fsm_reg[13] ;
  output \x_assign_55_reg_23523_reg[1] ;
  output \reg_1877_reg[7] ;
  output [5:0]\xor_ln124_220_reg_24998_reg[5] ;
  output \reg_1877_reg[4] ;
  output [3:0]\reg_1877_reg[6] ;
  output \x_assign_174_reg_25156_reg[3] ;
  output \trunc_ln134_324_reg_25232_reg[2] ;
  output \x_116_reg_24992_reg[6] ;
  output \x_assign_174_reg_25156_reg[2] ;
  output [1:0]\reg_1900_reg[7] ;
  output [3:0]\xor_ln124_222_reg_25010_reg[7] ;
  output \xor_ln124_205_reg_24626_reg[6] ;
  output \trunc_ln134_290_reg_25146_reg[3] ;
  output \trunc_ln134_294_reg_25168_reg[1] ;
  output \xor_ln124_205_reg_24626_reg[1] ;
  output [1:0]\reg_1900_reg[3] ;
  output \xor_ln124_205_reg_24626_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output [5:0]\reg_1871_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg_4;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \xor_ln124_78_reg_23328_reg[7] ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output \xor_ln124_46_reg_22986_reg[6] ;
  output \trunc_ln134_99_reg_23555_reg[4] ;
  output \xor_ln124_46_reg_22986_reg[0] ;
  output \xor_ln124_46_reg_22986_reg[2] ;
  output \trunc_ln134_99_reg_23555_reg[3] ;
  output ap_enable_reg_pp0_iter2_reg_5;
  output [7:0]\x_assign_123_reg_24240_reg[7] ;
  output q1_reg_5;
  output q2_reg_1;
  output [7:0]q2_reg_2;
  output [1:0]q1_reg_6;
  output q2_reg_3;
  output [7:0]q1_reg_7;
  output [3:0]q1_reg_8;
  output q1_reg_9;
  output q2_reg_4;
  output [7:0]\xor_ln124_197_reg_24454_reg[7] ;
  output [7:0]\xor_ln124_69_reg_23151_reg[7] ;
  output [7:0]\xor_ln124_229_reg_24774_reg[7] ;
  output [7:0]\xor_ln124_165_reg_24144_reg[7] ;
  output [7:0]\xor_ln124_101_reg_23471_reg[7] ;
  output [7:0]\xor_ln124_37_reg_22921_reg[7] ;
  output q2_reg_5;
  output [6:0]\reg_1864_reg[7] ;
  output q1_reg_10;
  output q1_reg_11;
  output q2_reg_6;
  output [5:0]\xor_ln124_195_reg_24444_reg[7] ;
  output [5:0]\xor_ln124_67_reg_23141_reg[7] ;
  output [5:0]\xor_ln124_35_reg_22916_reg[7] ;
  output [5:0]\xor_ln124_99_reg_23461_reg[7] ;
  output [5:0]\xor_ln124_163_reg_24133_reg[7] ;
  output [5:0]\xor_ln124_227_reg_24764_reg[7] ;
  output q1_reg_12;
  output q2_reg_7;
  output [1:0]q1_reg_13;
  output [2:0]q2_reg_8;
  output [1:0]\xor_ln124_20_reg_22846_reg[4] ;
  output [4:0]q2_reg_9;
  output [4:0]\xor_ln124_30_reg_23051_reg[7] ;
  output [3:0]\xor_ln124_60_reg_23359_reg[7] ;
  output [4:0]\xor_ln124_62_reg_23371_reg[6] ;
  output [4:0]\reg_1900_reg[7]_0 ;
  output \or_ln134_20_reg_23205_reg[3] ;
  output [0:0]\reg_1877_reg[2] ;
  output \xor_ln124_141_reg_23995_reg[7] ;
  output \xor_ln124_141_reg_23995_reg[6] ;
  output [2:0]\trunc_ln134_277_reg_24724_reg[4] ;
  output [3:0]\xor_ln124_188_reg_24662_reg[5] ;
  output \trunc_ln134_214_reg_24512_reg[3] ;
  output \x_assign_126_reg_24500_reg[3] ;
  output \trunc_ln134_210_reg_24490_reg[1] ;
  output \xor_ln124_141_reg_23995_reg[1] ;
  output \xor_ln124_141_reg_23995_reg[0] ;
  output [7:0]q1_reg_14;
  output q1_reg_15;
  output [7:0]q2_reg_10;
  output q1_reg_16;
  output q4_reg_3;
  output [7:0]q4_reg_4;
  output [7:0]q2_reg_11;
  output [3:0]q1_reg_17;
  output q4_reg_5;
  output q1_reg_18;
  output q1_reg_19;
  output q4_reg_6;
  output [1:0]q1_reg_20;
  output q1_reg_21;
  output q4_reg_7;
  output q4_reg_8;
  output q2_reg_12;
  output [2:0]q2_reg_13;
  output q2_reg_14;
  output [7:0]q4_reg_9;
  output [7:0]q4_reg_10;
  output [7:0]\ct_load_1_reg_22446_reg[7] ;
  output q4_reg_11;
  output [1:0]q4_reg_12;
  output [2:0]q4_reg_13;
  output ap_enable_reg_pp0_iter1_reg_2;
  output ap_enable_reg_pp0_iter1_reg_3;
  output [2:0]\xor_ln124_28_reg_23039_reg[5] ;
  output [1:0]q4_reg_14;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter1_reg_4;
  output [7:0]\ct_load_reg_22431_pp0_iter1_reg_reg[7] ;
  output [2:0]q4_reg_15;
  output [2:0]q4_reg_16;
  output \xor_ln124_45_reg_22980_reg[7] ;
  output \xor_ln124_91_reg_23689_reg[7] ;
  output \xor_ln124_44_reg_22974_reg[7] ;
  output \xor_ln124_45_reg_22980_reg[6] ;
  output \xor_ln124_91_reg_23689_reg[6] ;
  output \xor_ln124_44_reg_22974_reg[6] ;
  output \xor_ln124_91_reg_23689_reg[5] ;
  output \xor_ln124_44_reg_22974_reg[5] ;
  output \trunc_ln134_90_reg_23507_reg[4] ;
  output \xor_ln124_91_reg_23689_reg[4] ;
  output \xor_ln124_44_reg_22974_reg[4] ;
  output \trunc_ln134_94_reg_23529_reg[2] ;
  output \trunc_ln134_97_reg_23545_reg[2] ;
  output \xor_ln124_91_reg_23689_reg[3] ;
  output \x_assign_54_reg_23517_reg[3] ;
  output \xor_ln124_45_reg_22980_reg[2] ;
  output \xor_ln124_45_reg_22980_reg[1] ;
  output \trunc_ln134_97_reg_23545_reg[0] ;
  output \xor_ln124_91_reg_23689_reg[1] ;
  output \x_assign_55_reg_23523_reg[1]_0 ;
  output \xor_ln124_45_reg_22980_reg[0] ;
  output \xor_ln124_91_reg_23689_reg[0] ;
  output \x_assign_55_reg_23523_reg[0] ;
  output \xor_ln124_174_reg_24294_reg[7] ;
  output \xor_ln124_187_reg_24656_reg[7] ;
  output \xor_ln124_172_reg_24282_reg[7] ;
  output \xor_ln124_174_reg_24294_reg[6] ;
  output \xor_ln124_172_reg_24282_reg[6] ;
  output \trunc_ln134_259_reg_24858_reg[4] ;
  output \xor_ln124_187_reg_24656_reg[5] ;
  output \trunc_ln134_259_reg_24858_reg[3] ;
  output \xor_ln124_187_reg_24656_reg[4] ;
  output \xor_ln124_172_reg_24282_reg[4] ;
  output \xor_ln124_174_reg_24294_reg[3] ;
  output \xor_ln124_187_reg_24656_reg[3] ;
  output \x_assign_151_reg_24826_reg[3] ;
  output \xor_ln124_174_reg_24294_reg[1] ;
  output \xor_ln124_187_reg_24656_reg[1] ;
  output \x_assign_150_reg_24820_reg[1] ;
  output \xor_ln124_174_reg_24294_reg[0] ;
  output \xor_ln124_187_reg_24656_reg[0] ;
  output \x_assign_150_reg_24820_reg[0] ;
  output \x_assign_150_reg_24820_reg[0]_0 ;
  output \xor_ln124_13_reg_22730_reg[6] ;
  output \xor_ln124_14_reg_22762_reg[4] ;
  output \or_ln134_20_reg_23205_reg[2] ;
  output [3:0]\reg_1900_reg[6] ;
  output \xor_ln124_77_reg_23323_reg[6] ;
  output \trunc_ln134_130_reg_23843_reg[3] ;
  output \trunc_ln134_134_reg_23865_reg[1] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \x_assign_78_reg_23853_reg[2] ;
  output \xor_ln124_77_reg_23323_reg[1] ;
  output \xor_ln124_77_reg_23323_reg[0] ;
  output \trunc_ln134_214_reg_24512_reg[4] ;
  output \trunc_ln134_210_reg_24490_reg[2] ;
  output \xor_ln124_205_reg_24626_reg[7] ;
  output \trunc_ln134_290_reg_25146_reg[4] ;
  output \trunc_ln134_294_reg_25168_reg[2] ;
  output [3:0]\reg_1871_reg[7]_0 ;
  output \xor_ln124_5_reg_22677_reg[7] ;
  output \xor_ln124_5_reg_22677_reg[4] ;
  output \trunc_ln134_82_reg_23241_reg[0] ;
  output \x_assign_31_reg_23199_reg[0] ;
  output \xor_ln124_75_reg_23313_reg[7] ;
  output \xor_ln124_75_reg_23313_reg[6] ;
  output \xor_ln124_75_reg_23313_reg[4] ;
  output \x_assign_78_reg_23853_reg[3] ;
  output \x_assign_78_reg_23853_reg[2]_0 ;
  output \x_assign_79_reg_23859_reg[0] ;
  output \xor_ln124_139_reg_23985_reg[7] ;
  output \xor_ln124_139_reg_23985_reg[6] ;
  output \xor_ln124_139_reg_23985_reg[5] ;
  output \xor_ln124_139_reg_23985_reg[4] ;
  output \x_assign_126_reg_24500_reg[2] ;
  output \x_assign_127_reg_24506_reg[1] ;
  output \x_assign_127_reg_24506_reg[0] ;
  output \xor_ln124_203_reg_24616_reg[7] ;
  output \xor_ln124_203_reg_24616_reg[6] ;
  output \xor_ln124_203_reg_24616_reg[5] ;
  output \xor_ln124_203_reg_24616_reg[4] ;
  output \xor_ln124_203_reg_24616_reg[2] ;
  output \x_assign_175_reg_25162_reg[1] ;
  output \x_assign_175_reg_25162_reg[0] ;
  output \xor_ln124_29_reg_23045_reg[3] ;
  output \xor_ln124_59_reg_23353_reg[0] ;
  output \xor_ln124_59_reg_23353_reg[1] ;
  output \xor_ln124_29_reg_23045_reg[2] ;
  output \xor_ln124_59_reg_23353_reg[4] ;
  output \ap_CS_fsm_reg[3] ;
  output \xor_ln124_59_reg_23353_reg[6] ;
  output \xor_ln124_59_reg_23353_reg[7] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[6]_4 ;
  output \ap_CS_fsm_reg[6]_5 ;
  output q1_reg_22;
  output q2_reg_15;
  input ap_clk;
  input clefia_s0_ce0;
  input clefia_s1_ce3;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce4;
  input [7:0]ADDRARDADDR;
  input clefia_s1_ce2;
  input ap_enable_reg_pp0_iter2;
  input [15:0]Q;
  input \reg_1834_reg[0] ;
  input \reg_1834_reg[0]_0 ;
  input \reg_1834_reg[0]_1 ;
  input \reg_1858_reg[7] ;
  input \reg_1882_reg[0] ;
  input \reg_1882_reg[0]_0 ;
  input \reg_1842_reg[0] ;
  input \reg_1842_reg[0]_0 ;
  input \reg_1842_reg[0]_1 ;
  input \reg_1842_reg[2] ;
  input \reg_1842_reg[7] ;
  input ap_enable_reg_pp0_iter1;
  input \reg_1889_reg[0] ;
  input \reg_1889_reg[0]_0 ;
  input \reg_1858_reg[0] ;
  input \reg_1822_reg[0] ;
  input q1_reg_23;
  input q1_reg_24;
  input q1_reg_i_43_0;
  input [7:0]q1_reg_i_21_0;
  input q4_reg_17;
  input q1_reg_i_43_1;
  input [7:0]q4_reg_i_37_0;
  input q4_reg_18;
  input [7:0]q2_reg_16;
  input q2_reg_17;
  input q2_reg_18;
  input q2_reg_19;
  input q2_reg_i_38_0;
  input q2_reg_20;
  input [7:0]q2_reg_i_10_0;
  input [7:0]q2_reg_i_10_1;
  input q2_reg_21;
  input q2_reg_22;
  input q2_reg_23;
  input q2_reg_24;
  input q2_reg_25;
  input q2_reg_26;
  input q2_reg_27;
  input q2_reg_28;
  input [7:0]q2_reg_i_10_2;
  input q2_reg_i_22_0;
  input q2_reg_29;
  input q2_reg_30;
  input q2_reg_31;
  input q2_reg_i_14_0;
  input q2_reg_32;
  input q2_reg_33;
  input q4_reg_i_38_0;
  input q4_reg_i_56_0;
  input [7:0]q4_reg_i_84_0;
  input [7:0]\xor_ln124_75_reg_23313_reg[7]_0 ;
  input [7:0]or_ln134_61_fu_9801_p3;
  input [7:0]x_assign_90_reg_23729;
  input [3:0]or_ln134_59_fu_9789_p3;
  input [7:0]q4_reg_i_84_1;
  input q4_reg_i_48_0;
  input [3:0]\xor_ln124_132_reg_23802_reg[5] ;
  input q4_reg_i_56_1;
  input [3:0]\xor_ln124_134_reg_23812_reg[3] ;
  input [3:0]\xor_ln124_134_reg_23812_reg[3]_0 ;
  input q1_reg_i_81;
  input q1_reg_i_22_0;
  input q1_reg_i_81_0;
  input [7:0]q1_reg_i_84_0;
  input [7:0]\xor_ln124_171_reg_24276_reg[7] ;
  input [5:0]x_assign_91_reg_23735;
  input q1_reg_i_25_0;
  input [1:0]or_ln134_60_fu_9795_p3;
  input q1_reg_i_33_0;
  input q1_reg_25;
  input q1_reg_i_37_0;
  input q1_reg_i_39_0;
  input q1_reg_i_47_0;
  input [7:0]q1_reg_26;
  input q1_reg_27;
  input [7:0]q1_reg_28;
  input q1_reg_29;
  input ap_enable_reg_pp0_iter3;
  input q4_reg_19;
  input q4_reg_i_61_0;
  input q4_reg_i_57_0;
  input q4_reg_i_49_0;
  input q4_reg_i_39_0;
  input [7:0]q4_reg_20;
  input q2_reg_34;
  input [7:0]q1_reg_i_51_0;
  input [7:0]q1_reg_i_51_1;
  input q2_reg_35;
  input [7:0]q2_reg_36;
  input q2_reg_i_37_0;
  input q2_reg_37;
  input q2_reg_i_29__0_0;
  input q2_reg_38;
  input q2_reg_39;
  input q2_reg_40;
  input [7:0]q2_reg_41;
  input q2_reg_42;
  input q1_reg_i_70_0;
  input q1_reg_i_55_0;
  input \xor_ln124_174_reg_24294_reg[2] ;
  input [7:0]x_assign_123_reg_24240;
  input [2:0]\xor_ln124_173_reg_24288_reg[4] ;
  input [7:0]\xor_ln124_173_reg_24288_reg[7] ;
  input [7:0]\x_116_reg_24992_reg[7] ;
  input [7:0]\xor_ln124_45_reg_22980_reg[7]_0 ;
  input [2:0]\xor_ln124_45_reg_22980_reg[4] ;
  input \xor_ln124_173_reg_24288_reg[2] ;
  input \xor_ln124_173_reg_24288_reg[3] ;
  input [7:0]\xor_ln124_221_reg_25004_reg[7] ;
  input \xor_ln124_221_reg_25004_reg[3] ;
  input [7:0]\xor_ln124_93_reg_23701_reg[7] ;
  input [7:0]\xor_ln124_252_reg_25335_reg[7] ;
  input [7:0]\xor_ln124_189_reg_24668_reg[7] ;
  input [7:0]\xor_ln124_125_reg_24037_reg[7] ;
  input [7:0]\xor_ln124_61_reg_23365_reg[7] ;
  input [0:0]\xor_ln124_174_reg_24294_reg[3]_0 ;
  input \xor_ln124_171_reg_24276_reg[2] ;
  input \xor_ln124_221_reg_25004_reg[4] ;
  input [5:0]\x_116_reg_24992_reg[7]_0 ;
  input \x_116_reg_24992_reg[4] ;
  input [5:0]\xor_ln124_91_reg_23689_reg[7]_0 ;
  input [5:0]\xor_ln124_59_reg_23353_reg[7]_0 ;
  input [5:0]\xor_ln124_123_reg_24025_reg[7] ;
  input [5:0]\xor_ln124_187_reg_24656_reg[7]_0 ;
  input [5:0]\xor_ln124_250_reg_25323_reg[7] ;
  input \xor_ln124_173_reg_24288_reg[5] ;
  input \xor_ln124_221_reg_25004_reg[5] ;
  input \xor_ln124_45_reg_22980_reg[5] ;
  input \xor_ln124_173_reg_24288_reg[4]_0 ;
  input \xor_ln124_171_reg_24276_reg[3] ;
  input \xor_ln124_174_reg_24294_reg[4] ;
  input \xor_ln124_172_reg_24282_reg[2] ;
  input \xor_ln124_171_reg_24276_reg[5] ;
  input [2:0]\xor_ln124_44_reg_22974_reg[3] ;
  input [1:0]\xor_ln124_44_reg_22974_reg[4]_0 ;
  input \xor_ln124_44_reg_22974_reg[3]_0 ;
  input \xor_ln124_44_reg_22974_reg[4]_1 ;
  input [4:0]\xor_ln124_43_reg_22968_reg[7] ;
  input [3:0]\xor_ln124_45_reg_22980_reg[0]_0 ;
  input \xor_ln124_171_reg_24276_reg[0] ;
  input \xor_ln124_171_reg_24276_reg[7]_0 ;
  input \xor_ln124_171_reg_24276_reg[6] ;
  input q1_reg_i_47_1;
  input [7:0]\xor_ln124_100_reg_23466_reg[7] ;
  input [7:0]\xor_ln124_100_reg_23466_reg[7]_0 ;
  input [7:0]x_assign_66_reg_23393;
  input [5:0]x_assign_67_reg_23399;
  input [7:0]or_ln134_45_fu_7529_p3;
  input q4_reg_i_38_1;
  input [7:0]q4_reg_i_85_0;
  input [3:0]or_ln134_43_fu_7517_p3;
  input [1:0]or_ln134_44_fu_7523_p3;
  input [3:0]\xor_ln124_102_reg_23476_reg[5] ;
  input q4_reg_i_48_1;
  input [3:0]\xor_ln124_102_reg_23476_reg[3] ;
  input [3:0]\xor_ln124_102_reg_23476_reg[3]_0 ;
  input [7:0]q4_reg_i_81_0;
  input [7:0]or_ln134_109_fu_16622_p3;
  input [3:0]or_ln134_107_fu_16610_p3;
  input [7:0]x_assign_162_reg_24696;
  input [7:0]q1_reg_i_86_0;
  input [5:0]x_assign_163_reg_24702;
  input [3:0]\xor_ln124_230_reg_24779_reg[5] ;
  input [1:0]or_ln134_108_fu_16616_p3;
  input [2:0]q4_reg_i_119_0;
  input [2:0]q4_reg_i_119_1;
  input [7:0]\xor_ln124_157_reg_24312_reg[7] ;
  input [7:0]DOBDO;
  input \xor_ln124_157_reg_24312_reg[5] ;
  input [2:0]x_assign_65_fu_7081_p3;
  input [7:0]\xor_ln124_296_reg_25554_reg[7] ;
  input \xor_ln124_155_reg_24300_reg[4] ;
  input [7:0]\xor_ln124_155_reg_24300_reg[7] ;
  input [7:0]\xor_ln124_294_reg_25544_reg[7] ;
  input [7:0]\xor_ln124_296_reg_25554_reg[1] ;
  input \xor_ln124_155_reg_24300_reg[3] ;
  input [0:0]\xor_ln124_155_reg_24300_reg[2] ;
  input \xor_ln124_173_reg_24288_reg[7]_0 ;
  input \xor_ln124_173_reg_24288_reg[6] ;
  input \xor_ln124_173_reg_24288_reg[1] ;
  input \xor_ln124_173_reg_24288_reg[0] ;
  input \xor_ln124_171_reg_24276_reg[1] ;
  input \xor_ln124_294_reg_25544_reg[5] ;
  input [7:0]x_assign_12_reg_22956;
  input [7:0]\xor_ln124_29_reg_23045_reg[7] ;
  input [7:0]\xor_ln124_29_reg_23045_reg[7]_0 ;
  input [6:0]or_ln134_8_fu_4619_p3;
  input [7:0]\xor_ln124_30_reg_23051_reg[7]_0 ;
  input [3:0]x_assign_15_reg_22900;
  input [7:0]or_ln134_5_fu_4529_p3;
  input [7:0]\xor_ln124_28_reg_23039_reg[7] ;
  input [7:0]\xor_ln124_28_reg_23039_reg[7]_0 ;
  input [2:0]\xor_ln124_29_reg_23045_reg[4] ;
  input [2:0]\xor_ln124_30_reg_23051_reg[3] ;
  input q2_reg_i_12__0_0;
  input [7:0]q2_reg_i_43_0;
  input [7:0]\xor_ln124_27_reg_23033_reg[7] ;
  input [7:0]x_assign_42_reg_23073;
  input [5:0]x_assign_43_reg_23079;
  input [5:0]or_ln134_29_fu_5257_p3;
  input [7:0]\xor_ln124_70_reg_23156_reg[7] ;
  input [5:0]x_assign_45_reg_23095;
  input [3:0]or_ln134_27_fu_5245_p3;
  input q2_reg_i_15__0_0;
  input q2_reg_i_20_0;
  input [1:0]or_ln134_28_fu_5251_p3;
  input [3:0]\xor_ln124_68_reg_23146_reg[5] ;
  input [7:0]\xor_ln124_109_reg_23659_reg[7] ;
  input [7:0]q2_reg_i_43_1;
  input [3:0]q1_reg_i_113_0;
  input q2_reg_i_33_0;
  input q2_reg_i_40_0;
  input [7:0]q1_reg_i_82_0;
  input [7:0]x_assign_138_reg_24365;
  input [5:0]x_assign_139_reg_24371;
  input [7:0]or_ln134_93_fu_14468_p3;
  input [7:0]\xor_ln124_198_reg_24459_reg[7] ;
  input [3:0]or_ln134_91_fu_14456_p3;
  input [1:0]or_ln134_92_fu_14462_p3;
  input [3:0]\xor_ln124_196_reg_24449_reg[5] ;
  input [3:0]\xor_ln124_198_reg_24459_reg[3] ;
  input [3:0]\xor_ln124_198_reg_24459_reg[3]_0 ;
  input [7:0]\xor_ln124_261_reg_25115_reg[7] ;
  input [4:0]x_assign_189_reg_25054;
  input [4:0]x_assign_184_reg_25016;
  input [6:0]or_ln134_125_fu_18888_p3;
  input [4:0]or_ln134_126_fu_18894_p3;
  input [7:0]q1_reg_i_24_0;
  input [6:0]x_assign_186_reg_25032;
  input [5:0]x_assign_187_reg_25038;
  input [2:0]or_ln134_123_fu_18876_p3;
  input [1:0]or_ln134_124_fu_18882_p3;
  input [7:0]\xor_ln124_27_reg_23033_reg[7]_0 ;
  input [7:0]\xor_ln124_109_reg_23659_reg[7]_0 ;
  input [7:0]or_ln134_48_fu_8651_p3;
  input [7:0]x_assign_72_reg_23565;
  input [4:0]x_assign_75_reg_23603;
  input [7:0]\xor_ln124_109_reg_23659_reg[7]_1 ;
  input [6:0]or_ln134_35_fu_8469_p3;
  input [6:0]x_assign_55_reg_23523;
  input [7:0]or_ln134_37_fu_8481_p3;
  input q1_reg_i_53;
  input [7:0]q1_reg_i_53_0;
  input [6:0]\xor_ln124_108_reg_23654_reg[7] ;
  input [4:0]x_assign_54_reg_23517;
  input [5:0]or_ln134_38_fu_8487_p3;
  input [6:0]\xor_ln124_110_reg_23664_reg[6] ;
  input q1_reg_i_57;
  input q1_reg_i_61;
  input [2:0]\xor_ln124_109_reg_23659_reg[5] ;
  input \xor_ln124_109_reg_23659_reg[4] ;
  input [2:0]\xor_ln124_109_reg_23659_reg[4]_0 ;
  input [2:0]\xor_ln124_109_reg_23659_reg[4]_1 ;
  input q1_reg_i_65;
  input [2:0]q1_reg_i_112_0;
  input [3:0]\xor_ln124_109_reg_23659_reg[3] ;
  input [3:0]\xor_ln124_109_reg_23659_reg[3]_0 ;
  input q2_reg_i_29__0_1;
  input q1_reg_i_69;
  input q2_reg_i_37_1;
  input q1_reg_i_77;
  input q1_reg_i_81_1;
  input [7:0]\xor_ln124_174_reg_24294_reg[7]_0 ;
  input [7:0]or_ln134_69_fu_12794_p3;
  input [3:0]or_ln134_67_fu_12782_p3;
  input [7:0]x_assign_102_reg_24177;
  input [7:0]\xor_ln124_172_reg_24282_reg[7]_0 ;
  input [5:0]x_assign_103_reg_24183;
  input [1:0]or_ln134_68_fu_12788_p3;
  input [3:0]\xor_ln124_172_reg_24282_reg[5] ;
  input [3:0]\xor_ln124_174_reg_24294_reg[3]_1 ;
  input [3:0]\xor_ln124_174_reg_24294_reg[3]_2 ;
  input q4_reg_i_34_0;
  input [7:0]x_assign_168_reg_24868;
  input [4:0]x_assign_171_reg_24906;
  input [3:0]x_assign_170_reg_24890;
  input [7:0]q2_reg_i_10_3;
  input [6:0]\xor_ln124_238_reg_24967_reg[7] ;
  input [6:0]or_ln134_101_fu_17574_p3;
  input [3:0]or_ln134_99_fu_17562_p3;
  input [6:0]x_assign_150_reg_24820;
  input [7:0]q1_reg_30;
  input [5:0]\xor_ln124_236_reg_24957_reg[7]_0 ;
  input [4:0]x_assign_151_reg_24826;
  input [6:0]or_ln134_112_fu_17744_p3;
  input q4_reg_i_44_0;
  input [2:0]\xor_ln124_238_reg_24967_reg[5] ;
  input q1_reg_31;
  input [2:0]q4_reg_i_105_0;
  input [2:0]q4_reg_i_105_1;
  input [0:0]or_ln134_100_fu_17568_p3;
  input \xor_ln124_237_reg_24962_reg[3] ;
  input [2:0]\xor_ln124_238_reg_24967_reg[3] ;
  input [2:0]\xor_ln124_238_reg_24967_reg[3]_0 ;
  input q2_reg_i_30_0;
  input q1_reg_i_70_1;
  input \xor_ln124_237_reg_24962_reg[0] ;
  input [7:0]q4_reg_21;
  input [5:0]x_assign_201_reg_25483;
  input [3:0]or_ln134_131_fu_21773_p3;
  input [5:0]or_ln134_133_fu_21785_p3;
  input [7:0]x_assign_198_reg_25461;
  input [7:0]\xor_ln124_275_reg_25509_reg[7] ;
  input [5:0]x_assign_199_reg_25467;
  input [1:0]or_ln134_132_fu_21779_p3;
  input [3:0]\xor_ln124_275_reg_25509_reg[5] ;
  input [3:0]\xor_ln124_277_reg_25519_reg[3] ;
  input [1:0]\xor_ln124_107_reg_23649_reg[5] ;
  input [7:0]\xor_ln124_268_reg_25293_reg[7] ;
  input [6:0]or_ln134_47_fu_8645_p3;
  input [7:0]mem_reg_0_3_7_7_i_1;
  input q1_reg_i_23_0;
  input [7:0]or_ln134_111_fu_17738_p3;
  input \xor_ln124_235_reg_24952_reg[6] ;
  input q1_reg_i_30_0;
  input \xor_ln124_235_reg_24952_reg[4] ;
  input \xor_ln124_235_reg_24952_reg[3] ;
  input q1_reg_i_41_0;
  input \xor_ln124_235_reg_24952_reg[1] ;
  input [0:0]x_assign_73_reg_23571;
  input [7:0]or_ln134_32_fu_6379_p3;
  input [7:0]x_assign_48_reg_23229;
  input [4:0]x_assign_51_reg_23267;
  input [2:0]\xor_ln124_77_reg_23323_reg[6]_0 ;
  input [7:0]\xor_ln124_205_reg_24626_reg[7]_0 ;
  input [5:0]or_ln134_19_reg_23187;
  input [4:0]x_assign_31_reg_23199;
  input [2:0]or_ln134_21_reg_23217;
  input q4_reg_i_52_0;
  input [2:0]q4_reg_i_52_1;
  input [2:0]q4_reg_i_52_2;
  input [0:0]\xor_ln124_78_reg_23328_reg[4] ;
  input [1:0]or_ln134_22_reg_23223;
  input [2:0]q1_reg_i_114_0;
  input [2:0]\xor_ln124_75_reg_23313_reg[4]_0 ;
  input [1:0]\xor_ln124_77_reg_23323_reg[3] ;
  input [1:0]\xor_ln124_77_reg_23323_reg[3]_0 ;
  input q4_reg_i_64_0;
  input q4_reg_i_69_0;
  input [7:0]or_ln134_64_fu_10923_p3;
  input [7:0]x_assign_96_reg_23901;
  input [4:0]x_assign_99_reg_23939;
  input [0:0]\xor_ln124_142_reg_24000_reg[7] ;
  input [4:0]or_ln134_53_fu_10753_p3;
  input [6:0]or_ln134_51_fu_10741_p3;
  input [2:0]or_ln134_54_fu_10759_p3;
  input [4:0]\xor_ln124_141_reg_23995_reg[6]_0 ;
  input [6:0]x_assign_79_reg_23859;
  input [2:0]\xor_ln124_141_reg_23995_reg[4] ;
  input [2:0]\xor_ln124_141_reg_23995_reg[4]_0 ;
  input [2:0]\xor_ln124_141_reg_23995_reg[4]_1 ;
  input [2:0]q1_reg_i_37_1;
  input [2:0]\xor_ln124_141_reg_23995_reg[2] ;
  input [2:0]\xor_ln124_141_reg_23995_reg[2]_0 ;
  input [4:0]x_assign_78_reg_23853;
  input [0:0]\xor_ln124_140_reg_23990_reg[2] ;
  input [3:0]x_assign_146_reg_24554;
  input [7:0]x_assign_144_reg_24532;
  input [4:0]x_assign_147_reg_24570;
  input [7:0]\xor_ln124_205_reg_24626_reg[7]_1 ;
  input [7:0]or_ln134_83_fu_15290_p3;
  input [5:0]or_ln134_84_fu_15296_p3;
  input [3:0]or_ln134_85_fu_15302_p3;
  input [6:0]or_ln134_96_fu_15472_p3;
  input [2:0]q4_reg_i_104_0;
  input [2:0]q4_reg_i_104_1;
  input [3:0]\xor_ln124_205_reg_24626_reg[3] ;
  input [3:0]\xor_ln124_205_reg_24626_reg[3]_0 ;
  input [5:0]x_assign_127_reg_24506;
  input [6:0]or_ln134_129_fu_20016_p3;
  input [7:0]x_assign_192_reg_25204;
  input [3:0]x_assign_194_reg_25226;
  input [7:0]\xor_ln124_268_reg_25293_reg[7]_0 ;
  input [7:0]or_ln134_115_fu_19828_p3;
  input [5:0]or_ln134_116_fu_19834_p3;
  input [5:0]x_assign_177_reg_25178;
  input [6:0]or_ln134_128_fu_20010_p3;
  input [1:0]or_ln134_117_fu_19840_p3;
  input [2:0]q4_reg_i_106_0;
  input [3:0]q2_reg_43;
  input [5:0]x_assign_175_reg_25162;
  input [0:0]x_assign_195_reg_25242;
  input [6:0]or_ln134_31_fu_6373_p3;
  input [2:0]\xor_ln124_75_reg_23313_reg[7]_1 ;
  input [5:0]\xor_ln124_75_reg_23313_reg[7]_2 ;
  input [1:0]x_assign_30_reg_23193;
  input q1_reg_i_25_1;
  input q1_reg_32;
  input \xor_ln124_75_reg_23313_reg[5] ;
  input q1_reg_i_37_2;
  input q1_reg_i_39_1;
  input q1_reg_i_43_2;
  input [0:0]x_assign_49_reg_23235;
  input [6:0]or_ln134_63_fu_10917_p3;
  input [5:0]\xor_ln124_139_reg_23985_reg[7]_0 ;
  input q1_reg_i_29_0;
  input q1_reg_i_43_3;
  input [0:0]x_assign_97_reg_23907;
  input [7:0]or_ln134_95_fu_15466_p3;
  input [7:0]\xor_ln124_203_reg_24616_reg[7]_0 ;
  input [7:0]x_assign_126_reg_24500;
  input [7:0]or_ln134_127_fu_20004_p3;
  input [7:0]q3_reg;
  input [7:0]x_assign_174_reg_25156;
  input [7:0]q1_reg_i_53_1;
  input [7:0]q1_reg_i_53_2;
  input q1_reg_33;
  input q1_reg_34;
  input q1_reg_35;
  input q1_reg_36;
  input q1_reg_37;
  input q1_reg_38;
  input q4_reg_i_53_0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [4:0]DOADO;
  wire [7:0]DOBDO;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire [7:0]\ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[6]_4 ;
  wire \ap_CS_fsm_reg[6]_5 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_enable_reg_pp0_iter1_reg_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_2;
  wire ap_enable_reg_pp0_iter2_reg_3;
  wire ap_enable_reg_pp0_iter2_reg_4;
  wire ap_enable_reg_pp0_iter2_reg_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce2;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire [3:1]clefia_s1_q4;
  wire [7:0]\ct_load_1_reg_22446_reg[7] ;
  wire [7:0]\ct_load_reg_22431_pp0_iter1_reg_reg[7] ;
  wire [7:0]mem_reg_0_3_7_7_i_1;
  wire [0:0]or_ln134_100_fu_17568_p3;
  wire [6:0]or_ln134_101_fu_17574_p3;
  wire [3:0]or_ln134_107_fu_16610_p3;
  wire [1:0]or_ln134_108_fu_16616_p3;
  wire [7:0]or_ln134_109_fu_16622_p3;
  wire [7:0]or_ln134_111_fu_17738_p3;
  wire [6:0]or_ln134_112_fu_17744_p3;
  wire [7:0]or_ln134_115_fu_19828_p3;
  wire [5:0]or_ln134_116_fu_19834_p3;
  wire [1:0]or_ln134_117_fu_19840_p3;
  wire [2:0]or_ln134_123_fu_18876_p3;
  wire [1:0]or_ln134_124_fu_18882_p3;
  wire [6:0]or_ln134_125_fu_18888_p3;
  wire [4:0]or_ln134_126_fu_18894_p3;
  wire [7:0]or_ln134_127_fu_20004_p3;
  wire [6:0]or_ln134_128_fu_20010_p3;
  wire [6:0]or_ln134_129_fu_20016_p3;
  wire [3:0]or_ln134_131_fu_21773_p3;
  wire [1:0]or_ln134_132_fu_21779_p3;
  wire [5:0]or_ln134_133_fu_21785_p3;
  wire [5:0]or_ln134_19_reg_23187;
  wire \or_ln134_20_reg_23205_reg[2] ;
  wire \or_ln134_20_reg_23205_reg[3] ;
  wire [2:0]or_ln134_21_reg_23217;
  wire [1:0]or_ln134_22_reg_23223;
  wire [3:0]or_ln134_27_fu_5245_p3;
  wire [1:0]or_ln134_28_fu_5251_p3;
  wire [5:0]or_ln134_29_fu_5257_p3;
  wire [6:0]or_ln134_31_fu_6373_p3;
  wire [7:0]or_ln134_32_fu_6379_p3;
  wire [6:0]or_ln134_35_fu_8469_p3;
  wire [7:0]or_ln134_37_fu_8481_p3;
  wire [5:0]or_ln134_38_fu_8487_p3;
  wire [3:0]or_ln134_43_fu_7517_p3;
  wire [1:0]or_ln134_44_fu_7523_p3;
  wire [7:0]or_ln134_45_fu_7529_p3;
  wire [6:0]or_ln134_47_fu_8645_p3;
  wire [7:0]or_ln134_48_fu_8651_p3;
  wire [6:0]or_ln134_51_fu_10741_p3;
  wire [4:0]or_ln134_53_fu_10753_p3;
  wire [2:0]or_ln134_54_fu_10759_p3;
  wire [3:0]or_ln134_59_fu_9789_p3;
  wire [7:0]or_ln134_5_fu_4529_p3;
  wire [1:0]or_ln134_60_fu_9795_p3;
  wire [7:0]or_ln134_61_fu_9801_p3;
  wire [6:0]or_ln134_63_fu_10917_p3;
  wire [7:0]or_ln134_64_fu_10923_p3;
  wire [3:0]or_ln134_67_fu_12782_p3;
  wire [1:0]or_ln134_68_fu_12788_p3;
  wire [7:0]or_ln134_69_fu_12794_p3;
  wire [7:0]or_ln134_83_fu_15290_p3;
  wire [5:0]or_ln134_84_fu_15296_p3;
  wire [3:0]or_ln134_85_fu_15302_p3;
  wire [6:0]or_ln134_8_fu_4619_p3;
  wire [3:0]or_ln134_91_fu_14456_p3;
  wire [1:0]or_ln134_92_fu_14462_p3;
  wire [7:0]or_ln134_93_fu_14468_p3;
  wire [7:0]or_ln134_95_fu_15466_p3;
  wire [6:0]or_ln134_96_fu_15472_p3;
  wire [3:0]or_ln134_99_fu_17562_p3;
  wire [7:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire q1_reg_10;
  wire q1_reg_11;
  wire q1_reg_12;
  wire [1:0]q1_reg_13;
  wire [7:0]q1_reg_14;
  wire q1_reg_15;
  wire q1_reg_16;
  wire [3:0]q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire [7:0]q1_reg_2;
  wire [1:0]q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire [7:0]q1_reg_26;
  wire q1_reg_27;
  wire [7:0]q1_reg_28;
  wire q1_reg_29;
  wire [7:0]q1_reg_3;
  wire [7:0]q1_reg_30;
  wire q1_reg_31;
  wire q1_reg_32;
  wire q1_reg_33;
  wire q1_reg_34;
  wire q1_reg_35;
  wire q1_reg_36;
  wire q1_reg_37;
  wire q1_reg_38;
  wire [7:0]q1_reg_4;
  wire q1_reg_5;
  wire [1:0]q1_reg_6;
  wire [7:0]q1_reg_7;
  wire [3:0]q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_100_n_0;
  wire q1_reg_i_101_n_0;
  wire q1_reg_i_102_n_0;
  wire q1_reg_i_103_n_0;
  wire q1_reg_i_104_n_0;
  wire q1_reg_i_105_n_0;
  wire q1_reg_i_106_n_0;
  wire q1_reg_i_107_n_0;
  wire q1_reg_i_108_n_0;
  wire q1_reg_i_109_n_0;
  wire q1_reg_i_110_n_0;
  wire q1_reg_i_111_n_0;
  wire [2:0]q1_reg_i_112_0;
  wire q1_reg_i_112_n_0;
  wire [3:0]q1_reg_i_113_0;
  wire q1_reg_i_113_n_0;
  wire [2:0]q1_reg_i_114_0;
  wire q1_reg_i_114_n_0;
  wire q1_reg_i_115_n_0;
  wire q1_reg_i_116_n_0;
  wire q1_reg_i_117_n_0;
  wire q1_reg_i_118_n_0;
  wire q1_reg_i_119_n_0;
  wire q1_reg_i_120_n_0;
  wire q1_reg_i_121_n_0;
  wire q1_reg_i_122_n_0;
  wire q1_reg_i_123_n_0;
  wire q1_reg_i_124_n_0;
  wire q1_reg_i_125_n_0;
  wire q1_reg_i_126_n_0;
  wire q1_reg_i_127_n_0;
  wire q1_reg_i_128_n_0;
  wire q1_reg_i_129_n_0;
  wire q1_reg_i_130_n_0;
  wire q1_reg_i_131_n_0;
  wire q1_reg_i_132_n_0;
  wire q1_reg_i_133_n_0;
  wire q1_reg_i_134_n_0;
  wire q1_reg_i_135_n_0;
  wire q1_reg_i_136_n_0;
  wire q1_reg_i_137_n_0;
  wire q1_reg_i_138_n_0;
  wire q1_reg_i_139_n_0;
  wire q1_reg_i_140_n_0;
  wire q1_reg_i_144_n_0;
  wire q1_reg_i_145_n_0;
  wire q1_reg_i_149_n_0;
  wire q1_reg_i_153_n_0;
  wire q1_reg_i_157_n_0;
  wire q1_reg_i_161_n_0;
  wire q1_reg_i_162_n_0;
  wire q1_reg_i_165_n_0;
  wire q1_reg_i_169_n_0;
  wire q1_reg_i_173_n_0;
  wire q1_reg_i_174_n_0;
  wire q1_reg_i_175_n_0;
  wire q1_reg_i_176_n_0;
  wire q1_reg_i_177_n_0;
  wire q1_reg_i_178_n_0;
  wire q1_reg_i_179_n_0;
  wire q1_reg_i_180_n_0;
  wire q1_reg_i_181_n_0;
  wire q1_reg_i_182_n_0;
  wire q1_reg_i_183_n_0;
  wire q1_reg_i_184_n_0;
  wire q1_reg_i_185_n_0;
  wire q1_reg_i_186_n_0;
  wire q1_reg_i_187_n_0;
  wire q1_reg_i_188_n_0;
  wire q1_reg_i_189_n_0;
  wire q1_reg_i_190_n_0;
  wire q1_reg_i_191_n_0;
  wire q1_reg_i_192_n_0;
  wire q1_reg_i_193_n_0;
  wire q1_reg_i_194_n_0;
  wire q1_reg_i_195_n_0;
  wire q1_reg_i_196_n_0;
  wire q1_reg_i_197_n_0;
  wire q1_reg_i_198_n_0;
  wire q1_reg_i_199_n_0;
  wire q1_reg_i_200_n_0;
  wire q1_reg_i_201_n_0;
  wire q1_reg_i_202_n_0;
  wire q1_reg_i_203_n_0;
  wire q1_reg_i_204_n_0;
  wire q1_reg_i_205_n_0;
  wire q1_reg_i_206_n_0;
  wire q1_reg_i_207_n_0;
  wire [7:0]q1_reg_i_21_0;
  wire q1_reg_i_21_n_0;
  wire q1_reg_i_22_0;
  wire q1_reg_i_22_n_0;
  wire q1_reg_i_23_0;
  wire q1_reg_i_23_n_0;
  wire [7:0]q1_reg_i_24_0;
  wire q1_reg_i_24_n_0;
  wire q1_reg_i_25_0;
  wire q1_reg_i_25_1;
  wire q1_reg_i_25_n_0;
  wire q1_reg_i_26_n_0;
  wire q1_reg_i_27_n_0;
  wire q1_reg_i_28_n_0;
  wire q1_reg_i_29_0;
  wire q1_reg_i_29_n_0;
  wire q1_reg_i_2_n_0;
  wire q1_reg_i_30_0;
  wire q1_reg_i_30_n_0;
  wire q1_reg_i_31_n_0;
  wire q1_reg_i_32_n_0;
  wire q1_reg_i_33_0;
  wire q1_reg_i_33_n_0;
  wire q1_reg_i_34_n_0;
  wire q1_reg_i_35_n_0;
  wire q1_reg_i_36_n_0;
  wire q1_reg_i_37_0;
  wire [2:0]q1_reg_i_37_1;
  wire q1_reg_i_37_2;
  wire q1_reg_i_37_n_0;
  wire q1_reg_i_38_n_0;
  wire q1_reg_i_39_0;
  wire q1_reg_i_39_1;
  wire q1_reg_i_39_n_0;
  wire q1_reg_i_3_n_0;
  wire q1_reg_i_40_n_0;
  wire q1_reg_i_41_0;
  wire q1_reg_i_41_n_0;
  wire q1_reg_i_42_n_0;
  wire q1_reg_i_43_0;
  wire q1_reg_i_43_1;
  wire q1_reg_i_43_2;
  wire q1_reg_i_43_3;
  wire q1_reg_i_43_n_0;
  wire q1_reg_i_44_n_0;
  wire q1_reg_i_45_n_0;
  wire q1_reg_i_46_n_0;
  wire q1_reg_i_47_0;
  wire q1_reg_i_47_1;
  wire q1_reg_i_47_n_0;
  wire q1_reg_i_48_n_0;
  wire q1_reg_i_49_n_0;
  wire q1_reg_i_4_n_0;
  wire [7:0]q1_reg_i_51_0;
  wire [7:0]q1_reg_i_51_1;
  wire q1_reg_i_53;
  wire [7:0]q1_reg_i_53_0;
  wire [7:0]q1_reg_i_53_1;
  wire [7:0]q1_reg_i_53_2;
  wire q1_reg_i_55_0;
  wire q1_reg_i_57;
  wire q1_reg_i_5_n_0;
  wire q1_reg_i_61;
  wire q1_reg_i_65;
  wire q1_reg_i_69;
  wire q1_reg_i_6_n_0;
  wire q1_reg_i_70_0;
  wire q1_reg_i_70_1;
  wire q1_reg_i_77;
  wire q1_reg_i_7_n_0;
  wire q1_reg_i_81;
  wire q1_reg_i_81_0;
  wire q1_reg_i_81_1;
  wire [7:0]q1_reg_i_82_0;
  wire q1_reg_i_82_n_0;
  wire q1_reg_i_83_n_0;
  wire [7:0]q1_reg_i_84_0;
  wire q1_reg_i_84_n_0;
  wire q1_reg_i_85_n_0;
  wire [7:0]q1_reg_i_86_0;
  wire q1_reg_i_86_n_0;
  wire q1_reg_i_87_n_0;
  wire q1_reg_i_88_n_0;
  wire q1_reg_i_89_n_0;
  wire q1_reg_i_8_n_0;
  wire q1_reg_i_90_n_0;
  wire q1_reg_i_91_n_0;
  wire q1_reg_i_92_n_0;
  wire q1_reg_i_93_n_0;
  wire q1_reg_i_94_n_0;
  wire q1_reg_i_95_n_0;
  wire q1_reg_i_96_n_0;
  wire q1_reg_i_97_n_0;
  wire q1_reg_i_98_n_0;
  wire q1_reg_i_99_n_0;
  wire q1_reg_i_9_n_0;
  wire [7:0]q2_reg_0;
  wire q2_reg_1;
  wire [7:0]q2_reg_10;
  wire [7:0]q2_reg_11;
  wire q2_reg_12;
  wire [2:0]q2_reg_13;
  wire q2_reg_14;
  wire q2_reg_15;
  wire [7:0]q2_reg_16;
  wire q2_reg_17;
  wire q2_reg_18;
  wire q2_reg_19;
  wire [7:0]q2_reg_2;
  wire q2_reg_20;
  wire q2_reg_21;
  wire q2_reg_22;
  wire q2_reg_23;
  wire q2_reg_24;
  wire q2_reg_25;
  wire q2_reg_26;
  wire q2_reg_27;
  wire q2_reg_28;
  wire q2_reg_29;
  wire q2_reg_3;
  wire q2_reg_30;
  wire q2_reg_31;
  wire q2_reg_32;
  wire q2_reg_33;
  wire q2_reg_34;
  wire q2_reg_35;
  wire [7:0]q2_reg_36;
  wire q2_reg_37;
  wire q2_reg_38;
  wire q2_reg_39;
  wire q2_reg_4;
  wire q2_reg_40;
  wire [7:0]q2_reg_41;
  wire q2_reg_42;
  wire [3:0]q2_reg_43;
  wire q2_reg_5;
  wire q2_reg_6;
  wire q2_reg_7;
  wire [2:0]q2_reg_8;
  wire [4:0]q2_reg_9;
  wire [7:0]q2_reg_i_10_0;
  wire [7:0]q2_reg_i_10_1;
  wire [7:0]q2_reg_i_10_2;
  wire [7:0]q2_reg_i_10_3;
  wire q2_reg_i_10_n_0;
  wire q2_reg_i_12__0_0;
  wire q2_reg_i_12__0_n_0;
  wire q2_reg_i_13__0_n_0;
  wire q2_reg_i_14_0;
  wire q2_reg_i_14_n_0;
  wire q2_reg_i_15__0_0;
  wire q2_reg_i_15__0_n_0;
  wire q2_reg_i_16__0_n_0;
  wire q2_reg_i_18__0_n_0;
  wire q2_reg_i_20_0;
  wire q2_reg_i_20_n_0;
  wire q2_reg_i_21_n_0;
  wire q2_reg_i_22_0;
  wire q2_reg_i_22_n_0;
  wire q2_reg_i_24__0_n_0;
  wire q2_reg_i_25_n_0;
  wire q2_reg_i_26_n_0;
  wire q2_reg_i_27_n_0;
  wire q2_reg_i_29__0_0;
  wire q2_reg_i_29__0_1;
  wire q2_reg_i_29__0_n_0;
  wire q2_reg_i_2_n_0;
  wire q2_reg_i_30_0;
  wire q2_reg_i_30_n_0;
  wire q2_reg_i_32__0_n_0;
  wire q2_reg_i_33_0;
  wire q2_reg_i_33_n_0;
  wire q2_reg_i_34__0_n_0;
  wire q2_reg_i_35_n_0;
  wire q2_reg_i_37_0;
  wire q2_reg_i_37_1;
  wire q2_reg_i_37_n_0;
  wire q2_reg_i_38_0;
  wire q2_reg_i_38_n_0;
  wire q2_reg_i_39__0_n_0;
  wire q2_reg_i_3_n_0;
  wire q2_reg_i_40_0;
  wire q2_reg_i_40_n_0;
  wire q2_reg_i_41_n_0;
  wire q2_reg_i_42_n_0;
  wire [7:0]q2_reg_i_43_0;
  wire [7:0]q2_reg_i_43_1;
  wire q2_reg_i_43_n_0;
  wire q2_reg_i_44__0_n_0;
  wire q2_reg_i_45_n_0;
  wire q2_reg_i_46_n_0;
  wire q2_reg_i_47__0_n_0;
  wire q2_reg_i_48__0_n_0;
  wire q2_reg_i_49__0_n_0;
  wire q2_reg_i_4_n_0;
  wire q2_reg_i_50__0_n_0;
  wire q2_reg_i_51_n_0;
  wire q2_reg_i_52_n_0;
  wire q2_reg_i_53__0_n_0;
  wire q2_reg_i_54_n_0;
  wire q2_reg_i_55__0_n_0;
  wire q2_reg_i_56__0_n_0;
  wire q2_reg_i_57__0_n_0;
  wire q2_reg_i_58__0_n_0;
  wire q2_reg_i_59_n_0;
  wire q2_reg_i_5_n_0;
  wire q2_reg_i_60_n_0;
  wire q2_reg_i_61__0_n_0;
  wire q2_reg_i_62__0_n_0;
  wire q2_reg_i_63__0_n_0;
  wire q2_reg_i_64__0_n_0;
  wire q2_reg_i_65_n_0;
  wire q2_reg_i_66_n_0;
  wire q2_reg_i_67__0_n_0;
  wire q2_reg_i_68__0_n_0;
  wire q2_reg_i_69__0_n_0;
  wire q2_reg_i_6_n_0;
  wire q2_reg_i_70__0_n_0;
  wire q2_reg_i_71__0_n_0;
  wire q2_reg_i_72__0_n_0;
  wire q2_reg_i_73__0_n_0;
  wire q2_reg_i_74__0_n_0;
  wire q2_reg_i_75__0_n_0;
  wire q2_reg_i_76__0_n_0;
  wire q2_reg_i_77_n_0;
  wire q2_reg_i_7_n_0;
  wire q2_reg_i_8_n_0;
  wire q2_reg_i_9_n_0;
  wire [7:0]q3_reg;
  wire [7:0]q4_reg_0;
  wire [7:0]q4_reg_1;
  wire [7:0]q4_reg_10;
  wire q4_reg_11;
  wire [1:0]q4_reg_12;
  wire [2:0]q4_reg_13;
  wire [1:0]q4_reg_14;
  wire [2:0]q4_reg_15;
  wire [2:0]q4_reg_16;
  wire q4_reg_17;
  wire q4_reg_18;
  wire q4_reg_19;
  wire [7:0]q4_reg_2;
  wire [7:0]q4_reg_20;
  wire [7:0]q4_reg_21;
  wire q4_reg_3;
  wire [7:0]q4_reg_4;
  wire q4_reg_5;
  wire q4_reg_6;
  wire q4_reg_7;
  wire q4_reg_8;
  wire [7:0]q4_reg_9;
  wire q4_reg_i_100_n_0;
  wire q4_reg_i_101_n_0;
  wire q4_reg_i_102_n_0;
  wire q4_reg_i_103_n_0;
  wire [2:0]q4_reg_i_104_0;
  wire [2:0]q4_reg_i_104_1;
  wire q4_reg_i_104_n_0;
  wire [2:0]q4_reg_i_105_0;
  wire [2:0]q4_reg_i_105_1;
  wire q4_reg_i_105_n_0;
  wire [2:0]q4_reg_i_106_0;
  wire q4_reg_i_106_n_0;
  wire q4_reg_i_107_n_0;
  wire q4_reg_i_108_n_0;
  wire q4_reg_i_109_n_0;
  wire q4_reg_i_110_n_0;
  wire q4_reg_i_111_n_0;
  wire q4_reg_i_112_n_0;
  wire q4_reg_i_113_n_0;
  wire q4_reg_i_114_n_0;
  wire q4_reg_i_115_n_0;
  wire q4_reg_i_116_n_0;
  wire q4_reg_i_117_n_0;
  wire q4_reg_i_118_n_0;
  wire [2:0]q4_reg_i_119_0;
  wire [2:0]q4_reg_i_119_1;
  wire q4_reg_i_119_n_0;
  wire q4_reg_i_11__0_n_0;
  wire q4_reg_i_120_n_0;
  wire q4_reg_i_121_n_0;
  wire q4_reg_i_122_n_0;
  wire q4_reg_i_123_n_0;
  wire q4_reg_i_124_n_0;
  wire q4_reg_i_125_n_0;
  wire q4_reg_i_126_n_0;
  wire q4_reg_i_127_n_0;
  wire q4_reg_i_128_n_0;
  wire q4_reg_i_129_n_0;
  wire q4_reg_i_12__0_n_0;
  wire q4_reg_i_130_n_0;
  wire q4_reg_i_131_n_0;
  wire q4_reg_i_132_n_0;
  wire q4_reg_i_133_n_0;
  wire q4_reg_i_134_n_0;
  wire q4_reg_i_135_n_0;
  wire q4_reg_i_136_n_0;
  wire q4_reg_i_137_n_0;
  wire q4_reg_i_13__0_n_0;
  wire q4_reg_i_141_n_0;
  wire q4_reg_i_142_n_0;
  wire q4_reg_i_143_n_0;
  wire q4_reg_i_144_n_0;
  wire q4_reg_i_145_n_0;
  wire q4_reg_i_146_n_0;
  wire q4_reg_i_147_n_0;
  wire q4_reg_i_148_n_0;
  wire q4_reg_i_149_n_0;
  wire q4_reg_i_14__0_n_0;
  wire q4_reg_i_150_n_0;
  wire q4_reg_i_151_n_0;
  wire q4_reg_i_152_n_0;
  wire q4_reg_i_153_n_0;
  wire q4_reg_i_154_n_0;
  wire q4_reg_i_155_n_0;
  wire q4_reg_i_156_n_0;
  wire q4_reg_i_157_n_0;
  wire q4_reg_i_158_n_0;
  wire q4_reg_i_159_n_0;
  wire q4_reg_i_15__0_n_0;
  wire q4_reg_i_160_n_0;
  wire q4_reg_i_161_n_0;
  wire q4_reg_i_162_n_0;
  wire q4_reg_i_163_n_0;
  wire q4_reg_i_164_n_0;
  wire q4_reg_i_165_n_0;
  wire q4_reg_i_166_n_0;
  wire q4_reg_i_167_n_0;
  wire q4_reg_i_168_n_0;
  wire q4_reg_i_169_n_0;
  wire q4_reg_i_16__0_n_0;
  wire q4_reg_i_170_n_0;
  wire q4_reg_i_171_n_0;
  wire q4_reg_i_172_n_0;
  wire q4_reg_i_173_n_0;
  wire q4_reg_i_174_n_0;
  wire q4_reg_i_175_n_0;
  wire q4_reg_i_176_n_0;
  wire q4_reg_i_177_n_0;
  wire q4_reg_i_178_n_0;
  wire q4_reg_i_17__0_n_0;
  wire q4_reg_i_18__0_n_0;
  wire q4_reg_i_21__0_n_0;
  wire q4_reg_i_34_0;
  wire q4_reg_i_34_n_0;
  wire q4_reg_i_35_n_0;
  wire q4_reg_i_36_n_0;
  wire [7:0]q4_reg_i_37_0;
  wire q4_reg_i_37_n_0;
  wire q4_reg_i_38_0;
  wire q4_reg_i_38_1;
  wire q4_reg_i_38_n_0;
  wire q4_reg_i_39_0;
  wire q4_reg_i_39_n_0;
  wire q4_reg_i_40_n_0;
  wire q4_reg_i_41_n_0;
  wire q4_reg_i_42_n_0;
  wire q4_reg_i_43_n_0;
  wire q4_reg_i_44_0;
  wire q4_reg_i_44_n_0;
  wire q4_reg_i_45_n_0;
  wire q4_reg_i_46_n_0;
  wire q4_reg_i_47_n_0;
  wire q4_reg_i_48_0;
  wire q4_reg_i_48_1;
  wire q4_reg_i_48_n_0;
  wire q4_reg_i_49_0;
  wire q4_reg_i_49_n_0;
  wire q4_reg_i_50_n_0;
  wire q4_reg_i_51_n_0;
  wire q4_reg_i_52_0;
  wire [2:0]q4_reg_i_52_1;
  wire [2:0]q4_reg_i_52_2;
  wire q4_reg_i_52_n_0;
  wire q4_reg_i_53_0;
  wire q4_reg_i_53_n_0;
  wire q4_reg_i_54_n_0;
  wire q4_reg_i_55_n_0;
  wire q4_reg_i_56_0;
  wire q4_reg_i_56_1;
  wire q4_reg_i_56_n_0;
  wire q4_reg_i_57_0;
  wire q4_reg_i_57_n_0;
  wire q4_reg_i_58_n_0;
  wire q4_reg_i_59_n_0;
  wire q4_reg_i_60_n_0;
  wire q4_reg_i_61_0;
  wire q4_reg_i_61_n_0;
  wire q4_reg_i_62_n_0;
  wire q4_reg_i_63_n_0;
  wire q4_reg_i_64_0;
  wire q4_reg_i_64_n_0;
  wire q4_reg_i_65_n_0;
  wire q4_reg_i_66_n_0;
  wire q4_reg_i_67_n_0;
  wire q4_reg_i_68_n_0;
  wire q4_reg_i_69_0;
  wire q4_reg_i_69_n_0;
  wire q4_reg_i_80_n_0;
  wire [7:0]q4_reg_i_81_0;
  wire q4_reg_i_81_n_0;
  wire q4_reg_i_82_n_0;
  wire q4_reg_i_83_n_0;
  wire [7:0]q4_reg_i_84_0;
  wire [7:0]q4_reg_i_84_1;
  wire q4_reg_i_84_n_0;
  wire [7:0]q4_reg_i_85_0;
  wire q4_reg_i_85_n_0;
  wire q4_reg_i_86_n_0;
  wire q4_reg_i_87_n_0;
  wire q4_reg_i_88_n_0;
  wire q4_reg_i_89_n_0;
  wire q4_reg_i_90_n_0;
  wire q4_reg_i_91_n_0;
  wire q4_reg_i_92_n_0;
  wire q4_reg_i_93_n_0;
  wire q4_reg_i_94_n_0;
  wire q4_reg_i_95_n_0;
  wire q4_reg_i_96_n_0;
  wire q4_reg_i_97_n_0;
  wire q4_reg_i_98_n_0;
  wire q4_reg_i_99_n_0;
  wire \reg_1822_reg[0] ;
  wire \reg_1834[0]_i_2_n_0 ;
  wire \reg_1834[1]_i_2_n_0 ;
  wire \reg_1834[2]_i_2_n_0 ;
  wire \reg_1834[3]_i_2_n_0 ;
  wire \reg_1834[4]_i_2_n_0 ;
  wire \reg_1834[5]_i_2_n_0 ;
  wire \reg_1834[6]_i_2_n_0 ;
  wire \reg_1834[7]_i_5_n_0 ;
  wire \reg_1834_reg[0] ;
  wire \reg_1834_reg[0]_0 ;
  wire \reg_1834_reg[0]_1 ;
  wire \reg_1842[0]_i_2_n_0 ;
  wire \reg_1842[1]_i_2_n_0 ;
  wire \reg_1842[2]_i_2_n_0 ;
  wire \reg_1842[2]_i_3_n_0 ;
  wire \reg_1842[3]_i_2_n_0 ;
  wire \reg_1842[4]_i_2_n_0 ;
  wire \reg_1842[5]_i_2_n_0 ;
  wire \reg_1842[6]_i_2_n_0 ;
  wire \reg_1842[7]_i_5_n_0 ;
  wire \reg_1842_reg[0] ;
  wire \reg_1842_reg[0]_0 ;
  wire \reg_1842_reg[0]_1 ;
  wire \reg_1842_reg[2] ;
  wire \reg_1842_reg[7] ;
  wire \reg_1858_reg[0] ;
  wire \reg_1858_reg[7] ;
  wire [6:0]\reg_1864_reg[7] ;
  wire [5:0]\reg_1871_reg[7] ;
  wire [3:0]\reg_1871_reg[7]_0 ;
  wire [0:0]\reg_1877_reg[2] ;
  wire \reg_1877_reg[4] ;
  wire [3:0]\reg_1877_reg[6] ;
  wire \reg_1877_reg[7] ;
  wire \reg_1882[0]_i_2_n_0 ;
  wire \reg_1882[1]_i_2_n_0 ;
  wire \reg_1882[2]_i_2_n_0 ;
  wire \reg_1882[3]_i_2_n_0 ;
  wire \reg_1882[4]_i_2_n_0 ;
  wire \reg_1882[5]_i_2_n_0 ;
  wire \reg_1882[6]_i_2_n_0 ;
  wire \reg_1882[7]_i_4_n_0 ;
  wire \reg_1882_reg[0] ;
  wire \reg_1882_reg[0]_0 ;
  wire \reg_1889_reg[0] ;
  wire \reg_1889_reg[0]_0 ;
  wire [1:0]\reg_1900_reg[3] ;
  wire [3:0]\reg_1900_reg[6] ;
  wire [1:0]\reg_1900_reg[7] ;
  wire [4:0]\reg_1900_reg[7]_0 ;
  wire \trunc_ln134_130_reg_23843_reg[3] ;
  wire \trunc_ln134_134_reg_23865_reg[1] ;
  wire [3:0]\trunc_ln134_157_reg_23757_reg[3] ;
  wire \trunc_ln134_210_reg_24490_reg[1] ;
  wire \trunc_ln134_210_reg_24490_reg[2] ;
  wire \trunc_ln134_214_reg_24512_reg[3] ;
  wire \trunc_ln134_214_reg_24512_reg[4] ;
  wire \trunc_ln134_259_reg_24858_reg[3] ;
  wire \trunc_ln134_259_reg_24858_reg[4] ;
  wire [2:0]\trunc_ln134_277_reg_24724_reg[4] ;
  wire \trunc_ln134_290_reg_25146_reg[3] ;
  wire \trunc_ln134_290_reg_25146_reg[4] ;
  wire \trunc_ln134_294_reg_25168_reg[1] ;
  wire \trunc_ln134_294_reg_25168_reg[2] ;
  wire \trunc_ln134_324_reg_25232_reg[2] ;
  wire [3:0]\trunc_ln134_339_reg_25499_reg[2] ;
  wire \trunc_ln134_82_reg_23241_reg[0] ;
  wire \trunc_ln134_90_reg_23507_reg[4] ;
  wire \trunc_ln134_94_reg_23529_reg[2] ;
  wire \trunc_ln134_97_reg_23545_reg[0] ;
  wire \trunc_ln134_97_reg_23545_reg[2] ;
  wire \trunc_ln134_99_reg_23555_reg[3] ;
  wire \trunc_ln134_99_reg_23555_reg[4] ;
  wire \x_116_reg_24992_reg[4] ;
  wire \x_116_reg_24992_reg[6] ;
  wire [7:0]\x_116_reg_24992_reg[7] ;
  wire [5:0]\x_116_reg_24992_reg[7]_0 ;
  wire [7:0]x_assign_102_reg_24177;
  wire \x_assign_102_reg_24177_reg[3] ;
  wire \x_assign_102_reg_24177_reg[4] ;
  wire \x_assign_102_reg_24177_reg[5] ;
  wire [5:0]x_assign_103_reg_24183;
  wire \x_assign_103_reg_24183_reg[1] ;
  wire [7:0]x_assign_123_reg_24240;
  wire [7:0]\x_assign_123_reg_24240_reg[7] ;
  wire [7:0]x_assign_126_reg_24500;
  wire \x_assign_126_reg_24500_reg[2] ;
  wire \x_assign_126_reg_24500_reg[3] ;
  wire [5:0]x_assign_127_reg_24506;
  wire \x_assign_127_reg_24506_reg[0] ;
  wire \x_assign_127_reg_24506_reg[1] ;
  wire [7:0]x_assign_12_reg_22956;
  wire [7:0]x_assign_138_reg_24365;
  wire [5:0]x_assign_139_reg_24371;
  wire [7:0]x_assign_144_reg_24532;
  wire [3:0]x_assign_146_reg_24554;
  wire [4:0]x_assign_147_reg_24570;
  wire [6:0]x_assign_150_reg_24820;
  wire \x_assign_150_reg_24820_reg[0] ;
  wire \x_assign_150_reg_24820_reg[0]_0 ;
  wire \x_assign_150_reg_24820_reg[1] ;
  wire [4:0]x_assign_151_reg_24826;
  wire \x_assign_151_reg_24826_reg[3] ;
  wire [3:0]x_assign_15_reg_22900;
  wire [7:0]x_assign_162_reg_24696;
  wire [5:0]x_assign_163_reg_24702;
  wire [7:0]x_assign_168_reg_24868;
  wire [3:0]x_assign_170_reg_24890;
  wire [4:0]x_assign_171_reg_24906;
  wire [7:0]x_assign_174_reg_25156;
  wire \x_assign_174_reg_25156_reg[2] ;
  wire \x_assign_174_reg_25156_reg[3] ;
  wire [5:0]x_assign_175_reg_25162;
  wire \x_assign_175_reg_25162_reg[0] ;
  wire \x_assign_175_reg_25162_reg[1] ;
  wire [5:0]x_assign_177_reg_25178;
  wire [4:0]x_assign_184_reg_25016;
  wire [6:0]x_assign_186_reg_25032;
  wire [5:0]x_assign_187_reg_25038;
  wire [4:0]x_assign_189_reg_25054;
  wire [7:0]x_assign_192_reg_25204;
  wire [3:0]x_assign_194_reg_25226;
  wire [0:0]x_assign_195_reg_25242;
  wire [7:0]x_assign_198_reg_25461;
  wire [5:0]x_assign_199_reg_25467;
  wire [5:0]x_assign_201_reg_25483;
  wire [1:0]x_assign_30_reg_23193;
  wire [4:0]x_assign_31_reg_23199;
  wire \x_assign_31_reg_23199_reg[0] ;
  wire [7:0]x_assign_42_reg_23073;
  wire [5:0]x_assign_43_reg_23079;
  wire [5:0]x_assign_45_reg_23095;
  wire [7:0]x_assign_48_reg_23229;
  wire [0:0]x_assign_49_reg_23235;
  wire [4:0]x_assign_51_reg_23267;
  wire [4:0]x_assign_54_reg_23517;
  wire \x_assign_54_reg_23517_reg[3] ;
  wire [6:0]x_assign_55_reg_23523;
  wire \x_assign_55_reg_23523_reg[0] ;
  wire \x_assign_55_reg_23523_reg[1] ;
  wire \x_assign_55_reg_23523_reg[1]_0 ;
  wire [2:0]x_assign_65_fu_7081_p3;
  wire [7:0]x_assign_66_reg_23393;
  wire [5:0]x_assign_67_reg_23399;
  wire [7:0]x_assign_72_reg_23565;
  wire [0:0]x_assign_73_reg_23571;
  wire [4:0]x_assign_75_reg_23603;
  wire [4:0]x_assign_78_reg_23853;
  wire \x_assign_78_reg_23853_reg[2] ;
  wire \x_assign_78_reg_23853_reg[2]_0 ;
  wire \x_assign_78_reg_23853_reg[3] ;
  wire [6:0]x_assign_79_reg_23859;
  wire \x_assign_79_reg_23859_reg[0] ;
  wire [7:0]x_assign_90_reg_23729;
  wire [5:0]x_assign_91_reg_23735;
  wire [7:0]x_assign_96_reg_23901;
  wire [0:0]x_assign_97_reg_23907;
  wire [4:0]x_assign_99_reg_23939;
  wire [7:0]\xor_ln124_100_reg_23466_reg[7] ;
  wire [7:0]\xor_ln124_100_reg_23466_reg[7]_0 ;
  wire [7:0]\xor_ln124_101_reg_23471_reg[7] ;
  wire [3:0]\xor_ln124_102_reg_23476_reg[3] ;
  wire [3:0]\xor_ln124_102_reg_23476_reg[3]_0 ;
  wire [3:0]\xor_ln124_102_reg_23476_reg[5] ;
  wire [1:0]\xor_ln124_107_reg_23649_reg[5] ;
  wire \xor_ln124_108_reg_23654_reg[4] ;
  wire \xor_ln124_108_reg_23654_reg[5] ;
  wire [6:0]\xor_ln124_108_reg_23654_reg[7] ;
  wire [3:0]\xor_ln124_109_reg_23659_reg[3] ;
  wire [3:0]\xor_ln124_109_reg_23659_reg[3]_0 ;
  wire \xor_ln124_109_reg_23659_reg[4] ;
  wire [2:0]\xor_ln124_109_reg_23659_reg[4]_0 ;
  wire [2:0]\xor_ln124_109_reg_23659_reg[4]_1 ;
  wire [2:0]\xor_ln124_109_reg_23659_reg[5] ;
  wire [7:0]\xor_ln124_109_reg_23659_reg[7] ;
  wire [7:0]\xor_ln124_109_reg_23659_reg[7]_0 ;
  wire [7:0]\xor_ln124_109_reg_23659_reg[7]_1 ;
  wire [6:0]\xor_ln124_110_reg_23664_reg[6] ;
  wire [5:0]\xor_ln124_123_reg_24025_reg[7] ;
  wire [7:0]\xor_ln124_125_reg_24037_reg[7] ;
  wire [3:0]\xor_ln124_132_reg_23802_reg[5] ;
  wire [3:0]\xor_ln124_134_reg_23812_reg[3] ;
  wire [3:0]\xor_ln124_134_reg_23812_reg[3]_0 ;
  wire \xor_ln124_139_reg_23985_reg[4] ;
  wire \xor_ln124_139_reg_23985_reg[5] ;
  wire \xor_ln124_139_reg_23985_reg[6] ;
  wire \xor_ln124_139_reg_23985_reg[7] ;
  wire [5:0]\xor_ln124_139_reg_23985_reg[7]_0 ;
  wire \xor_ln124_13_reg_22730_reg[6] ;
  wire [0:0]\xor_ln124_140_reg_23990_reg[2] ;
  wire \xor_ln124_141_reg_23995_reg[0] ;
  wire \xor_ln124_141_reg_23995_reg[1] ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[2] ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[2]_0 ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[4] ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[4]_0 ;
  wire [2:0]\xor_ln124_141_reg_23995_reg[4]_1 ;
  wire \xor_ln124_141_reg_23995_reg[6] ;
  wire [4:0]\xor_ln124_141_reg_23995_reg[6]_0 ;
  wire \xor_ln124_141_reg_23995_reg[7] ;
  wire [0:0]\xor_ln124_142_reg_24000_reg[7] ;
  wire \xor_ln124_14_reg_22762_reg[4] ;
  wire [0:0]\xor_ln124_155_reg_24300_reg[2] ;
  wire \xor_ln124_155_reg_24300_reg[3] ;
  wire \xor_ln124_155_reg_24300_reg[4] ;
  wire [7:0]\xor_ln124_155_reg_24300_reg[7] ;
  wire [2:0]\xor_ln124_156_reg_24306_reg[5] ;
  wire \xor_ln124_157_reg_24312_reg[5] ;
  wire [7:0]\xor_ln124_157_reg_24312_reg[7] ;
  wire [5:0]\xor_ln124_158_reg_24318_reg[7] ;
  wire [5:0]\xor_ln124_163_reg_24133_reg[7] ;
  wire [7:0]\xor_ln124_165_reg_24144_reg[7] ;
  wire \xor_ln124_171_reg_24276_reg[0] ;
  wire \xor_ln124_171_reg_24276_reg[1] ;
  wire \xor_ln124_171_reg_24276_reg[2] ;
  wire \xor_ln124_171_reg_24276_reg[3] ;
  wire \xor_ln124_171_reg_24276_reg[5] ;
  wire \xor_ln124_171_reg_24276_reg[6] ;
  wire [7:0]\xor_ln124_171_reg_24276_reg[7] ;
  wire \xor_ln124_171_reg_24276_reg[7]_0 ;
  wire \xor_ln124_172_reg_24282[0]_i_2_n_0 ;
  wire \xor_ln124_172_reg_24282[2]_i_3_n_0 ;
  wire \xor_ln124_172_reg_24282_reg[2] ;
  wire \xor_ln124_172_reg_24282_reg[4] ;
  wire [3:0]\xor_ln124_172_reg_24282_reg[5] ;
  wire \xor_ln124_172_reg_24282_reg[6] ;
  wire \xor_ln124_172_reg_24282_reg[7] ;
  wire [7:0]\xor_ln124_172_reg_24282_reg[7]_0 ;
  wire \xor_ln124_173_reg_24288_reg[0] ;
  wire \xor_ln124_173_reg_24288_reg[1] ;
  wire \xor_ln124_173_reg_24288_reg[2] ;
  wire \xor_ln124_173_reg_24288_reg[3] ;
  wire [2:0]\xor_ln124_173_reg_24288_reg[4] ;
  wire \xor_ln124_173_reg_24288_reg[4]_0 ;
  wire \xor_ln124_173_reg_24288_reg[5] ;
  wire \xor_ln124_173_reg_24288_reg[6] ;
  wire [7:0]\xor_ln124_173_reg_24288_reg[7] ;
  wire \xor_ln124_173_reg_24288_reg[7]_0 ;
  wire \xor_ln124_174_reg_24294[0]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[1]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[2]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[3]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[4]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[5]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[6]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294[7]_i_2_n_0 ;
  wire \xor_ln124_174_reg_24294_reg[0] ;
  wire \xor_ln124_174_reg_24294_reg[1] ;
  wire \xor_ln124_174_reg_24294_reg[2] ;
  wire \xor_ln124_174_reg_24294_reg[3] ;
  wire [0:0]\xor_ln124_174_reg_24294_reg[3]_0 ;
  wire [3:0]\xor_ln124_174_reg_24294_reg[3]_1 ;
  wire [3:0]\xor_ln124_174_reg_24294_reg[3]_2 ;
  wire \xor_ln124_174_reg_24294_reg[4] ;
  wire \xor_ln124_174_reg_24294_reg[6] ;
  wire \xor_ln124_174_reg_24294_reg[7] ;
  wire [7:0]\xor_ln124_174_reg_24294_reg[7]_0 ;
  wire \xor_ln124_187_reg_24656_reg[0] ;
  wire \xor_ln124_187_reg_24656_reg[1] ;
  wire \xor_ln124_187_reg_24656_reg[3] ;
  wire \xor_ln124_187_reg_24656_reg[4] ;
  wire \xor_ln124_187_reg_24656_reg[5] ;
  wire \xor_ln124_187_reg_24656_reg[7] ;
  wire [5:0]\xor_ln124_187_reg_24656_reg[7]_0 ;
  wire [3:0]\xor_ln124_188_reg_24662_reg[5] ;
  wire [7:0]\xor_ln124_189_reg_24668_reg[7] ;
  wire [5:0]\xor_ln124_195_reg_24444_reg[7] ;
  wire [3:0]\xor_ln124_196_reg_24449_reg[5] ;
  wire [7:0]\xor_ln124_197_reg_24454_reg[7] ;
  wire [3:0]\xor_ln124_198_reg_24459_reg[3] ;
  wire [3:0]\xor_ln124_198_reg_24459_reg[3]_0 ;
  wire [7:0]\xor_ln124_198_reg_24459_reg[7] ;
  wire \xor_ln124_203_reg_24616_reg[2] ;
  wire \xor_ln124_203_reg_24616_reg[4] ;
  wire \xor_ln124_203_reg_24616_reg[5] ;
  wire \xor_ln124_203_reg_24616_reg[6] ;
  wire \xor_ln124_203_reg_24616_reg[7] ;
  wire [7:0]\xor_ln124_203_reg_24616_reg[7]_0 ;
  wire \xor_ln124_205_reg_24626_reg[0] ;
  wire \xor_ln124_205_reg_24626_reg[1] ;
  wire [3:0]\xor_ln124_205_reg_24626_reg[3] ;
  wire [3:0]\xor_ln124_205_reg_24626_reg[3]_0 ;
  wire \xor_ln124_205_reg_24626_reg[6] ;
  wire \xor_ln124_205_reg_24626_reg[7] ;
  wire [7:0]\xor_ln124_205_reg_24626_reg[7]_0 ;
  wire [7:0]\xor_ln124_205_reg_24626_reg[7]_1 ;
  wire [1:0]\xor_ln124_20_reg_22846_reg[4] ;
  wire [5:0]\xor_ln124_220_reg_24998_reg[5] ;
  wire \xor_ln124_221_reg_25004_reg[3] ;
  wire \xor_ln124_221_reg_25004_reg[4] ;
  wire \xor_ln124_221_reg_25004_reg[5] ;
  wire [7:0]\xor_ln124_221_reg_25004_reg[7] ;
  wire [3:0]\xor_ln124_222_reg_25010_reg[7] ;
  wire [5:0]\xor_ln124_227_reg_24764_reg[7] ;
  wire [7:0]\xor_ln124_229_reg_24774_reg[7] ;
  wire [3:0]\xor_ln124_230_reg_24779_reg[5] ;
  wire \xor_ln124_235_reg_24952_reg[1] ;
  wire \xor_ln124_235_reg_24952_reg[3] ;
  wire \xor_ln124_235_reg_24952_reg[4] ;
  wire \xor_ln124_235_reg_24952_reg[6] ;
  wire [7:0]\xor_ln124_236_reg_24957_reg[7] ;
  wire [5:0]\xor_ln124_236_reg_24957_reg[7]_0 ;
  wire \xor_ln124_237_reg_24962_reg[0] ;
  wire \xor_ln124_237_reg_24962_reg[3] ;
  wire [2:0]\xor_ln124_238_reg_24967_reg[3] ;
  wire [2:0]\xor_ln124_238_reg_24967_reg[3]_0 ;
  wire [2:0]\xor_ln124_238_reg_24967_reg[5] ;
  wire [6:0]\xor_ln124_238_reg_24967_reg[7] ;
  wire [5:0]\xor_ln124_250_reg_25323_reg[7] ;
  wire \xor_ln124_252_reg_25335[2]_i_2_n_0 ;
  wire \xor_ln124_252_reg_25335[3]_i_2_n_0 ;
  wire [7:0]\xor_ln124_252_reg_25335_reg[7] ;
  wire [7:0]\xor_ln124_261_reg_25115_reg[7] ;
  wire [7:0]\xor_ln124_268_reg_25293_reg[7] ;
  wire [7:0]\xor_ln124_268_reg_25293_reg[7]_0 ;
  wire [3:0]\xor_ln124_275_reg_25509_reg[5] ;
  wire [7:0]\xor_ln124_275_reg_25509_reg[7] ;
  wire [3:0]\xor_ln124_277_reg_25519_reg[3] ;
  wire [7:0]\xor_ln124_27_reg_23033_reg[7] ;
  wire [7:0]\xor_ln124_27_reg_23033_reg[7]_0 ;
  wire \xor_ln124_28_reg_23039[3]_i_2_n_0 ;
  wire \xor_ln124_28_reg_23039[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_28_reg_23039_reg[5] ;
  wire [7:0]\xor_ln124_28_reg_23039_reg[7] ;
  wire [7:0]\xor_ln124_28_reg_23039_reg[7]_0 ;
  wire \xor_ln124_294_reg_25544_reg[5] ;
  wire [7:0]\xor_ln124_294_reg_25544_reg[7] ;
  wire [7:0]\xor_ln124_296_reg_25554_reg[1] ;
  wire [7:0]\xor_ln124_296_reg_25554_reg[7] ;
  wire \xor_ln124_29_reg_23045_reg[2] ;
  wire \xor_ln124_29_reg_23045_reg[3] ;
  wire [2:0]\xor_ln124_29_reg_23045_reg[4] ;
  wire [7:0]\xor_ln124_29_reg_23045_reg[7] ;
  wire [7:0]\xor_ln124_29_reg_23045_reg[7]_0 ;
  wire [2:0]\xor_ln124_30_reg_23051_reg[3] ;
  wire [4:0]\xor_ln124_30_reg_23051_reg[7] ;
  wire [7:0]\xor_ln124_30_reg_23051_reg[7]_0 ;
  wire [5:0]\xor_ln124_35_reg_22916_reg[7] ;
  wire [7:0]\xor_ln124_37_reg_22921_reg[7] ;
  wire \xor_ln124_43_reg_22968_reg[5] ;
  wire [4:0]\xor_ln124_43_reg_22968_reg[7] ;
  wire [2:0]\xor_ln124_44_reg_22974_reg[3] ;
  wire \xor_ln124_44_reg_22974_reg[3]_0 ;
  wire \xor_ln124_44_reg_22974_reg[4] ;
  wire [1:0]\xor_ln124_44_reg_22974_reg[4]_0 ;
  wire \xor_ln124_44_reg_22974_reg[4]_1 ;
  wire \xor_ln124_44_reg_22974_reg[5] ;
  wire \xor_ln124_44_reg_22974_reg[6] ;
  wire \xor_ln124_44_reg_22974_reg[7] ;
  wire \xor_ln124_45_reg_22980_reg[0] ;
  wire [3:0]\xor_ln124_45_reg_22980_reg[0]_0 ;
  wire \xor_ln124_45_reg_22980_reg[1] ;
  wire \xor_ln124_45_reg_22980_reg[2] ;
  wire [2:0]\xor_ln124_45_reg_22980_reg[4] ;
  wire \xor_ln124_45_reg_22980_reg[5] ;
  wire \xor_ln124_45_reg_22980_reg[6] ;
  wire \xor_ln124_45_reg_22980_reg[7] ;
  wire [7:0]\xor_ln124_45_reg_22980_reg[7]_0 ;
  wire \xor_ln124_46_reg_22986_reg[0] ;
  wire \xor_ln124_46_reg_22986_reg[2] ;
  wire \xor_ln124_46_reg_22986_reg[6] ;
  wire \xor_ln124_59_reg_23353_reg[0] ;
  wire \xor_ln124_59_reg_23353_reg[1] ;
  wire \xor_ln124_59_reg_23353_reg[4] ;
  wire \xor_ln124_59_reg_23353_reg[6] ;
  wire \xor_ln124_59_reg_23353_reg[7] ;
  wire [5:0]\xor_ln124_59_reg_23353_reg[7]_0 ;
  wire \xor_ln124_5_reg_22677_reg[4] ;
  wire \xor_ln124_5_reg_22677_reg[7] ;
  wire [3:0]\xor_ln124_60_reg_23359_reg[7] ;
  wire [7:0]\xor_ln124_61_reg_23365_reg[7] ;
  wire [4:0]\xor_ln124_62_reg_23371_reg[6] ;
  wire [5:0]\xor_ln124_67_reg_23141_reg[7] ;
  wire [3:0]\xor_ln124_68_reg_23146_reg[5] ;
  wire [7:0]\xor_ln124_69_reg_23151_reg[7] ;
  wire [7:0]\xor_ln124_70_reg_23156_reg[7] ;
  wire \xor_ln124_75_reg_23313_reg[4] ;
  wire [2:0]\xor_ln124_75_reg_23313_reg[4]_0 ;
  wire \xor_ln124_75_reg_23313_reg[5] ;
  wire \xor_ln124_75_reg_23313_reg[6] ;
  wire \xor_ln124_75_reg_23313_reg[7] ;
  wire [7:0]\xor_ln124_75_reg_23313_reg[7]_0 ;
  wire [2:0]\xor_ln124_75_reg_23313_reg[7]_1 ;
  wire [5:0]\xor_ln124_75_reg_23313_reg[7]_2 ;
  wire \xor_ln124_77_reg_23323_reg[0] ;
  wire \xor_ln124_77_reg_23323_reg[1] ;
  wire [1:0]\xor_ln124_77_reg_23323_reg[3] ;
  wire [1:0]\xor_ln124_77_reg_23323_reg[3]_0 ;
  wire \xor_ln124_77_reg_23323_reg[6] ;
  wire [2:0]\xor_ln124_77_reg_23323_reg[6]_0 ;
  wire [0:0]\xor_ln124_78_reg_23328_reg[4] ;
  wire \xor_ln124_78_reg_23328_reg[7] ;
  wire \xor_ln124_91_reg_23689_reg[0] ;
  wire \xor_ln124_91_reg_23689_reg[1] ;
  wire \xor_ln124_91_reg_23689_reg[3] ;
  wire \xor_ln124_91_reg_23689_reg[4] ;
  wire \xor_ln124_91_reg_23689_reg[5] ;
  wire \xor_ln124_91_reg_23689_reg[6] ;
  wire \xor_ln124_91_reg_23689_reg[7] ;
  wire [5:0]\xor_ln124_91_reg_23689_reg[7]_0 ;
  wire [6:0]\xor_ln124_92_reg_23695_reg[6] ;
  wire [7:0]\xor_ln124_93_reg_23701_reg[7] ;
  wire [5:0]\xor_ln124_99_reg_23461_reg[7] ;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_1_1_i_8
       (.I0(x_assign_175_reg_25162[1]),
        .I1(x_assign_174_reg_25156[1]),
        .I2(or_ln134_115_fu_19828_p3[1]),
        .I3(x_assign_175_reg_25162[5]),
        .I4(q3_reg[1]),
        .I5(\xor_ln124_205_reg_24626_reg[7]_0 [1]),
        .O(\x_assign_175_reg_25162_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_3_3_i_11
       (.I0(x_assign_174_reg_25156[3]),
        .I1(x_assign_175_reg_25162[3]),
        .I2(\xor_ln124_205_reg_24626_reg[7]_0 [3]),
        .I3(q3_reg[3]),
        .I4(or_ln134_115_fu_19828_p3[3]),
        .I5(or_ln134_116_fu_19834_p3[1]),
        .O(\x_assign_174_reg_25156_reg[3] ));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_3_3_i_12
       (.I0(or_ln134_128_fu_20010_p3[2]),
        .I1(or_ln134_127_fu_20004_p3[3]),
        .I2(x_assign_194_reg_25226[2]),
        .I3(x_assign_192_reg_25204[3]),
        .I4(mem_reg_0_3_7_7_i_1[3]),
        .O(\trunc_ln134_324_reg_25232_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_4_4_i_4
       (.I0(\xor_ln124_203_reg_24616_reg[4] ),
        .I1(mem_reg_0_3_7_7_i_1[4]),
        .I2(or_ln134_128_fu_20010_p3[4]),
        .I3(x_assign_192_reg_25204[4]),
        .I4(or_ln134_127_fu_20004_p3[4]),
        .I5(or_ln134_128_fu_20010_p3[3]),
        .O(\reg_1877_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_7_7_i_4
       (.I0(\xor_ln124_203_reg_24616_reg[7] ),
        .I1(mem_reg_0_3_7_7_i_1[7]),
        .I2(x_assign_194_reg_25226[3]),
        .I3(x_assign_192_reg_25204[7]),
        .I4(or_ln134_127_fu_20004_p3[7]),
        .I5(or_ln134_128_fu_20010_p3[6]),
        .O(\reg_1877_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_10_reg_22962[2]_i_1 
       (.I0(DOADO[0]),
        .I1(DOADO[3]),
        .O(q4_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_10_reg_22962[3]_i_1 
       (.I0(clefia_s1_q4[1]),
        .I1(DOADO[4]),
        .I2(DOADO[3]),
        .O(q4_reg_13[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,q1_reg_i_2_n_0,q1_reg_i_3_n_0,q1_reg_i_4_n_0,q1_reg_i_5_n_0,q1_reg_i_6_n_0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,q1_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],q1_reg_0}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],q1_reg_1}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s1_ce3),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_100
       (.I0(q1_reg_i_29_0),
        .I1(q1_reg_i_186_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_101
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_188_reg_24662_reg[5] [3]),
        .O(q1_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_102
       (.I0(\xor_ln124_139_reg_23985_reg[5] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .I2(or_ln134_96_fu_15472_p3[5]),
        .I3(x_assign_144_reg_24532[5]),
        .I4(or_ln134_95_fu_15466_p3[5]),
        .I5(or_ln134_96_fu_15472_p3[4]),
        .O(q1_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_103
       (.I0(q1_reg_i_30_0),
        .I1(mem_reg_0_3_7_7_i_1[5]),
        .I2(or_ln134_112_fu_17744_p3[5]),
        .I3(x_assign_168_reg_24868[5]),
        .I4(or_ln134_111_fu_17738_p3[5]),
        .I5(or_ln134_112_fu_17744_p3[4]),
        .O(q1_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_104
       (.I0(\xor_ln124_203_reg_24616_reg[5] ),
        .I1(mem_reg_0_3_7_7_i_1[5]),
        .I2(or_ln134_128_fu_20010_p3[5]),
        .I3(x_assign_192_reg_25204[5]),
        .I4(or_ln134_127_fu_20004_p3[5]),
        .I5(or_ln134_128_fu_20010_p3[4]),
        .O(q1_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530333)) 
    q1_reg_i_105
       (.I0(q1_reg_i_187_n_0),
        .I1(q1_reg_i_21_0[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_106
       (.I0(Q[5]),
        .I1(\xor_ln124_30_reg_23051_reg[7] [2]),
        .I2(q1_reg_i_47_1),
        .I3(q1_reg_i_188_n_0),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_106_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_107
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_33_0),
        .I2(q1_reg_i_189_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [4]),
        .O(q1_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_108
       (.I0(\xor_ln124_75_reg_23313_reg[4] ),
        .I1(q1_reg_i_190_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_109
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_188_reg_24662_reg[5] [2]),
        .O(q1_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C0CACCC)) 
    q1_reg_i_110
       (.I0(\x_assign_102_reg_24177_reg[3] ),
        .I1(q1_reg_i_21_0[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_111
       (.I0(\x_assign_78_reg_23853_reg[3] ),
        .I1(mem_reg_0_3_7_7_i_1[3]),
        .I2(x_assign_96_reg_23901[3]),
        .I3(q1_reg_i_37_1[2]),
        .I4(or_ln134_64_fu_10923_p3[3]),
        .I5(or_ln134_63_fu_10917_p3[2]),
        .O(q1_reg_i_111_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_112
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_37_0),
        .I2(q1_reg_i_191_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [3]),
        .O(q1_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_113
       (.I0(Q[5]),
        .I1(q1_reg_i_192_n_0),
        .I2(q1_reg_i_47_1),
        .I3(\xor_ln124_60_reg_23359_reg[7] [1]),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF69969669)) 
    q1_reg_i_114
       (.I0(or_ln134_32_fu_6379_p3[3]),
        .I1(or_ln134_31_fu_6373_p3[2]),
        .I2(q1_reg_i_193_n_0),
        .I3(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .I4(q1_reg_i_37_2),
        .I5(q1_reg_32),
        .O(q1_reg_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q1_reg_i_115
       (.I0(q1_reg_26[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q1_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hFFFF909FFFFF9F9F)) 
    q1_reg_i_116
       (.I0(\x_assign_174_reg_25156_reg[3] ),
        .I1(\trunc_ln134_324_reg_25232_reg[2] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [3]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q1_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q1_reg_i_117
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\x_assign_126_reg_24500_reg[3] ),
        .I2(q1_reg_i_194_n_0),
        .I3(\xor_ln124_188_reg_24662_reg[5] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q1_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_118
       (.I0(q1_reg_i_39_1),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [2]),
        .I2(q1_reg_i_114_0[1]),
        .I3(x_assign_48_reg_23229[2]),
        .I4(or_ln134_31_fu_6373_p3[1]),
        .I5(or_ln134_32_fu_6379_p3[2]),
        .O(q1_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hBBF333F3BBF3F3F3)) 
    q1_reg_i_119
       (.I0(q1_reg_i_195_n_0),
        .I1(q1_reg_i_47_1),
        .I2(\xor_ln124_30_reg_23051_reg[7] [1]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(q1_reg_i_119_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_120
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_39_0),
        .I2(q1_reg_i_196_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [2]),
        .O(q1_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_121
       (.I0(\x_assign_78_reg_23853_reg[2]_0 ),
        .I1(q1_reg_i_197_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q1_reg_i_122
       (.I0(q1_reg_i_198_n_0),
        .I1(q1_reg_i_21_0[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_123
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(q1_reg_i_199_n_0),
        .O(q1_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_124
       (.I0(q1_reg_i_41_0),
        .I1(mem_reg_0_3_7_7_i_1[2]),
        .I2(x_assign_168_reg_24868[2]),
        .I3(x_assign_170_reg_24890[1]),
        .I4(or_ln134_112_fu_17744_p3[1]),
        .I5(or_ln134_111_fu_17738_p3[2]),
        .O(q1_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_125
       (.I0(\xor_ln124_203_reg_24616_reg[2] ),
        .I1(mem_reg_0_3_7_7_i_1[2]),
        .I2(x_assign_192_reg_25204[2]),
        .I3(x_assign_194_reg_25226[1]),
        .I4(or_ln134_127_fu_20004_p3[2]),
        .I5(or_ln134_128_fu_20010_p3[1]),
        .O(q1_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h55C055C0FFFF55C0)) 
    q1_reg_i_126
       (.I0(\xor_ln124_156_reg_24306_reg[5] [0]),
        .I1(q1_reg_i_43_0),
        .I2(q1_reg_i_21_0[1]),
        .I3(q4_reg_17),
        .I4(\x_assign_103_reg_24183_reg[1] ),
        .I5(q1_reg_i_43_1),
        .O(q1_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_127
       (.I0(Q[5]),
        .I1(\xor_ln124_30_reg_23051_reg[7] [0]),
        .I2(q1_reg_i_47_1),
        .I3(q1_reg_i_200_n_0),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q1_reg_i_128
       (.I0(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .I1(\trunc_ln134_82_reg_23241_reg[0] ),
        .I2(x_assign_48_reg_23229[1]),
        .I3(q1_reg_i_114_0[0]),
        .I4(q1_reg_i_43_2),
        .I5(q1_reg_32),
        .O(q1_reg_i_128_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_129
       (.I0(q1_reg_i_81),
        .I1(\x_assign_55_reg_23523_reg[1] ),
        .I2(q1_reg_i_201_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [1]),
        .O(q1_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_130
       (.I0(q1_reg_i_43_3),
        .I1(q1_reg_i_202_n_0),
        .I2(Q[13]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_131
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\xor_ln124_188_reg_24662_reg[5] [0]),
        .O(q1_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_132
       (.I0(\x_assign_175_reg_25162_reg[1] ),
        .I1(x_assign_192_reg_25204[1]),
        .I2(x_assign_194_reg_25226[0]),
        .I3(or_ln134_128_fu_20010_p3[0]),
        .I4(or_ln134_127_fu_20004_p3[1]),
        .I5(mem_reg_0_3_7_7_i_1[1]),
        .O(q1_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530333)) 
    q1_reg_i_133
       (.I0(q1_reg_i_203_n_0),
        .I1(q1_reg_i_21_0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_134
       (.I0(Q[5]),
        .I1(q1_reg_i_204_n_0),
        .I2(q1_reg_i_47_1),
        .I3(\xor_ln124_60_reg_23359_reg[7] [0]),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_134_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_135
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_47_0),
        .I2(q1_reg_i_205_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [0]),
        .O(q1_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_136
       (.I0(\x_assign_79_reg_23859_reg[0] ),
        .I1(q1_reg_i_206_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_137
       (.I0(or_ln134_127_fu_20004_p3[0]),
        .I1(x_assign_194_reg_25226[3]),
        .I2(x_assign_192_reg_25204[0]),
        .I3(or_ln134_128_fu_20010_p3[0]),
        .I4(\x_assign_175_reg_25162_reg[0] ),
        .I5(mem_reg_0_3_7_7_i_1[0]),
        .O(q1_reg_i_137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_138
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(q1_reg_i_207_n_0),
        .O(q1_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_139
       (.I0(\x_assign_150_reg_24820_reg[0]_0 ),
        .I1(mem_reg_0_3_7_7_i_1[0]),
        .I2(x_assign_170_reg_24890[3]),
        .I3(or_ln134_111_fu_17738_p3[0]),
        .I4(x_assign_168_reg_24868[0]),
        .I5(or_ln134_112_fu_17744_p3[0]),
        .O(q1_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAFBFFFF)) 
    q1_reg_i_140
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(q1_reg_i_51_1[7]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_reg_i_51_0[7]),
        .O(q1_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h5F5F5F5F0F0FFF3F)) 
    q1_reg_i_142
       (.I0(q1_reg_i_53_2[7]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_i_53_1[7]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xor_ln124_59_reg_23353_reg[7] ));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    q1_reg_i_143
       (.I0(q1_reg_i_53),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_i_53_0[7]),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_44_reg_22974_reg[7] ),
        .I5(q1_reg_i_81),
        .O(\xor_ln124_91_reg_23689_reg[7] ));
  LUT6 #(
    .INIT(64'hAFAFFFBFFFFFFFBF)) 
    q1_reg_i_144
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_30[6]),
        .I4(Q[10]),
        .I5(\xor_ln124_172_reg_24282_reg[6] ),
        .O(q1_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h8B8B8B8BBB88BBBB)) 
    q1_reg_i_145
       (.I0(q1_reg_i_55_0),
        .I1(q2_reg_20),
        .I2(q1_reg_i_51_0[6]),
        .I3(q1_reg_i_51_1[6]),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(q2_reg_21),
        .O(q1_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAFF00FF3FFF)) 
    q1_reg_i_147
       (.I0(q1_reg_i_53_2[6]),
        .I1(q1_reg_i_53_1[6]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xor_ln124_59_reg_23353_reg[6] ));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    q1_reg_i_148
       (.I0(q1_reg_i_57),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_i_53_0[6]),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_44_reg_22974_reg[6] ),
        .I5(q1_reg_i_81),
        .O(\xor_ln124_91_reg_23689_reg[6] ));
  LUT6 #(
    .INIT(64'h000000008800B800)) 
    q1_reg_i_149
       (.I0(q1_reg_i_51_0[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q1_reg_i_51_1[5]),
        .I5(Q[6]),
        .O(q1_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    q1_reg_i_150
       (.I0(\xor_ln124_44_reg_22974_reg[5] ),
        .I1(q1_reg_i_81),
        .I2(q1_reg_i_53_0[5]),
        .I3(q1_reg_i_81_0),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(q1_reg_i_61),
        .O(\xor_ln124_91_reg_23689_reg[5] ));
  LUT6 #(
    .INIT(64'h00FFFFFF0D0DFFFF)) 
    q1_reg_i_152
       (.I0(Q[3]),
        .I1(q1_reg_i_53_1[5]),
        .I2(Q[5]),
        .I3(q1_reg_i_53_2[5]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[7]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h000000008800B800)) 
    q1_reg_i_153
       (.I0(q1_reg_i_51_0[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q1_reg_i_51_1[4]),
        .I5(Q[6]),
        .O(q1_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    q1_reg_i_154
       (.I0(\xor_ln124_44_reg_22974_reg[4] ),
        .I1(q1_reg_i_81),
        .I2(q1_reg_i_53_0[4]),
        .I3(q1_reg_i_81_0),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(q1_reg_i_65),
        .O(\xor_ln124_91_reg_23689_reg[4] ));
  LUT6 #(
    .INIT(64'h5F5F5F5F0F0FFF3F)) 
    q1_reg_i_156
       (.I0(q1_reg_i_53_2[4]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_i_53_1[4]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xor_ln124_59_reg_23353_reg[4] ));
  LUT6 #(
    .INIT(64'hFFBFFFFFAABFFFFF)) 
    q1_reg_i_157
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(q1_reg_i_51_1[3]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_reg_i_51_0[3]),
        .O(q1_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h7770777000007770)) 
    q1_reg_i_158
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q1_reg_i_69),
        .I2(\x_assign_54_reg_23517_reg[3] ),
        .I3(q1_reg_i_81),
        .I4(q1_reg_i_53_0[3]),
        .I5(q1_reg_i_81_0),
        .O(\xor_ln124_91_reg_23689_reg[3] ));
  LUT6 #(
    .INIT(64'h30FF30FF3AFF3FFF)) 
    q1_reg_i_160
       (.I0(q1_reg_i_53_1[3]),
        .I1(q1_reg_i_53_2[3]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\xor_ln124_29_reg_23045_reg[3] ));
  LUT6 #(
    .INIT(64'h8B8B8B8BBB88BBBB)) 
    q1_reg_i_161
       (.I0(q1_reg_i_70_0),
        .I1(q2_reg_20),
        .I2(q1_reg_i_51_0[2]),
        .I3(q1_reg_i_51_1[2]),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(q2_reg_21),
        .O(q1_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h00008BBBFFFF8BBB)) 
    q1_reg_i_162
       (.I0(q1_reg_i_70_1),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[2]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[2]),
        .O(q1_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hFFFF07FF00FF07FF)) 
    q1_reg_i_163
       (.I0(q1_reg_i_53_1[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[7]),
        .I5(q1_reg_i_53_2[2]),
        .O(\xor_ln124_29_reg_23045_reg[2] ));
  LUT6 #(
    .INIT(64'hFFBFFFFFAABFFFFF)) 
    q1_reg_i_165
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(q1_reg_i_51_1[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_reg_i_51_0[1]),
        .O(q1_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h7707770777070000)) 
    q1_reg_i_166
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q1_reg_i_77),
        .I2(\x_assign_55_reg_23523_reg[1]_0 ),
        .I3(q1_reg_i_81),
        .I4(q1_reg_i_53_0[1]),
        .I5(q1_reg_i_81_0),
        .O(\xor_ln124_91_reg_23689_reg[1] ));
  LUT6 #(
    .INIT(64'hAAFFAAFF00FF3FFF)) 
    q1_reg_i_168
       (.I0(q1_reg_i_53_2[1]),
        .I1(q1_reg_i_53_1[1]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xor_ln124_59_reg_23353_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000074004400)) 
    q1_reg_i_169
       (.I0(q1_reg_i_51_0[0]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q1_reg_i_51_1[0]),
        .I5(Q[6]),
        .O(q1_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    q1_reg_i_170
       (.I0(\x_assign_55_reg_23523_reg[0] ),
        .I1(q1_reg_i_81),
        .I2(q1_reg_i_53_0[0]),
        .I3(q1_reg_i_81_0),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(q1_reg_i_81_1),
        .O(\xor_ln124_91_reg_23689_reg[0] ));
  LUT6 #(
    .INIT(64'hAAFFAAFF00FF3FFF)) 
    q1_reg_i_172
       (.I0(q1_reg_i_53_2[0]),
        .I1(q1_reg_i_53_1[0]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xor_ln124_59_reg_23353_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_173
       (.I0(q1_reg_i_82_0[7]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [7]),
        .I2(x_assign_138_reg_24365[7]),
        .I3(x_assign_139_reg_24371[5]),
        .I4(or_ln134_93_fu_14468_p3[7]),
        .I5(x_assign_138_reg_24365[5]),
        .O(q1_reg_i_173_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_174
       (.I0(or_ln134_48_fu_8651_p3[0]),
        .I1(x_assign_72_reg_23565[7]),
        .I2(or_ln134_47_fu_8645_p3[6]),
        .I3(or_ln134_48_fu_8651_p3[7]),
        .I4(mem_reg_0_3_7_7_i_1[7]),
        .O(q1_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_175
       (.I0(q1_reg_i_84_0[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(or_ln134_61_fu_9801_p3[7]),
        .I3(x_assign_90_reg_23729[5]),
        .I4(x_assign_90_reg_23729[7]),
        .I5(x_assign_91_reg_23735[5]),
        .O(q1_reg_i_175_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_176
       (.I0(or_ln134_64_fu_10923_p3[7]),
        .I1(or_ln134_63_fu_10917_p3[6]),
        .I2(x_assign_96_reg_23901[7]),
        .I3(or_ln134_64_fu_10923_p3[0]),
        .I4(mem_reg_0_3_7_7_i_1[7]),
        .O(q1_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_177
       (.I0(q1_reg_i_86_0[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(x_assign_162_reg_24696[7]),
        .I3(x_assign_163_reg_24702[5]),
        .I4(or_ln134_109_fu_16622_p3[7]),
        .I5(x_assign_162_reg_24696[5]),
        .O(q1_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_178
       (.I0(q1_reg_i_82_0[6]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [6]),
        .I2(x_assign_138_reg_24365[6]),
        .I3(x_assign_139_reg_24371[4]),
        .I4(or_ln134_93_fu_14468_p3[6]),
        .I5(x_assign_138_reg_24365[4]),
        .O(q1_reg_i_178_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_179
       (.I0(x_assign_48_reg_23229[6]),
        .I1(or_ln134_32_fu_6379_p3[7]),
        .O(q1_reg_i_179_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_180
       (.I0(or_ln134_48_fu_8651_p3[7]),
        .I1(x_assign_72_reg_23565[6]),
        .I2(or_ln134_47_fu_8645_p3[5]),
        .I3(or_ln134_48_fu_8651_p3[6]),
        .I4(mem_reg_0_3_7_7_i_1[6]),
        .O(q1_reg_i_180_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_181
       (.I0(or_ln134_64_fu_10923_p3[6]),
        .I1(or_ln134_63_fu_10917_p3[5]),
        .I2(x_assign_96_reg_23901[6]),
        .I3(or_ln134_64_fu_10923_p3[7]),
        .I4(mem_reg_0_3_7_7_i_1[6]),
        .O(q1_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_182
       (.I0(q1_reg_i_86_0[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(x_assign_162_reg_24696[6]),
        .I3(x_assign_163_reg_24702[4]),
        .I4(or_ln134_109_fu_16622_p3[6]),
        .I5(x_assign_162_reg_24696[4]),
        .O(q1_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_183
       (.I0(\xor_ln124_70_reg_23156_reg[7] [5]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [5]),
        .I2(or_ln134_29_fu_5257_p3[3]),
        .I3(\xor_ln124_68_reg_23146_reg[5] [3]),
        .I4(or_ln134_29_fu_5257_p3[5]),
        .I5(or_ln134_27_fu_5245_p3[3]),
        .O(q1_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_184
       (.I0(\xor_ln124_100_reg_23466_reg[7] [5]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [5]),
        .I2(x_assign_66_reg_23393[5]),
        .I3(or_ln134_44_fu_7523_p3[1]),
        .I4(or_ln134_45_fu_7529_p3[5]),
        .I5(\xor_ln124_102_reg_23476_reg[5] [3]),
        .O(q1_reg_i_184_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_185
       (.I0(or_ln134_48_fu_8651_p3[6]),
        .I1(x_assign_72_reg_23565[5]),
        .I2(or_ln134_47_fu_8645_p3[4]),
        .I3(or_ln134_48_fu_8651_p3[5]),
        .I4(mem_reg_0_3_7_7_i_1[5]),
        .O(q1_reg_i_185_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_186
       (.I0(or_ln134_64_fu_10923_p3[5]),
        .I1(or_ln134_63_fu_10917_p3[4]),
        .I2(x_assign_96_reg_23901[5]),
        .I3(or_ln134_64_fu_10923_p3[6]),
        .I4(mem_reg_0_3_7_7_i_1[5]),
        .O(q1_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_187
       (.I0(q1_reg_i_82_0[4]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [4]),
        .I2(x_assign_138_reg_24365[4]),
        .I3(or_ln134_92_fu_14462_p3[0]),
        .I4(\xor_ln124_196_reg_24449_reg[5] [2]),
        .I5(or_ln134_93_fu_14468_p3[4]),
        .O(q1_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_188
       (.I0(\xor_ln124_100_reg_23466_reg[7] [4]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [4]),
        .I2(x_assign_66_reg_23393[4]),
        .I3(or_ln134_44_fu_7523_p3[0]),
        .I4(or_ln134_45_fu_7529_p3[4]),
        .I5(\xor_ln124_102_reg_23476_reg[5] [2]),
        .O(q1_reg_i_188_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_189
       (.I0(or_ln134_48_fu_8651_p3[5]),
        .I1(x_assign_72_reg_23565[4]),
        .I2(or_ln134_47_fu_8645_p3[3]),
        .I3(or_ln134_48_fu_8651_p3[4]),
        .I4(mem_reg_0_3_7_7_i_1[4]),
        .O(q1_reg_i_189_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_19
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[10]),
        .O(ap_enable_reg_pp0_iter2_reg_3));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_190
       (.I0(or_ln134_63_fu_10917_p3[3]),
        .I1(or_ln134_64_fu_10923_p3[4]),
        .I2(x_assign_96_reg_23901[4]),
        .I3(or_ln134_64_fu_10923_p3[5]),
        .I4(mem_reg_0_3_7_7_i_1[4]),
        .O(q1_reg_i_190_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_191
       (.I0(or_ln134_48_fu_8651_p3[3]),
        .I1(or_ln134_47_fu_8645_p3[2]),
        .I2(q1_reg_i_112_0[2]),
        .I3(x_assign_72_reg_23565[3]),
        .I4(mem_reg_0_3_7_7_i_1[3]),
        .O(q1_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_192
       (.I0(x_assign_45_reg_23095[3]),
        .I1(q1_reg_i_113_0[3]),
        .I2(\xor_ln124_70_reg_23156_reg[7] [3]),
        .I3(\xor_ln124_100_reg_23466_reg[7]_0 [3]),
        .I4(\xor_ln124_68_reg_23146_reg[5] [1]),
        .I5(or_ln134_29_fu_5257_p3[1]),
        .O(q1_reg_i_192_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_193
       (.I0(x_assign_48_reg_23229[3]),
        .I1(q1_reg_i_114_0[2]),
        .O(q1_reg_i_193_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_194
       (.I0(or_ln134_95_fu_15466_p3[3]),
        .I1(or_ln134_96_fu_15472_p3[2]),
        .I2(x_assign_146_reg_24554[2]),
        .I3(x_assign_144_reg_24532[3]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .O(q1_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_195
       (.I0(x_assign_67_reg_23399[2]),
        .I1(x_assign_66_reg_23393[2]),
        .I2(\xor_ln124_102_reg_23476_reg[5] [0]),
        .I3(or_ln134_45_fu_7529_p3[2]),
        .I4(\xor_ln124_100_reg_23466_reg[7] [2]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [2]),
        .O(q1_reg_i_195_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_196
       (.I0(or_ln134_48_fu_8651_p3[2]),
        .I1(or_ln134_47_fu_8645_p3[1]),
        .I2(q1_reg_i_112_0[1]),
        .I3(x_assign_72_reg_23565[2]),
        .I4(mem_reg_0_3_7_7_i_1[2]),
        .O(q1_reg_i_196_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_197
       (.I0(or_ln134_63_fu_10917_p3[1]),
        .I1(or_ln134_64_fu_10923_p3[2]),
        .I2(q1_reg_i_37_1[1]),
        .I3(x_assign_96_reg_23901[2]),
        .I4(mem_reg_0_3_7_7_i_1[2]),
        .O(q1_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_198
       (.I0(x_assign_138_reg_24365[2]),
        .I1(x_assign_139_reg_24371[2]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [2]),
        .I3(q1_reg_i_82_0[2]),
        .I4(\xor_ln124_196_reg_24449_reg[5] [0]),
        .I5(or_ln134_93_fu_14468_p3[2]),
        .O(q1_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_199
       (.I0(q1_reg_i_86_0[2]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I2(x_assign_163_reg_24702[2]),
        .I3(x_assign_162_reg_24696[2]),
        .I4(or_ln134_109_fu_16622_p3[2]),
        .I5(\xor_ln124_230_reg_24779_reg[5] [0]),
        .O(q1_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'h4F444F4FFFF4FFFF)) 
    q1_reg_i_2
       (.I0(q1_reg_i_21_n_0),
        .I1(q1_reg_i_22_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q1_reg_i_23_n_0),
        .I4(q1_reg_i_24_n_0),
        .I5(\xor_ln124_236_reg_24957_reg[7] [7]),
        .O(q1_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    q1_reg_i_20
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[9]),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_reg_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_200
       (.I0(x_assign_67_reg_23399[1]),
        .I1(x_assign_66_reg_23393[1]),
        .I2(or_ln134_45_fu_7529_p3[1]),
        .I3(x_assign_66_reg_23393[7]),
        .I4(\xor_ln124_100_reg_23466_reg[7] [1]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [1]),
        .O(q1_reg_i_200_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_201
       (.I0(mem_reg_0_3_7_7_i_1[1]),
        .I1(or_ln134_47_fu_8645_p3[0]),
        .I2(or_ln134_48_fu_8651_p3[1]),
        .I3(q1_reg_i_112_0[0]),
        .I4(x_assign_72_reg_23565[1]),
        .O(q1_reg_i_201_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_202
       (.I0(mem_reg_0_3_7_7_i_1[1]),
        .I1(or_ln134_63_fu_10917_p3[0]),
        .I2(or_ln134_64_fu_10923_p3[1]),
        .I3(q1_reg_i_37_1[0]),
        .I4(x_assign_96_reg_23901[1]),
        .O(q1_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_203
       (.I0(x_assign_139_reg_24371[0]),
        .I1(x_assign_138_reg_24365[0]),
        .I2(or_ln134_93_fu_14468_p3[0]),
        .I3(x_assign_138_reg_24365[6]),
        .I4(q1_reg_i_82_0[0]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [0]),
        .O(q1_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_204
       (.I0(x_assign_45_reg_23095[0]),
        .I1(q1_reg_i_113_0[0]),
        .I2(x_assign_45_reg_23095[4]),
        .I3(x_assign_42_reg_23073[6]),
        .I4(\xor_ln124_70_reg_23156_reg[7] [0]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [0]),
        .O(q1_reg_i_204_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_205
       (.I0(or_ln134_48_fu_8651_p3[1]),
        .I1(x_assign_72_reg_23565[0]),
        .I2(x_assign_73_reg_23571),
        .I3(or_ln134_48_fu_8651_p3[0]),
        .I4(mem_reg_0_3_7_7_i_1[0]),
        .O(q1_reg_i_205_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_206
       (.I0(or_ln134_64_fu_10923_p3[0]),
        .I1(x_assign_97_reg_23907),
        .I2(x_assign_96_reg_23901[0]),
        .I3(or_ln134_64_fu_10923_p3[1]),
        .I4(mem_reg_0_3_7_7_i_1[0]),
        .O(q1_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_207
       (.I0(x_assign_163_reg_24702[0]),
        .I1(x_assign_162_reg_24696[0]),
        .I2(or_ln134_109_fu_16622_p3[0]),
        .I3(x_assign_162_reg_24696[6]),
        .I4(q1_reg_i_86_0[0]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [0]),
        .O(q1_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    q1_reg_i_21
       (.I0(q1_reg_24),
        .I1(q1_reg_i_82_n_0),
        .I2(\x_assign_102_reg_24177_reg[5] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q1_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q1_reg_i_22
       (.I0(q1_reg_32),
        .I1(\reg_1871_reg[7]_0 [3]),
        .I2(q1_reg_i_83_n_0),
        .I3(q1_reg_i_84_n_0),
        .I4(q1_reg_i_85_n_0),
        .I5(q1_reg_23),
        .O(q1_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_23
       (.I0(q1_reg_i_86_n_0),
        .I1(\reg_1871_reg[7] [5]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(q1_reg_i_87_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h5F5F535F5050535F)) 
    q1_reg_i_24
       (.I0(q1_reg_26[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(q1_reg_i_88_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\reg_1877_reg[7] ),
        .O(q1_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h30AA30AA30AAFFAA)) 
    q1_reg_i_25
       (.I0(q1_reg_i_89_n_0),
        .I1(q1_reg_i_90_n_0),
        .I2(q1_reg_i_91_n_0),
        .I3(q1_reg_23),
        .I4(q1_reg_i_92_n_0),
        .I5(q1_reg_i_93_n_0),
        .O(q1_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_26
       (.I0(q1_reg_i_94_n_0),
        .I1(\reg_1871_reg[7] [4]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\reg_1877_reg[6] [3]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFAFA3AFA0A0A3AF)) 
    q1_reg_i_27
       (.I0(q1_reg_26[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(q1_reg_i_95_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q1_reg_i_96_n_0),
        .O(q1_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    q1_reg_i_28
       (.I0(q1_reg_24),
        .I1(q1_reg_i_97_n_0),
        .I2(\xor_ln124_108_reg_23654_reg[5] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q1_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q1_reg_i_29
       (.I0(q1_reg_32),
        .I1(\reg_1871_reg[7]_0 [2]),
        .I2(q1_reg_i_98_n_0),
        .I3(q1_reg_i_99_n_0),
        .I4(q1_reg_i_100_n_0),
        .I5(q1_reg_23),
        .O(q1_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h1F111F1FFFF1FFFF)) 
    q1_reg_i_3
       (.I0(q1_reg_i_25_n_0),
        .I1(q1_reg_24),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q1_reg_i_26_n_0),
        .I4(q1_reg_i_27_n_0),
        .I5(\xor_ln124_236_reg_24957_reg[7] [6]),
        .O(q1_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_30
       (.I0(q1_reg_i_101_n_0),
        .I1(q1_reg_i_102_n_0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(q1_reg_i_103_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hA0A0A3AFAFAFA3AF)) 
    q1_reg_i_31
       (.I0(q1_reg_26[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [5]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q1_reg_i_104_n_0),
        .O(q1_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    q1_reg_i_32
       (.I0(q1_reg_24),
        .I1(q1_reg_i_105_n_0),
        .I2(\xor_ln124_108_reg_23654_reg[4] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q1_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q1_reg_i_33
       (.I0(q1_reg_32),
        .I1(\reg_1871_reg[7]_0 [1]),
        .I2(q1_reg_i_106_n_0),
        .I3(q1_reg_i_107_n_0),
        .I4(q1_reg_i_108_n_0),
        .I5(q1_reg_23),
        .O(q1_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h5050535F5F5F535F)) 
    q1_reg_i_34
       (.I0(q1_reg_26[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [4]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\reg_1877_reg[4] ),
        .O(q1_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_35
       (.I0(q1_reg_i_109_n_0),
        .I1(\reg_1871_reg[7] [3]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\reg_1877_reg[6] [2]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    q1_reg_i_36
       (.I0(q1_reg_24),
        .I1(q1_reg_i_110_n_0),
        .I2(\xor_ln124_156_reg_24306_reg[5] [1]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    q1_reg_i_37
       (.I0(q1_reg_i_111_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_25),
        .I3(q1_reg_i_112_n_0),
        .I4(q1_reg_i_113_n_0),
        .I5(q1_reg_i_114_n_0),
        .O(q1_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBFBFBF)) 
    q1_reg_i_38
       (.I0(q1_reg_i_115_n_0),
        .I1(q1_reg_i_116_n_0),
        .I2(q1_reg_i_117_n_0),
        .I3(\reg_1877_reg[6] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q1_reg_i_39
       (.I0(q1_reg_32),
        .I1(q1_reg_i_118_n_0),
        .I2(q1_reg_i_119_n_0),
        .I3(q1_reg_i_120_n_0),
        .I4(q1_reg_i_121_n_0),
        .I5(q1_reg_23),
        .O(q1_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h4F444F4FFFF4FFFF)) 
    q1_reg_i_4
       (.I0(q1_reg_i_28_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q1_reg_i_30_n_0),
        .I4(q1_reg_i_31_n_0),
        .I5(\xor_ln124_236_reg_24957_reg[7] [5]),
        .O(q1_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBBBBB)) 
    q1_reg_i_40
       (.I0(q1_reg_24),
        .I1(q1_reg_i_122_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\xor_ln124_172_reg_24282[2]_i_3_n_0 ),
        .O(q1_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_41
       (.I0(q1_reg_i_123_n_0),
        .I1(\reg_1871_reg[7] [2]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(q1_reg_i_124_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFAFA3AFA0A0A3AF)) 
    q1_reg_i_42
       (.I0(q1_reg_26[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [2]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q1_reg_i_125_n_0),
        .O(q1_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAAAA)) 
    q1_reg_i_43
       (.I0(q1_reg_i_126_n_0),
        .I1(q1_reg_i_127_n_0),
        .I2(q1_reg_i_128_n_0),
        .I3(q1_reg_23),
        .I4(q1_reg_i_129_n_0),
        .I5(q1_reg_i_130_n_0),
        .O(q1_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_44
       (.I0(q1_reg_i_131_n_0),
        .I1(\reg_1871_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\reg_1877_reg[6] [0]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h5050535F5F5F535F)) 
    q1_reg_i_45
       (.I0(q1_reg_26[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q1_reg_i_132_n_0),
        .O(q1_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBBBBB)) 
    q1_reg_i_46
       (.I0(q1_reg_24),
        .I1(q1_reg_i_133_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\xor_ln124_172_reg_24282[0]_i_2_n_0 ),
        .O(q1_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hF1F1F100FFFFFFFF)) 
    q1_reg_i_47
       (.I0(q1_reg_32),
        .I1(\reg_1871_reg[7]_0 [0]),
        .I2(q1_reg_i_134_n_0),
        .I3(q1_reg_i_135_n_0),
        .I4(q1_reg_i_136_n_0),
        .I5(q1_reg_23),
        .O(q1_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h5F5F535F5050535F)) 
    q1_reg_i_48
       (.I0(q1_reg_26[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\xor_ln124_220_reg_24998_reg[5] [0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(q1_reg_i_137_n_0),
        .O(q1_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    q1_reg_i_49
       (.I0(q1_reg_i_138_n_0),
        .I1(\reg_1871_reg[7] [0]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(q1_reg_i_139_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q1_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF4F4444FF4F)) 
    q1_reg_i_5
       (.I0(q1_reg_i_32_n_0),
        .I1(q1_reg_i_33_n_0),
        .I2(q1_reg_i_34_n_0),
        .I3(q1_reg_i_35_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(\xor_ln124_236_reg_24957_reg[7] [4]),
        .O(q1_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000B8BBFFFFB8BB)) 
    q1_reg_i_50
       (.I0(\xor_ln124_172_reg_24282_reg[7] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[7]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[7]),
        .O(\xor_ln124_187_reg_24656_reg[7] ));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    q1_reg_i_51
       (.I0(q1_reg_38),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_i_140_n_0),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h0505051500000000)) 
    q1_reg_i_54
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(q2_reg_19),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000D5FFD5D5)) 
    q1_reg_i_55
       (.I0(q1_reg_i_144_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(q1_reg_28[6]),
        .I3(q1_reg_i_145_n_0),
        .I4(q2_reg_19),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(\x_116_reg_24992_reg[6] ));
  LUT6 #(
    .INIT(64'h00008BBBFFFF8BBB)) 
    q1_reg_i_58
       (.I0(q1_reg_31),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[5]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[5]),
        .O(\xor_ln124_187_reg_24656_reg[5] ));
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    q1_reg_i_59
       (.I0(q1_reg_i_149_n_0),
        .I1(q1_reg_37),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF454545FF45)) 
    q1_reg_i_6
       (.I0(q1_reg_i_36_n_0),
        .I1(q1_reg_i_37_n_0),
        .I2(q1_reg_23),
        .I3(q1_reg_i_38_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(\xor_ln124_236_reg_24957_reg[7] [3]),
        .O(q1_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h00008BBBFFFF8BBB)) 
    q1_reg_i_62
       (.I0(\xor_ln124_172_reg_24282_reg[4] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[4]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[4]),
        .O(\xor_ln124_187_reg_24656_reg[4] ));
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    q1_reg_i_63
       (.I0(q1_reg_i_153_n_0),
        .I1(q1_reg_33),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    q1_reg_i_66
       (.I0(\x_assign_151_reg_24826_reg[3] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[3]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[3]),
        .O(\xor_ln124_187_reg_24656_reg[3] ));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    q1_reg_i_67
       (.I0(q1_reg_36),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_i_157_n_0),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h2222F2FFFFFFF2FF)) 
    q1_reg_i_7
       (.I0(q1_reg_i_39_n_0),
        .I1(q1_reg_i_40_n_0),
        .I2(q1_reg_i_41_n_0),
        .I3(q1_reg_i_42_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(\xor_ln124_236_reg_24957_reg[7] [2]),
        .O(q1_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'h44747777)) 
    q1_reg_i_70
       (.I0(q1_reg_29),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_19),
        .I3(q1_reg_i_161_n_0),
        .I4(q1_reg_i_162_n_0),
        .O(\x_assign_174_reg_25156_reg[2] ));
  LUT5 #(
    .INIT(32'hB0808080)) 
    q1_reg_i_71
       (.I0(\x_assign_78_reg_23853_reg[2] ),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_i_53_0[2]),
        .I4(Q[11]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h00008BBBFFFF8BBB)) 
    q1_reg_i_74
       (.I0(\x_assign_150_reg_24820_reg[1] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[1]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[1]),
        .O(\xor_ln124_187_reg_24656_reg[1] ));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    q1_reg_i_75
       (.I0(q1_reg_35),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_i_165_n_0),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h00008BBBFFFF8BBB)) 
    q1_reg_i_78
       (.I0(\x_assign_150_reg_24820_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q1_reg_30[0]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q1_reg_28[0]),
        .O(\xor_ln124_187_reg_24656_reg[0] ));
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    q1_reg_i_79
       (.I0(q1_reg_i_169_n_0),
        .I1(q1_reg_34),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_19),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h4F444F4FFFF4FFFF)) 
    q1_reg_i_8
       (.I0(q1_reg_24),
        .I1(q1_reg_i_43_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q1_reg_i_44_n_0),
        .I4(q1_reg_i_45_n_0),
        .I5(\xor_ln124_236_reg_24957_reg[7] [1]),
        .O(q1_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530333)) 
    q1_reg_i_82
       (.I0(q1_reg_i_173_n_0),
        .I1(q1_reg_i_21_0[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_83
       (.I0(Q[5]),
        .I1(\xor_ln124_30_reg_23051_reg[7] [4]),
        .I2(q1_reg_i_47_1),
        .I3(\xor_ln124_60_reg_23359_reg[7] [3]),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_84
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_22_0),
        .I2(q1_reg_i_174_n_0),
        .I3(q1_reg_i_81_0),
        .I4(q1_reg_i_175_n_0),
        .O(q1_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_85
       (.I0(\xor_ln124_75_reg_23313_reg[7] ),
        .I1(q1_reg_i_176_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_86
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(q1_reg_i_177_n_0),
        .O(q1_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_87
       (.I0(q1_reg_i_23_0),
        .I1(mem_reg_0_3_7_7_i_1[7]),
        .I2(or_ln134_112_fu_17744_p3[6]),
        .I3(or_ln134_111_fu_17738_p3[7]),
        .I4(x_assign_168_reg_24868[7]),
        .I5(x_assign_170_reg_24890[3]),
        .O(q1_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_88
       (.I0(q1_reg_i_24_0[7]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [7]),
        .I2(x_assign_186_reg_25032[6]),
        .I3(x_assign_187_reg_25038[5]),
        .I4(or_ln134_125_fu_18888_p3[6]),
        .I5(or_ln134_126_fu_18894_p3[4]),
        .O(q1_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hF3F3A3330303A333)) 
    q1_reg_i_89
       (.I0(\x_assign_102_reg_24177_reg[4] ),
        .I1(q1_reg_i_21_0[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_i_178_n_0),
        .O(q1_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF4F4444FF4F)) 
    q1_reg_i_9
       (.I0(q1_reg_i_46_n_0),
        .I1(q1_reg_i_47_n_0),
        .I2(q1_reg_i_48_n_0),
        .I3(q1_reg_i_49_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(\xor_ln124_236_reg_24957_reg[7] [0]),
        .O(q1_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_90
       (.I0(Q[5]),
        .I1(\xor_ln124_30_reg_23051_reg[7] [3]),
        .I2(q1_reg_i_47_1),
        .I3(\xor_ln124_60_reg_23359_reg[7] [2]),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q1_reg_i_91
       (.I0(or_ln134_32_fu_6379_p3[6]),
        .I1(or_ln134_31_fu_6373_p3[5]),
        .I2(q1_reg_i_179_n_0),
        .I3(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I4(q1_reg_i_25_1),
        .I5(q1_reg_32),
        .O(q1_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_92
       (.I0(q1_reg_i_81),
        .I1(q1_reg_i_25_0),
        .I2(q1_reg_i_180_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [6]),
        .O(q1_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h60FF60FF60FF6FFF)) 
    q1_reg_i_93
       (.I0(\xor_ln124_75_reg_23313_reg[6] ),
        .I1(q1_reg_i_181_n_0),
        .I2(Q[13]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(q1_reg_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q1_reg_i_94
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(q1_reg_i_182_n_0),
        .O(q1_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_95
       (.I0(q1_reg_i_24_0[6]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [6]),
        .I2(x_assign_186_reg_25032[5]),
        .I3(x_assign_187_reg_25038[4]),
        .I4(or_ln134_125_fu_18888_p3[5]),
        .I5(x_assign_186_reg_25032[4]),
        .O(q1_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_96
       (.I0(\xor_ln124_203_reg_24616_reg[6] ),
        .I1(mem_reg_0_3_7_7_i_1[6]),
        .I2(or_ln134_128_fu_20010_p3[6]),
        .I3(x_assign_192_reg_25204[6]),
        .I4(or_ln134_127_fu_20004_p3[6]),
        .I5(or_ln134_128_fu_20010_p3[5]),
        .O(q1_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5C5C0CCC)) 
    q1_reg_i_97
       (.I0(\xor_ln124_156_reg_24306_reg[5] [2]),
        .I1(q1_reg_i_21_0[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(q1_reg_23),
        .O(q1_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hFF0F4F4FCFCFCFCF)) 
    q1_reg_i_98
       (.I0(Q[5]),
        .I1(q1_reg_i_183_n_0),
        .I2(q1_reg_i_47_1),
        .I3(q1_reg_i_184_n_0),
        .I4(Q[7]),
        .I5(\reg_1858_reg[7] ),
        .O(q1_reg_i_98_n_0));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    q1_reg_i_99
       (.I0(q1_reg_i_81),
        .I1(\xor_ln124_43_reg_22968_reg[5] ),
        .I2(q1_reg_i_185_n_0),
        .I3(q1_reg_i_81_0),
        .I4(\xor_ln124_92_reg_23695_reg[6] [5]),
        .O(q1_reg_i_99_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_2_n_0,q2_reg_i_3_n_0,q2_reg_i_4_n_0,q2_reg_i_5_n_0,q2_reg_i_6_n_0,q2_reg_i_7_n_0,q2_reg_i_8_n_0,q2_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],q2_reg_0}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000057F75555)) 
    q2_reg_i_10
       (.I0(q2_reg_i_41_n_0),
        .I1(q2_reg_i_42_n_0),
        .I2(q2_reg_20),
        .I3(q2_reg_33),
        .I4(q2_reg_19),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_100
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[5]),
        .O(ap_enable_reg_pp0_iter1_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_118
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[8]),
        .O(ap_enable_reg_pp0_iter2_reg_4));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_119
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[12]),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'hFF000D0D00000000)) 
    q2_reg_i_12__0
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(q2_reg_41[7]),
        .I2(q2_reg_i_43_n_0),
        .I3(q2_reg_42),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(q2_reg_i_44__0_n_0),
        .O(q2_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hF303F303FA0AF000)) 
    q2_reg_i_13__0
       (.I0(q2_reg_36[7]),
        .I1(\xor_ln124_78_reg_23328_reg[7] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(q2_reg_16[7]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q2_reg_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h44747777)) 
    q2_reg_i_14
       (.I0(q2_reg_31),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_19),
        .I3(q2_reg_i_45_n_0),
        .I4(q2_reg_i_46_n_0),
        .O(q2_reg_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_141
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFF00070000000700)) 
    q2_reg_i_15__0
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(q2_reg_41[6]),
        .I2(q2_reg_i_47__0_n_0),
        .I3(q2_reg_i_44__0_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\xor_ln124_46_reg_22986_reg[6] ),
        .O(q2_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h0000A0C00000A000)) 
    q2_reg_i_16__0
       (.I0(q2_reg_40),
        .I1(q2_reg_36[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[13]),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(Q[11]),
        .O(q2_reg_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_17__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FDDD5555)) 
    q2_reg_i_18__0
       (.I0(q2_reg_i_48__0_n_0),
        .I1(q2_reg_i_49__0_n_0),
        .I2(q2_reg_30),
        .I3(q2_reg_20),
        .I4(q2_reg_19),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    q2_reg_i_2
       (.I0(q2_reg_i_10_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_32),
        .I3(q2_reg_i_12__0_n_0),
        .I4(q2_reg_i_13__0_n_0),
        .I5(q2_reg_17),
        .O(q2_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000FF000D000D00)) 
    q2_reg_i_20
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(q2_reg_41[5]),
        .I2(q2_reg_i_50__0_n_0),
        .I3(q2_reg_i_44__0_n_0),
        .I4(\trunc_ln134_99_reg_23555_reg[4] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q2_reg_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_20__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter1_reg_4));
  LUT6 #(
    .INIT(64'h5F5C5F50505C5050)) 
    q2_reg_i_21
       (.I0(q2_reg_16[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(q2_reg_36[5]),
        .I5(q2_reg_39),
        .O(q2_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_21__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[9]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h00000000D5FFD5D5)) 
    q2_reg_i_22
       (.I0(q2_reg_i_51_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(q2_reg_i_10_2[4]),
        .I3(q2_reg_i_52_n_0),
        .I4(q2_reg_19),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_22__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[2]),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_23
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[0]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hAAAA330FAAAA33FF)) 
    q2_reg_i_24__0
       (.I0(q2_reg_16[4]),
        .I1(q2_reg_38),
        .I2(q2_reg_36[4]),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q2_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'hDDCCDDFC00000000)) 
    q2_reg_i_25
       (.I0(\trunc_ln134_99_reg_23555_reg[3] ),
        .I1(q2_reg_i_53__0_n_0),
        .I2(q2_reg_34),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(q2_reg_i_54_n_0),
        .I5(q2_reg_i_44__0_n_0),
        .O(q2_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_26
       (.I0(q2_reg_i_10_2[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(\xor_ln124_174_reg_24294_reg[3] ),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q2_reg_i_10_3[3]),
        .I5(ap_enable_reg_pp0_iter2_reg_4),
        .O(q2_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h8888B8BBBBBBB8BB)) 
    q2_reg_i_27
       (.I0(q2_reg_27),
        .I1(q2_reg_20),
        .I2(q2_reg_i_10_1[3]),
        .I3(q2_reg_21),
        .I4(q4_reg_17),
        .I5(q2_reg_i_10_0[3]),
        .O(q2_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h222A0000AAAAAAAA)) 
    q2_reg_i_29__0
       (.I0(q2_reg_17),
        .I1(q2_reg_i_55__0_n_0),
        .I2(q2_reg_i_56__0_n_0),
        .I3(q2_reg_i_57__0_n_0),
        .I4(q2_reg_i_44__0_n_0),
        .I5(q2_reg_i_58__0_n_0),
        .O(q2_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAAAAAAAA)) 
    q2_reg_i_3
       (.I0(q2_reg_i_14_n_0),
        .I1(q2_reg_i_15__0_n_0),
        .I2(q2_reg_i_16__0_n_0),
        .I3(q2_reg_16[6]),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(q2_reg_17),
        .O(q2_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000DFDD5555)) 
    q2_reg_i_30
       (.I0(q2_reg_i_59_n_0),
        .I1(q2_reg_i_60_n_0),
        .I2(q2_reg_25),
        .I3(q2_reg_20),
        .I4(q2_reg_19),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(q2_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hFC0CFC0CFA0AF000)) 
    q2_reg_i_32__0
       (.I0(q2_reg_36[2]),
        .I1(q2_reg_37),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(q2_reg_16[2]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q2_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'hFF000D0D00000000)) 
    q2_reg_i_33
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(q2_reg_41[2]),
        .I2(q2_reg_i_61__0_n_0),
        .I3(\xor_ln124_46_reg_22986_reg[2] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(q2_reg_i_44__0_n_0),
        .O(q2_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    q2_reg_i_34__0
       (.I0(q2_reg_i_10_2[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(\xor_ln124_174_reg_24294_reg[1] ),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q2_reg_i_10_3[1]),
        .I5(ap_enable_reg_pp0_iter2_reg_4),
        .O(q2_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888BBB)) 
    q2_reg_i_35
       (.I0(q2_reg_23),
        .I1(q2_reg_20),
        .I2(q2_reg_i_10_1[1]),
        .I3(q2_reg_21),
        .I4(q4_reg_17),
        .I5(q2_reg_i_10_0[1]),
        .O(q2_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_35__0
       (.I0(or_ln134_115_fu_19828_p3[4]),
        .I1(or_ln134_116_fu_19834_p3[2]),
        .I2(or_ln134_117_fu_19840_p3[0]),
        .I3(or_ln134_115_fu_19828_p3[6]),
        .I4(\xor_ln124_268_reg_25293_reg[7]_0 [4]),
        .I5(\xor_ln124_268_reg_25293_reg[7] [4]),
        .O(\trunc_ln134_290_reg_25146_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_36
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[14]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h222A0000AAAAAAAA)) 
    q2_reg_i_37
       (.I0(q2_reg_17),
        .I1(q2_reg_i_62__0_n_0),
        .I2(q2_reg_i_56__0_n_0),
        .I3(q2_reg_i_63__0_n_0),
        .I4(q2_reg_i_44__0_n_0),
        .I5(q2_reg_i_64__0_n_0),
        .O(q2_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'h88B8BBBB)) 
    q2_reg_i_38
       (.I0(q2_reg_18),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_19),
        .I3(q2_reg_i_65_n_0),
        .I4(q2_reg_i_66_n_0),
        .O(q2_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h000000001FBF5FFF)) 
    q2_reg_i_39__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q2_reg_35),
        .I4(q2_reg_36[0]),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(q2_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEAEA)) 
    q2_reg_i_4
       (.I0(q2_reg_i_18__0_n_0),
        .I1(q2_reg_29),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q2_reg_i_20_n_0),
        .I4(q2_reg_i_21_n_0),
        .I5(q2_reg_17),
        .O(q2_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h4444444400C0C0C0)) 
    q2_reg_i_40
       (.I0(\xor_ln124_46_reg_22986_reg[0] ),
        .I1(q2_reg_i_44__0_n_0),
        .I2(q2_reg_i_67__0_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(q2_reg_41[0]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q2_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h0000FD0DFFFFFD0D)) 
    q2_reg_i_41
       (.I0(ap_enable_reg_pp0_iter2_reg_4),
        .I1(q2_reg_i_10_3[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_3),
        .I3(\xor_ln124_174_reg_24294_reg[7] ),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q2_reg_i_10_2[7]),
        .O(q2_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'hBFB3BFBF)) 
    q2_reg_i_42
       (.I0(q2_reg_i_10_0[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[4]),
        .I3(q2_reg_i_10_1[7]),
        .I4(Q[2]),
        .O(q2_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    q2_reg_i_43
       (.I0(q2_reg_i_68__0_n_0),
        .I1(q2_reg_i_69__0_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(q2_reg_i_12__0_0),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(q2_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_43__0
       (.I0(or_ln134_116_fu_19834_p3[1]),
        .I1(or_ln134_115_fu_19828_p3[3]),
        .I2(\xor_ln124_268_reg_25293_reg[7] [3]),
        .I3(\xor_ln124_268_reg_25293_reg[7]_0 [3]),
        .I4(x_assign_177_reg_25178[3]),
        .I5(q2_reg_43[3]),
        .O(\trunc_ln134_294_reg_25168_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00575757)) 
    q2_reg_i_44__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[0]),
        .O(q2_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_45
       (.I0(q2_reg_i_14_0),
        .I1(q2_reg_20),
        .I2(q2_reg_i_10_0[6]),
        .I3(q4_reg_17),
        .I4(q2_reg_i_10_1[6]),
        .I5(q2_reg_21),
        .O(q2_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFF000007F707F7)) 
    q2_reg_i_46
       (.I0(q2_reg_i_10_3[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_4),
        .I2(ap_enable_reg_pp0_iter2_reg_3),
        .I3(\xor_ln124_174_reg_24294_reg[6] ),
        .I4(q2_reg_i_10_2[6]),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q2_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_46__0
       (.I0(or_ln134_116_fu_19834_p3[0]),
        .I1(or_ln134_115_fu_19828_p3[2]),
        .I2(\xor_ln124_268_reg_25293_reg[7] [2]),
        .I3(\xor_ln124_268_reg_25293_reg[7]_0 [2]),
        .I4(x_assign_177_reg_25178[2]),
        .I5(q2_reg_43[2]),
        .O(\trunc_ln134_294_reg_25168_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    q2_reg_i_47__0
       (.I0(q2_reg_i_70__0_n_0),
        .I1(q2_reg_i_71__0_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(q2_reg_i_15__0_0),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(q2_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF00000DFD0DFD)) 
    q2_reg_i_48__0
       (.I0(ap_enable_reg_pp0_iter2_reg_4),
        .I1(q2_reg_i_10_3[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_3),
        .I3(\trunc_ln134_259_reg_24858_reg[4] ),
        .I4(q2_reg_i_10_2[5]),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q2_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h5050004000000040)) 
    q2_reg_i_49__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q2_reg_i_10_1[5]),
        .I4(Q[4]),
        .I5(q2_reg_i_10_0[5]),
        .O(q2_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    q2_reg_i_5
       (.I0(q2_reg_i_22_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q2_reg_28),
        .I3(q2_reg_i_24__0_n_0),
        .I4(q2_reg_i_25_n_0),
        .I5(q2_reg_17),
        .O(q2_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    q2_reg_i_50__0
       (.I0(q2_reg_i_72__0_n_0),
        .I1(\xor_ln124_28_reg_23039_reg[5] [2]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(q2_reg_i_20_0),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(q2_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAFAFFFBFFFFFFFBF)) 
    q2_reg_i_51
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q2_reg_i_10_3[4]),
        .I4(Q[10]),
        .I5(\trunc_ln134_259_reg_24858_reg[3] ),
        .O(q2_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_51__0
       (.I0(\xor_ln124_268_reg_25293_reg[7]_0 [1]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [1]),
        .I2(or_ln134_115_fu_19828_p3[1]),
        .I3(x_assign_175_reg_25162[5]),
        .I4(x_assign_177_reg_25178[1]),
        .I5(q2_reg_43[1]),
        .O(\xor_ln124_205_reg_24626_reg[1] ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888BBB)) 
    q2_reg_i_52
       (.I0(q2_reg_i_22_0),
        .I1(q2_reg_20),
        .I2(q2_reg_i_10_1[4]),
        .I3(q2_reg_21),
        .I4(q4_reg_17),
        .I5(q2_reg_i_10_0[4]),
        .O(q2_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h0000000040407040)) 
    q2_reg_i_53__0
       (.I0(q2_reg_41[4]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[5]),
        .I4(\xor_ln124_14_reg_22762_reg[4] ),
        .I5(Q[9]),
        .O(q2_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h00F074F0FFF074F0)) 
    q2_reg_i_54
       (.I0(\xor_ln124_109_reg_23659_reg[7] [4]),
        .I1(Q[1]),
        .I2(q2_reg_i_43_1[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[3]),
        .I5(q2_reg_i_73__0_n_0),
        .O(q2_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_54__0
       (.I0(\xor_ln124_268_reg_25293_reg[7]_0 [0]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [0]),
        .I2(or_ln134_115_fu_19828_p3[0]),
        .I3(x_assign_175_reg_25162[4]),
        .I4(x_assign_177_reg_25178[0]),
        .I5(q2_reg_43[0]),
        .O(\xor_ln124_205_reg_24626_reg[0] ));
  LUT6 #(
    .INIT(64'h8888B8BBBBBBB8BB)) 
    q2_reg_i_55__0
       (.I0(\trunc_ln134_97_reg_23545_reg[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q2_reg_i_29__0_1),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(q2_reg_41[3]),
        .O(q2_reg_i_55__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    q2_reg_i_56__0
       (.I0(Q[9]),
        .I1(\reg_1858_reg[7] ),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(q2_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    q2_reg_i_57__0
       (.I0(\xor_ln124_109_reg_23659_reg[7] [3]),
        .I1(Q[1]),
        .I2(q2_reg_i_43_1[3]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[3]),
        .I5(q2_reg_i_74__0_n_0),
        .O(q2_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h5555CCF05555CCFF)) 
    q2_reg_i_58__0
       (.I0(q2_reg_16[3]),
        .I1(q2_reg_i_29__0_0),
        .I2(q2_reg_36[3]),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q2_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q2_reg_i_59
       (.I0(q2_reg_i_10_2[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(q2_reg_i_30_0),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q2_reg_i_10_3[2]),
        .I5(ap_enable_reg_pp0_iter2_reg_4),
        .O(q2_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF750075)) 
    q2_reg_i_6
       (.I0(q2_reg_i_26_n_0),
        .I1(q2_reg_i_27_n_0),
        .I2(q2_reg_19),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q2_reg_26),
        .I5(q2_reg_i_29__0_n_0),
        .O(q2_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h000000000F880000)) 
    q2_reg_i_60
       (.I0(q2_reg_i_10_1[2]),
        .I1(Q[2]),
        .I2(q2_reg_i_10_0[2]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(Q[6]),
        .O(q2_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000000000757575)) 
    q2_reg_i_61__0
       (.I0(q2_reg_i_75__0_n_0),
        .I1(\xor_ln124_28_reg_23039_reg[5] [1]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(q2_reg_i_33_0),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(q2_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h8888B8BBBBBBB8BB)) 
    q2_reg_i_62__0
       (.I0(\trunc_ln134_97_reg_23545_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q2_reg_i_37_1),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(q2_reg_41[1]),
        .O(q2_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h00AA2EAAFFAA2EAA)) 
    q2_reg_i_63__0
       (.I0(q2_reg_i_43_1[1]),
        .I1(Q[1]),
        .I2(\xor_ln124_109_reg_23659_reg[7] [1]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[3]),
        .I5(q2_reg_i_76__0_n_0),
        .O(q2_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FD31FD31)) 
    q2_reg_i_64__0
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q2_reg_36[1]),
        .I3(q2_reg_i_37_0),
        .I4(q2_reg_16[1]),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(q2_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h8BBB8B888BBB8BBB)) 
    q2_reg_i_65
       (.I0(q2_reg_i_38_0),
        .I1(q2_reg_20),
        .I2(q2_reg_i_10_0[0]),
        .I3(q4_reg_17),
        .I4(q2_reg_i_10_1[0]),
        .I5(q2_reg_21),
        .O(q2_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000B8BBFFFFB8BB)) 
    q2_reg_i_66
       (.I0(\xor_ln124_174_reg_24294_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q2_reg_i_10_3[0]),
        .I3(ap_enable_reg_pp0_iter2_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(q2_reg_i_10_2[0]),
        .O(q2_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4545FF45)) 
    q2_reg_i_67__0
       (.I0(q2_reg_i_77_n_0),
        .I1(\xor_ln124_28_reg_23039_reg[5] [0]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(q2_reg_i_40_0),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(q2_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hA0A0B0A0AFAFBFFF)) 
    q2_reg_i_68__0
       (.I0(Q[5]),
        .I1(\xor_ln124_109_reg_23659_reg[7] [7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q2_reg_i_43_1[7]),
        .O(q2_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_69__0
       (.I0(q2_reg_i_43_0[7]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [7]),
        .I2(x_assign_42_reg_23073[7]),
        .I3(x_assign_43_reg_23079[5]),
        .I4(or_ln134_29_fu_5257_p3[5]),
        .I5(x_assign_42_reg_23073[5]),
        .O(q2_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEAEA)) 
    q2_reg_i_7
       (.I0(q2_reg_i_30_n_0),
        .I1(q2_reg_24),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q2_reg_i_32__0_n_0),
        .I4(q2_reg_i_33_n_0),
        .I5(q2_reg_17),
        .O(q2_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFAFBFFFA0A0B0A0)) 
    q2_reg_i_70__0
       (.I0(Q[5]),
        .I1(\xor_ln124_109_reg_23659_reg[7] [6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q2_reg_i_43_1[6]),
        .O(q2_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_71__0
       (.I0(q2_reg_i_43_0[6]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [6]),
        .I2(x_assign_42_reg_23073[6]),
        .I3(x_assign_43_reg_23079[4]),
        .I4(or_ln134_29_fu_5257_p3[4]),
        .I5(x_assign_42_reg_23073[4]),
        .O(q2_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAFAFEFFFA0A0E0A0)) 
    q2_reg_i_72__0
       (.I0(Q[5]),
        .I1(\xor_ln124_109_reg_23659_reg[7] [5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q2_reg_i_43_1[5]),
        .O(q2_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_73__0
       (.I0(q2_reg_i_43_0[4]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [4]),
        .I2(x_assign_42_reg_23073[4]),
        .I3(or_ln134_28_fu_5251_p3[0]),
        .I4(or_ln134_29_fu_5257_p3[2]),
        .I5(\xor_ln124_68_reg_23146_reg[5] [2]),
        .O(q2_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_74__0
       (.I0(x_assign_42_reg_23073[3]),
        .I1(x_assign_43_reg_23079[3]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [3]),
        .I3(q2_reg_i_43_0[3]),
        .I4(or_ln134_29_fu_5257_p3[1]),
        .I5(\xor_ln124_68_reg_23146_reg[5] [1]),
        .O(q2_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h505040005F5F4F5F)) 
    q2_reg_i_75__0
       (.I0(Q[5]),
        .I1(\xor_ln124_109_reg_23659_reg[7] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q2_reg_i_43_1[2]),
        .O(q2_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_76__0
       (.I0(x_assign_43_reg_23079[1]),
        .I1(x_assign_42_reg_23073[1]),
        .I2(x_assign_45_reg_23095[5]),
        .I3(x_assign_42_reg_23073[7]),
        .I4(q2_reg_i_43_0[1]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [1]),
        .O(q2_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hF3F3F3F303530333)) 
    q2_reg_i_77
       (.I0(\xor_ln124_109_reg_23659_reg[7] [0]),
        .I1(q2_reg_i_43_1[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(q2_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0075FF75)) 
    q2_reg_i_8
       (.I0(q2_reg_i_34__0_n_0),
        .I1(q2_reg_i_35_n_0),
        .I2(q2_reg_19),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(q2_reg_22),
        .I5(q2_reg_i_37_n_0),
        .O(q2_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAFEEEAAAAAAAA)) 
    q2_reg_i_9
       (.I0(q2_reg_i_38_n_0),
        .I1(q2_reg_i_39__0_n_0),
        .I2(q2_reg_16[0]),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(q2_reg_i_40_n_0),
        .I5(q2_reg_17),
        .O(q2_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_94
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[11]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    q2_reg_i_96
       (.I0(ap_enable_reg_pp0_iter2_reg_4),
        .I1(q2_reg_20),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(q2_reg_34),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(ap_enable_reg_pp0_iter2_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_20
       (.I0(q3_reg[7]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [7]),
        .I2(x_assign_174_reg_25156[7]),
        .I3(x_assign_175_reg_25162[5]),
        .I4(or_ln134_115_fu_19828_p3[7]),
        .I5(or_ln134_116_fu_19834_p3[5]),
        .O(\xor_ln124_203_reg_24616_reg[7] ));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_228
       (.I0(or_ln134_31_fu_6373_p3[0]),
        .I1(or_ln134_32_fu_6379_p3[1]),
        .O(\trunc_ln134_82_reg_23241_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_24
       (.I0(q3_reg[6]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [6]),
        .I2(x_assign_174_reg_25156[6]),
        .I3(x_assign_175_reg_25162[4]),
        .I4(or_ln134_115_fu_19828_p3[6]),
        .I5(or_ln134_116_fu_19834_p3[4]),
        .O(\xor_ln124_203_reg_24616_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_31
       (.I0(q3_reg[5]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [5]),
        .I2(x_assign_174_reg_25156[5]),
        .I3(or_ln134_116_fu_19834_p3[5]),
        .I4(or_ln134_115_fu_19828_p3[5]),
        .I5(or_ln134_116_fu_19834_p3[3]),
        .O(\xor_ln124_203_reg_24616_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_35
       (.I0(q3_reg[4]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [4]),
        .I2(x_assign_174_reg_25156[4]),
        .I3(or_ln134_116_fu_19834_p3[4]),
        .I4(or_ln134_115_fu_19828_p3[4]),
        .I5(or_ln134_116_fu_19834_p3[2]),
        .O(\xor_ln124_203_reg_24616_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_40
       (.I0(Q[13]),
        .I1(\reg_1858_reg[7] ),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_41
       (.I0(x_assign_78_reg_23853[2]),
        .I1(x_assign_79_reg_23859[2]),
        .I2(\xor_ln124_75_reg_23313_reg[7]_2 [2]),
        .I3(\xor_ln124_139_reg_23985_reg[7]_0 [2]),
        .I4(or_ln134_51_fu_10741_p3[3]),
        .I5(\xor_ln124_141_reg_23995_reg[4]_1 [1]),
        .O(\x_assign_78_reg_23853_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_42
       (.I0(q3_reg[2]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [2]),
        .I2(x_assign_175_reg_25162[2]),
        .I3(x_assign_174_reg_25156[2]),
        .I4(or_ln134_115_fu_19828_p3[2]),
        .I5(or_ln134_116_fu_19834_p3[0]),
        .O(\xor_ln124_203_reg_24616_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_48
       (.I0(x_assign_55_reg_23523[1]),
        .I1(x_assign_54_reg_23517[1]),
        .I2(or_ln134_35_fu_8469_p3[1]),
        .I3(x_assign_55_reg_23523[6]),
        .I4(\xor_ln124_107_reg_23649_reg[5] [0]),
        .I5(\xor_ln124_268_reg_25293_reg[7] [1]),
        .O(\x_assign_55_reg_23523_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_52
       (.I0(x_assign_175_reg_25162[0]),
        .I1(x_assign_174_reg_25156[0]),
        .I2(or_ln134_115_fu_19828_p3[0]),
        .I3(x_assign_175_reg_25162[4]),
        .I4(q3_reg[0]),
        .I5(\xor_ln124_205_reg_24626_reg[7]_0 [0]),
        .O(\x_assign_175_reg_25162_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q4_reg_i_11__0_n_0,q4_reg_i_12__0_n_0,q4_reg_i_13__0_n_0,q4_reg_i_14__0_n_0,q4_reg_i_15__0_n_0,q4_reg_i_16__0_n_0,q4_reg_i_17__0_n_0,q4_reg_i_18__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q4_reg_DOADO_UNCONNECTED[15:8],DOADO[4:1],clefia_s1_q4,DOADO[0]}),
        .DOBDO({NLW_q4_reg_DOBDO_UNCONNECTED[15:8],q4_reg_0}),
        .DOPADOP(NLW_q4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce4),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_100
       (.I0(\trunc_ln134_90_reg_23507_reg[4] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [5]),
        .I2(or_ln134_48_fu_8651_p3[6]),
        .I3(x_assign_72_reg_23565[5]),
        .I4(x_assign_75_reg_23603[1]),
        .I5(x_assign_72_reg_23565[4]),
        .O(q4_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hF909F9F9F999F999)) 
    q4_reg_i_101
       (.I0(q4_reg_i_48_1),
        .I1(q4_reg_i_158_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[9]),
        .I4(\xor_ln124_62_reg_23371_reg[6] [3]),
        .I5(Q[7]),
        .O(q4_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_102
       (.I0(or_ln134_133_fu_21785_p3[2]),
        .I1(\xor_ln124_275_reg_25509_reg[5] [2]),
        .I2(or_ln134_133_fu_21785_p3[4]),
        .I3(or_ln134_131_fu_21773_p3[2]),
        .I4(q4_reg_21[4]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [4]),
        .O(q4_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q4_reg_i_103
       (.I0(q4_reg_20[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q4_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_104
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\trunc_ln134_214_reg_24512_reg[3] ),
        .I2(q4_reg_i_159_n_0),
        .I3(q4_reg_i_160_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    q4_reg_i_105
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q4_reg_i_49_0),
        .I5(q4_reg_i_161_n_0),
        .O(q4_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q4_reg_i_106
       (.I0(\trunc_ln134_290_reg_25146_reg[3] ),
        .I1(q4_reg_i_162_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q4_reg_i_163_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h0FCF0FCF2FEF3FFF)) 
    q4_reg_i_107
       (.I0(\trunc_ln134_157_reg_23757_reg[3] [3]),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q4_reg_i_84_1[4]),
        .I4(Q[11]),
        .I5(Q[13]),
        .O(q4_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_108
       (.I0(q4_reg_i_52_0),
        .I1(q4_reg_i_52_1[2]),
        .I2(q4_reg_i_52_2[2]),
        .I3(or_ln134_32_fu_6379_p3[5]),
        .I4(x_assign_48_reg_23229[4]),
        .I5(mem_reg_0_3_7_7_i_1[4]),
        .O(q4_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966900000000)) 
    q4_reg_i_109
       (.I0(q4_reg_i_53_0),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .I2(q4_reg_i_81_0[3]),
        .I3(or_ln134_109_fu_16622_p3[3]),
        .I4(\xor_ln124_230_reg_24779_reg[5] [1]),
        .I5(ap_enable_reg_pp0_iter2_reg_4),
        .O(q4_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_110
       (.I0(\trunc_ln134_210_reg_24490_reg[2] ),
        .I1(mem_reg_0_3_7_7_i_1[3]),
        .I2(q4_reg_i_104_1[1]),
        .I3(q4_reg_i_104_0[1]),
        .I4(x_assign_146_reg_24554[2]),
        .I5(x_assign_144_reg_24532[3]),
        .O(q4_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_111
       (.I0(\trunc_ln134_294_reg_25168_reg[2] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [3]),
        .I2(or_ln134_129_fu_20016_p3[2]),
        .I3(q4_reg_i_106_0[1]),
        .I4(x_assign_194_reg_25226[2]),
        .I5(x_assign_192_reg_25204[3]),
        .O(q4_reg_i_111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hC8C0)) 
    q4_reg_i_112
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[2]),
        .I3(q4_reg_20[3]),
        .O(q4_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'hAFAFBFFFFFFFBFFF)) 
    q4_reg_i_113
       (.I0(Q[4]),
        .I1(\xor_ln124_174_reg_24294[3]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q4_reg_i_37_0[3]),
        .O(q4_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFF14FF14FFFFFF14)) 
    q4_reg_i_114
       (.I0(q4_reg_i_56_0),
        .I1(q4_reg_i_56_1),
        .I2(q4_reg_i_164_n_0),
        .I3(q4_reg_i_165_n_0),
        .I4(\trunc_ln134_157_reg_23757_reg[3] [2]),
        .I5(q4_reg_i_143_n_0),
        .O(q4_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_115
       (.I0(\trunc_ln134_94_reg_23529_reg[2] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [3]),
        .I2(\xor_ln124_109_reg_23659_reg[4]_0 [1]),
        .I3(\xor_ln124_109_reg_23659_reg[4]_1 [1]),
        .I4(q1_reg_i_112_0[2]),
        .I5(x_assign_72_reg_23565[3]),
        .O(q4_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hF909F9F9F999F999)) 
    q4_reg_i_116
       (.I0(\or_ln134_20_reg_23205_reg[3] ),
        .I1(q4_reg_i_166_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[9]),
        .I4(\xor_ln124_62_reg_23371_reg[6] [1]),
        .I5(Q[7]),
        .O(q4_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q4_reg_i_117
       (.I0(\trunc_ln134_294_reg_25168_reg[1] ),
        .I1(q4_reg_i_167_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q4_reg_i_168_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q4_reg_i_118
       (.I0(q4_reg_20[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q4_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_119
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\trunc_ln134_210_reg_24490_reg[1] ),
        .I2(q4_reg_i_169_n_0),
        .I3(q4_reg_i_170_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFE0EFFFFFE0EFE0E)) 
    q4_reg_i_11__0
       (.I0(q4_reg_i_34_n_0),
        .I1(q4_reg_i_35_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q4_reg_i_36_n_0),
        .I4(q4_reg_i_37_n_0),
        .I5(q4_reg_i_38_n_0),
        .O(q4_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    q4_reg_i_120
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q4_reg_i_57_0),
        .I5(q4_reg_i_171_n_0),
        .O(q4_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hFF0BFFFF000BFFFF)) 
    q4_reg_i_121
       (.I0(\trunc_ln134_157_reg_23757_reg[3] [1]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q4_reg_i_84_1[2]),
        .O(q4_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_122
       (.I0(\xor_ln124_102_reg_23476_reg[5] [0]),
        .I1(or_ln134_45_fu_7529_p3[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I3(q4_reg_i_85_0[2]),
        .I4(\xor_ln124_102_reg_23476_reg[3] [2]),
        .I5(\xor_ln124_102_reg_23476_reg[3]_0 [2]),
        .O(q4_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q4_reg_i_123
       (.I0(\xor_ln124_205_reg_24626_reg[1] ),
        .I1(q4_reg_i_172_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q4_reg_i_173_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q4_reg_i_124
       (.I0(q4_reg_20[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q4_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_125
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\xor_ln124_141_reg_23995_reg[1] ),
        .I2(q4_reg_i_174_n_0),
        .I3(\trunc_ln134_277_reg_24724_reg[4] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    q4_reg_i_126
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q4_reg_i_61_0),
        .I5(q4_reg_i_175_n_0),
        .O(q4_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_127
       (.I0(\xor_ln124_198_reg_24459_reg[3]_0 [1]),
        .I1(\xor_ln124_198_reg_24459_reg[3] [1]),
        .I2(or_ln134_93_fu_14468_p3[1]),
        .I3(x_assign_138_reg_24365[7]),
        .I4(\xor_ln124_198_reg_24459_reg[7] [1]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [1]),
        .O(q4_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFF0BFFFF000BFFFF)) 
    q4_reg_i_128
       (.I0(q4_reg_i_176_n_0),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q4_reg_i_84_1[1]),
        .O(q4_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_129
       (.I0(q4_reg_i_64_0),
        .I1(mem_reg_0_3_7_7_i_1[1]),
        .I2(x_assign_48_reg_23229[0]),
        .I3(x_assign_51_reg_23267[0]),
        .I4(x_assign_48_reg_23229[1]),
        .I5(q1_reg_i_114_0[0]),
        .O(q4_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    q4_reg_i_12__0
       (.I0(q4_reg_i_39_n_0),
        .I1(q4_reg_i_40_n_0),
        .I2(q4_reg_i_41_n_0),
        .I3(q4_reg_i_42_n_0),
        .I4(q4_reg_i_43_n_0),
        .I5(q1_reg_24),
        .O(q4_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_130
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\xor_ln124_141_reg_23995_reg[0] ),
        .I2(q4_reg_i_177_n_0),
        .I3(\trunc_ln134_277_reg_24724_reg[4] [0]),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hC0C8)) 
    q4_reg_i_131
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[2]),
        .I3(q4_reg_20[0]),
        .O(q4_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q4_reg_i_132
       (.I0(\xor_ln124_205_reg_24626_reg[0] ),
        .I1(q4_reg_i_178_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\xor_ln124_222_reg_25010_reg[7] [0]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_133
       (.I0(\xor_ln124_198_reg_24459_reg[3]_0 [0]),
        .I1(\xor_ln124_198_reg_24459_reg[3] [0]),
        .I2(or_ln134_93_fu_14468_p3[0]),
        .I3(x_assign_138_reg_24365[6]),
        .I4(\xor_ln124_198_reg_24459_reg[7] [0]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [0]),
        .O(q4_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hFF0BFFFF000BFFFF)) 
    q4_reg_i_134
       (.I0(\trunc_ln134_157_reg_23757_reg[3] [0]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q4_reg_i_84_1[0]),
        .O(q4_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_135
       (.I0(\xor_ln124_77_reg_23323_reg[0] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [0]),
        .I2(x_assign_99_reg_23939[4]),
        .I3(x_assign_96_reg_23901[7]),
        .I4(x_assign_96_reg_23901[0]),
        .I5(or_ln134_64_fu_10923_p3[1]),
        .O(q4_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_136
       (.I0(q4_reg_i_69_0),
        .I1(mem_reg_0_3_7_7_i_1[0]),
        .I2(x_assign_48_reg_23229[7]),
        .I3(x_assign_51_reg_23267[4]),
        .I4(x_assign_48_reg_23229[0]),
        .I5(or_ln134_32_fu_6379_p3[1]),
        .O(q4_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_137
       (.I0(\xor_ln124_102_reg_23476_reg[3] [0]),
        .I1(\xor_ln124_102_reg_23476_reg[3]_0 [0]),
        .I2(or_ln134_45_fu_7529_p3[0]),
        .I3(x_assign_66_reg_23393[6]),
        .I4(q4_reg_i_85_0[0]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [0]),
        .O(q4_reg_i_137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_138
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[7]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DDD0DD)) 
    q4_reg_i_13__0
       (.I0(q4_reg_i_44_n_0),
        .I1(q4_reg_i_45_n_0),
        .I2(q4_reg_i_46_n_0),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(q4_reg_i_47_n_0),
        .I5(q4_reg_i_48_n_0),
        .O(q4_reg_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_141
       (.I0(x_assign_146_reg_24554[3]),
        .I1(x_assign_144_reg_24532[7]),
        .I2(x_assign_147_reg_24570[3]),
        .I3(x_assign_144_reg_24532[6]),
        .I4(mem_reg_0_3_7_7_i_1[7]),
        .O(q4_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_142
       (.I0(q4_reg_i_81_0[7]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(or_ln134_109_fu_16622_p3[1]),
        .I3(or_ln134_107_fu_16610_p3[1]),
        .I4(or_ln134_109_fu_16622_p3[7]),
        .I5(x_assign_162_reg_24696[5]),
        .O(q4_reg_i_142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    q4_reg_i_143
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[11]),
        .I3(Q[13]),
        .O(q4_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_144
       (.I0(q4_reg_i_84_0[7]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(or_ln134_61_fu_9801_p3[7]),
        .I3(x_assign_90_reg_23729[5]),
        .I4(or_ln134_61_fu_9801_p3[1]),
        .I5(or_ln134_59_fu_9789_p3[1]),
        .O(q4_reg_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    q4_reg_i_145
       (.I0(Q[15]),
        .I1(\reg_1858_reg[7] ),
        .I2(q4_reg_i_84_1[7]),
        .O(q4_reg_i_145_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_146
       (.I0(or_ln134_64_fu_10923_p3[0]),
        .I1(x_assign_96_reg_23901[7]),
        .I2(x_assign_96_reg_23901[6]),
        .I3(x_assign_99_reg_23939[3]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [7]),
        .O(q4_reg_i_146_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_147
       (.I0(or_ln134_32_fu_6379_p3[0]),
        .I1(x_assign_48_reg_23229[7]),
        .I2(x_assign_51_reg_23267[3]),
        .I3(x_assign_48_reg_23229[6]),
        .I4(mem_reg_0_3_7_7_i_1[7]),
        .O(q4_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_148
       (.I0(q4_reg_i_85_0[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(or_ln134_45_fu_7529_p3[7]),
        .I3(x_assign_66_reg_23393[5]),
        .I4(or_ln134_45_fu_7529_p3[1]),
        .I5(or_ln134_43_fu_7517_p3[1]),
        .O(q4_reg_i_148_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_149
       (.I0(or_ln134_128_fu_20010_p3[6]),
        .I1(x_assign_192_reg_25204[6]),
        .I2(x_assign_192_reg_25204[5]),
        .I3(or_ln134_129_fu_20016_p3[5]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [6]),
        .O(q4_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    q4_reg_i_14__0
       (.I0(q4_reg_i_49_n_0),
        .I1(q4_reg_i_50_n_0),
        .I2(q4_reg_i_51_n_0),
        .I3(q4_reg_i_52_n_0),
        .I4(q4_reg_i_43_n_0),
        .I5(q1_reg_24),
        .O(q4_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_150
       (.I0(\xor_ln124_261_reg_25115_reg[7] [6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(or_ln134_125_fu_18888_p3[0]),
        .I3(or_ln134_123_fu_18876_p3[0]),
        .I4(or_ln134_125_fu_18888_p3[5]),
        .I5(x_assign_186_reg_25032[4]),
        .O(q4_reg_i_150_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_151
       (.I0(or_ln134_96_fu_15472_p3[6]),
        .I1(x_assign_144_reg_24532[6]),
        .I2(x_assign_147_reg_24570[2]),
        .I3(x_assign_144_reg_24532[5]),
        .I4(mem_reg_0_3_7_7_i_1[6]),
        .O(q4_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_152
       (.I0(q4_reg_i_81_0[6]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I2(or_ln134_109_fu_16622_p3[0]),
        .I3(or_ln134_107_fu_16610_p3[0]),
        .I4(or_ln134_109_fu_16622_p3[6]),
        .I5(x_assign_162_reg_24696[4]),
        .O(q4_reg_i_152_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_153
       (.I0(or_ln134_112_fu_17744_p3[6]),
        .I1(x_assign_168_reg_24868[6]),
        .I2(x_assign_171_reg_24906[2]),
        .I3(x_assign_168_reg_24868[5]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [6]),
        .O(q4_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_154
       (.I0(q4_reg_i_84_0[6]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I2(or_ln134_61_fu_9801_p3[6]),
        .I3(x_assign_90_reg_23729[4]),
        .I4(or_ln134_61_fu_9801_p3[0]),
        .I5(or_ln134_59_fu_9789_p3[0]),
        .O(q4_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_155
       (.I0(or_ln134_61_fu_9801_p3[5]),
        .I1(\xor_ln124_132_reg_23802_reg[5] [3]),
        .I2(or_ln134_61_fu_9801_p3[7]),
        .I3(or_ln134_59_fu_9789_p3[3]),
        .I4(q4_reg_i_84_0[5]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .O(q4_reg_i_155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q4_reg_i_156
       (.I0(q4_reg_i_84_1[5]),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(q4_reg_i_156_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_157
       (.I0(\xor_ln124_109_reg_23659_reg[7]_0 [5]),
        .I1(x_assign_96_reg_23901[5]),
        .I2(or_ln134_64_fu_10923_p3[6]),
        .I3(x_assign_96_reg_23901[4]),
        .I4(x_assign_99_reg_23939[1]),
        .O(q4_reg_i_157_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_158
       (.I0(or_ln134_32_fu_6379_p3[6]),
        .I1(x_assign_48_reg_23229[5]),
        .I2(x_assign_51_reg_23267[1]),
        .I3(x_assign_48_reg_23229[4]),
        .I4(mem_reg_0_3_7_7_i_1[5]),
        .O(q4_reg_i_158_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_159
       (.I0(mem_reg_0_3_7_7_i_1[4]),
        .I1(x_assign_144_reg_24532[4]),
        .I2(or_ln134_96_fu_15472_p3[4]),
        .I3(q4_reg_i_104_0[2]),
        .I4(q4_reg_i_104_1[2]),
        .O(q4_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h0DDDFFFF0DDD0DDD)) 
    q4_reg_i_15__0
       (.I0(q4_reg_i_53_n_0),
        .I1(q4_reg_i_54_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(\trunc_ln134_339_reg_25499_reg[2] [3]),
        .I4(q4_reg_i_55_n_0),
        .I5(q4_reg_i_56_n_0),
        .O(q4_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_160
       (.I0(or_ln134_109_fu_16622_p3[4]),
        .I1(\xor_ln124_230_reg_24779_reg[5] [2]),
        .I2(or_ln134_109_fu_16622_p3[6]),
        .I3(or_ln134_107_fu_16610_p3[2]),
        .I4(q4_reg_i_81_0[4]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .O(q4_reg_i_160_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_161
       (.I0(or_ln134_112_fu_17744_p3[4]),
        .I1(x_assign_168_reg_24868[4]),
        .I2(q4_reg_i_105_0[2]),
        .I3(q4_reg_i_105_1[2]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [4]),
        .O(q4_reg_i_161_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_162
       (.I0(\xor_ln124_109_reg_23659_reg[7]_0 [4]),
        .I1(x_assign_192_reg_25204[4]),
        .I2(or_ln134_128_fu_20010_p3[4]),
        .I3(q4_reg_i_106_0[2]),
        .I4(or_ln134_129_fu_20016_p3[3]),
        .O(q4_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_163
       (.I0(or_ln134_125_fu_18888_p3[3]),
        .I1(or_ln134_126_fu_18894_p3[2]),
        .I2(or_ln134_125_fu_18888_p3[5]),
        .I3(or_ln134_123_fu_18876_p3[1]),
        .I4(\xor_ln124_261_reg_25115_reg[7] [4]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [4]),
        .O(q4_reg_i_163_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_164
       (.I0(x_assign_96_reg_23901[3]),
        .I1(q1_reg_i_37_1[2]),
        .I2(\xor_ln124_141_reg_23995_reg[4]_0 [1]),
        .I3(\xor_ln124_141_reg_23995_reg[4] [1]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [3]),
        .O(q4_reg_i_164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q4_reg_i_165
       (.I0(q4_reg_i_84_1[3]),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(q4_reg_i_165_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_166
       (.I0(q1_reg_i_114_0[2]),
        .I1(x_assign_48_reg_23229[3]),
        .I2(q4_reg_i_52_2[1]),
        .I3(q4_reg_i_52_1[1]),
        .I4(mem_reg_0_3_7_7_i_1[3]),
        .O(q4_reg_i_166_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_167
       (.I0(x_assign_192_reg_25204[2]),
        .I1(x_assign_194_reg_25226[1]),
        .I2(q4_reg_i_106_0[0]),
        .I3(or_ln134_129_fu_20016_p3[1]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [2]),
        .O(q4_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_168
       (.I0(\xor_ln124_261_reg_25115_reg[7] [2]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I2(x_assign_189_reg_25054[2]),
        .I3(x_assign_184_reg_25016[2]),
        .I4(or_ln134_125_fu_18888_p3[1]),
        .I5(or_ln134_126_fu_18894_p3[0]),
        .O(q4_reg_i_168_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_169
       (.I0(x_assign_144_reg_24532[2]),
        .I1(x_assign_146_reg_24554[1]),
        .I2(q4_reg_i_104_0[0]),
        .I3(q4_reg_i_104_1[0]),
        .I4(mem_reg_0_3_7_7_i_1[2]),
        .O(q4_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    q4_reg_i_16__0
       (.I0(q4_reg_i_57_n_0),
        .I1(q4_reg_i_58_n_0),
        .I2(q4_reg_i_59_n_0),
        .I3(q4_reg_i_60_n_0),
        .I4(q4_reg_i_43_n_0),
        .I5(q1_reg_24),
        .O(q4_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_170
       (.I0(q4_reg_i_81_0[2]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [2]),
        .I2(or_ln134_109_fu_16622_p3[2]),
        .I3(\xor_ln124_230_reg_24779_reg[5] [0]),
        .I4(q4_reg_i_119_0[2]),
        .I5(q4_reg_i_119_1[2]),
        .O(q4_reg_i_170_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_171
       (.I0(x_assign_168_reg_24868[2]),
        .I1(x_assign_170_reg_24890[1]),
        .I2(q4_reg_i_105_0[0]),
        .I3(q4_reg_i_105_1[0]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [2]),
        .O(q4_reg_i_171_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_172
       (.I0(x_assign_192_reg_25204[1]),
        .I1(x_assign_194_reg_25226[0]),
        .I2(x_assign_192_reg_25204[0]),
        .I3(or_ln134_129_fu_20016_p3[0]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [1]),
        .O(q4_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_173
       (.I0(\xor_ln124_261_reg_25115_reg[7] [1]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [1]),
        .I2(x_assign_189_reg_25054[1]),
        .I3(x_assign_184_reg_25016[1]),
        .I4(x_assign_189_reg_25054[4]),
        .I5(x_assign_186_reg_25032[6]),
        .O(q4_reg_i_173_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_174
       (.I0(x_assign_144_reg_24532[1]),
        .I1(x_assign_146_reg_24554[0]),
        .I2(x_assign_147_reg_24570[0]),
        .I3(x_assign_144_reg_24532[0]),
        .I4(mem_reg_0_3_7_7_i_1[1]),
        .O(q4_reg_i_174_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_175
       (.I0(x_assign_168_reg_24868[1]),
        .I1(x_assign_170_reg_24890[0]),
        .I2(x_assign_171_reg_24906[0]),
        .I3(x_assign_168_reg_24868[0]),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [1]),
        .O(q4_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_176
       (.I0(q4_reg_i_84_0[1]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .I2(or_ln134_61_fu_9801_p3[1]),
        .I3(x_assign_90_reg_23729[7]),
        .I4(\xor_ln124_134_reg_23812_reg[3] [1]),
        .I5(\xor_ln124_134_reg_23812_reg[3]_0 [1]),
        .O(q4_reg_i_176_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q4_reg_i_177
       (.I0(or_ln134_96_fu_15472_p3[0]),
        .I1(x_assign_144_reg_24532[0]),
        .I2(x_assign_147_reg_24570[4]),
        .I3(x_assign_144_reg_24532[7]),
        .I4(mem_reg_0_3_7_7_i_1[0]),
        .O(q4_reg_i_177_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q4_reg_i_178
       (.I0(or_ln134_128_fu_20010_p3[0]),
        .I1(x_assign_192_reg_25204[0]),
        .I2(x_assign_192_reg_25204[7]),
        .I3(x_assign_195_reg_25242),
        .I4(\xor_ln124_109_reg_23659_reg[7]_0 [0]),
        .O(q4_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    q4_reg_i_17__0
       (.I0(q4_reg_i_61_n_0),
        .I1(q4_reg_i_62_n_0),
        .I2(q4_reg_i_63_n_0),
        .I3(q4_reg_i_64_n_0),
        .I4(q4_reg_i_43_n_0),
        .I5(q1_reg_24),
        .O(q4_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h444444444FFF4F4F)) 
    q4_reg_i_18__0
       (.I0(q4_reg_i_65_n_0),
        .I1(q4_reg_i_66_n_0),
        .I2(q4_reg_i_67_n_0),
        .I3(q4_reg_i_68_n_0),
        .I4(q4_reg_i_69_n_0),
        .I5(q1_reg_24),
        .O(q4_reg_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    q4_reg_i_20__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\reg_1858_reg[7] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFFFEEE)) 
    q4_reg_i_21__0
       (.I0(ap_enable_reg_pp0_iter2_reg_2),
        .I1(q4_reg_17),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[11]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(Q[15]),
        .O(q4_reg_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_23__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[3]),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_26
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[3]),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q4_reg_i_2__0
       (.I0(q4_reg_i_21__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(q4_reg_18),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(clefia_s1_ce0));
  LUT6 #(
    .INIT(64'h00150015FFFF0015)) 
    q4_reg_i_34
       (.I0(q1_reg_27),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(q4_reg_i_80_n_0),
        .I3(q4_reg_i_81_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q4_reg_20[7]),
        .O(q4_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h00B8B8B800888888)) 
    q4_reg_i_35
       (.I0(\reg_1900_reg[7] [1]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\xor_ln124_222_reg_25010_reg[7] [3]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_36
       (.I0(q4_reg_21[7]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(x_assign_201_reg_25483[5]),
        .I3(or_ln134_131_fu_21773_p3[1]),
        .I4(or_ln134_133_fu_21785_p3[5]),
        .I5(x_assign_198_reg_25461[5]),
        .O(q4_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    q4_reg_i_37
       (.I0(q1_reg_24),
        .I1(q4_reg_i_82_n_0),
        .I2(\xor_ln124_158_reg_24318_reg[7] [5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q4_reg_i_83_n_0),
        .O(q4_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h2EEE2222FFFFFFFF)) 
    q4_reg_i_38
       (.I0(q4_reg_i_84_n_0),
        .I1(q4_reg_i_43_n_0),
        .I2(\reg_1900_reg[7]_0 [4]),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(q4_reg_i_85_n_0),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBBBBB)) 
    q4_reg_i_39
       (.I0(q4_reg_i_86_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q4_reg_i_87_n_0),
        .I3(q4_reg_i_88_n_0),
        .I4(q4_reg_i_89_n_0),
        .I5(q4_reg_i_90_n_0),
        .O(q4_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    q4_reg_i_40
       (.I0(\xor_ln124_158_reg_24318_reg[7] [4]),
        .I1(q4_reg_17),
        .I2(q4_reg_i_37_0[6]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(q4_reg_18),
        .I5(\xor_ln124_174_reg_24294[6]_i_2_n_0 ),
        .O(q4_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q4_reg_i_41
       (.I0(q4_reg_i_91_n_0),
        .I1(\reg_1900_reg[6] [3]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[15]),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFF000F0F27270F0F)) 
    q4_reg_i_42
       (.I0(Q[7]),
        .I1(\xor_ln124_62_reg_23371_reg[6] [4]),
        .I2(q4_reg_i_92_n_0),
        .I3(q4_reg_i_93_n_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[9]),
        .O(q4_reg_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    q4_reg_i_43
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(q4_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
    q4_reg_i_44
       (.I0(q4_reg_i_94_n_0),
        .I1(q4_reg_i_95_n_0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(q4_reg_i_96_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q4_reg_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    q4_reg_i_45
       (.I0(q4_reg_19),
        .I1(\xor_ln124_222_reg_25010_reg[7] [2]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\reg_1900_reg[7] [0]),
        .I4(q4_reg_i_97_n_0),
        .O(q4_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_46
       (.I0(or_ln134_133_fu_21785_p3[3]),
        .I1(\xor_ln124_275_reg_25509_reg[5] [3]),
        .I2(or_ln134_133_fu_21785_p3[5]),
        .I3(or_ln134_131_fu_21773_p3[3]),
        .I4(q4_reg_21[5]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [5]),
        .O(q4_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
    q4_reg_i_47
       (.I0(q1_reg_24),
        .I1(q4_reg_i_82_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[4]),
        .I4(\xor_ln124_158_reg_24318_reg[7] [3]),
        .I5(q4_reg_i_98_n_0),
        .O(q4_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hEE2E2222FFFFFFFF)) 
    q4_reg_i_48
       (.I0(q4_reg_i_99_n_0),
        .I1(q4_reg_i_43_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(q4_reg_i_100_n_0),
        .I4(q4_reg_i_101_n_0),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8B8BB)) 
    q4_reg_i_49
       (.I0(q4_reg_i_102_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q4_reg_i_103_n_0),
        .I3(q4_reg_i_104_n_0),
        .I4(q4_reg_i_105_n_0),
        .I5(q4_reg_i_106_n_0),
        .O(q4_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    q4_reg_i_50
       (.I0(q4_reg_i_37_0[4]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q4_reg_18),
        .I3(\xor_ln124_174_reg_24294[4]_i_2_n_0 ),
        .I4(q4_reg_17),
        .I5(\xor_ln124_158_reg_24318_reg[7] [2]),
        .O(q4_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q4_reg_i_51
       (.I0(q4_reg_i_107_n_0),
        .I1(\reg_1900_reg[6] [2]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[15]),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hFF000F0F27270F0F)) 
    q4_reg_i_52
       (.I0(Q[7]),
        .I1(\xor_ln124_62_reg_23371_reg[6] [2]),
        .I2(q4_reg_i_108_n_0),
        .I3(\reg_1900_reg[7]_0 [3]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[9]),
        .O(q4_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005454)) 
    q4_reg_i_53
       (.I0(q4_reg_i_109_n_0),
        .I1(q4_reg_i_110_n_0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\reg_1900_reg[3] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_3),
        .I5(q1_reg_27),
        .O(q4_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    q4_reg_i_54
       (.I0(q4_reg_19),
        .I1(\xor_ln124_222_reg_25010_reg[7] [1]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q4_reg_i_111_n_0),
        .I4(q4_reg_i_112_n_0),
        .O(q4_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    q4_reg_i_55
       (.I0(q1_reg_24),
        .I1(q4_reg_i_82_n_0),
        .I2(\xor_ln124_158_reg_24318_reg[7] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q4_reg_i_113_n_0),
        .O(q4_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hEE2E2222FFFFFFFF)) 
    q4_reg_i_56
       (.I0(q4_reg_i_114_n_0),
        .I1(q4_reg_i_43_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(q4_reg_i_115_n_0),
        .I4(q4_reg_i_116_n_0),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBBBBB)) 
    q4_reg_i_57
       (.I0(\trunc_ln134_339_reg_25499_reg[2] [2]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q4_reg_i_117_n_0),
        .I3(q4_reg_i_118_n_0),
        .I4(q4_reg_i_119_n_0),
        .I5(q4_reg_i_120_n_0),
        .O(q4_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    q4_reg_i_58
       (.I0(\xor_ln124_158_reg_24318_reg[7] [0]),
        .I1(q4_reg_17),
        .I2(q4_reg_i_37_0[2]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(q4_reg_18),
        .I5(\xor_ln124_174_reg_24294[2]_i_2_n_0 ),
        .O(q4_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q4_reg_i_59
       (.I0(q4_reg_i_121_n_0),
        .I1(\reg_1900_reg[6] [1]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[15]),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h80808FBFB080BFBF)) 
    q4_reg_i_60
       (.I0(\reg_1900_reg[7]_0 [2]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[7]),
        .I4(\reg_1877_reg[2] ),
        .I5(q4_reg_i_122_n_0),
        .O(q4_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBBBBB)) 
    q4_reg_i_61
       (.I0(\trunc_ln134_339_reg_25499_reg[2] [1]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q4_reg_i_123_n_0),
        .I3(q4_reg_i_124_n_0),
        .I4(q4_reg_i_125_n_0),
        .I5(q4_reg_i_126_n_0),
        .O(q4_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    q4_reg_i_62
       (.I0(q4_reg_i_127_n_0),
        .I1(q4_reg_17),
        .I2(q4_reg_i_37_0[1]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(q4_reg_18),
        .I5(\xor_ln124_174_reg_24294[1]_i_2_n_0 ),
        .O(q4_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q4_reg_i_63
       (.I0(q4_reg_i_128_n_0),
        .I1(\reg_1900_reg[6] [0]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[15]),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hFF000F0F27270F0F)) 
    q4_reg_i_64
       (.I0(Q[7]),
        .I1(\xor_ln124_62_reg_23371_reg[6] [0]),
        .I2(q4_reg_i_129_n_0),
        .I3(\reg_1900_reg[7]_0 [1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[9]),
        .O(q4_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFEA)) 
    q4_reg_i_65
       (.I0(q1_reg_27),
        .I1(ap_enable_reg_pp0_iter2_reg_3),
        .I2(\reg_1900_reg[3] [0]),
        .I3(q4_reg_i_130_n_0),
        .I4(q4_reg_i_131_n_0),
        .I5(q4_reg_i_132_n_0),
        .O(q4_reg_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q4_reg_i_66
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln134_339_reg_25499_reg[2] [0]),
        .O(q4_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    q4_reg_i_67
       (.I0(q4_reg_i_133_n_0),
        .I1(q4_reg_17),
        .I2(q4_reg_i_37_0[0]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(q4_reg_18),
        .I5(\xor_ln124_174_reg_24294[0]_i_2_n_0 ),
        .O(q4_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h55554555FFFFFFFF)) 
    q4_reg_i_68
       (.I0(q4_reg_i_134_n_0),
        .I1(q4_reg_i_135_n_0),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[15]),
        .I5(q4_reg_i_82_n_0),
        .O(q4_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h88DD8D8DFFFFFFFF)) 
    q4_reg_i_69
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\reg_1900_reg[7]_0 [0]),
        .I2(q4_reg_i_136_n_0),
        .I3(q4_reg_i_137_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(q4_reg_i_43_n_0),
        .O(q4_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_80
       (.I0(q4_reg_i_34_0),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [7]),
        .I2(x_assign_168_reg_24868[6]),
        .I3(x_assign_171_reg_24906[3]),
        .I4(x_assign_168_reg_24868[7]),
        .I5(x_assign_170_reg_24890[3]),
        .O(q4_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_81
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\xor_ln124_141_reg_23995_reg[7] ),
        .I2(q4_reg_i_141_n_0),
        .I3(q4_reg_i_142_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    q4_reg_i_82
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(q4_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFAFAFBFFF)) 
    q4_reg_i_83
       (.I0(Q[4]),
        .I1(\xor_ln124_174_reg_24294[7]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q4_reg_i_37_0[7]),
        .O(q4_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    q4_reg_i_84
       (.I0(q4_reg_i_143_n_0),
        .I1(q4_reg_i_144_n_0),
        .I2(q4_reg_i_145_n_0),
        .I3(q4_reg_i_146_n_0),
        .I4(q4_reg_i_38_0),
        .I5(q4_reg_i_56_0),
        .O(q4_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFF6666F0666666)) 
    q4_reg_i_85
       (.I0(q4_reg_i_38_1),
        .I1(q4_reg_i_147_n_0),
        .I2(q4_reg_i_148_n_0),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[9]),
        .O(q4_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_86
       (.I0(q4_reg_21[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(x_assign_201_reg_25483[4]),
        .I3(or_ln134_131_fu_21773_p3[0]),
        .I4(or_ln134_133_fu_21785_p3[4]),
        .I5(x_assign_198_reg_25461[4]),
        .O(q4_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h00006F6000006060)) 
    q4_reg_i_87
       (.I0(\xor_ln124_205_reg_24626_reg[6] ),
        .I1(q4_reg_i_149_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(q4_reg_i_150_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(q4_reg_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q4_reg_i_88
       (.I0(q4_reg_20[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q4_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h0000000000BEBEBE)) 
    q4_reg_i_89
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\xor_ln124_141_reg_23995_reg[6] ),
        .I2(q4_reg_i_151_n_0),
        .I3(q4_reg_i_152_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_4),
        .I5(ap_enable_reg_pp0_iter2_reg_3),
        .O(q4_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    q4_reg_i_90
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_3),
        .I4(q4_reg_i_39_0),
        .I5(q4_reg_i_153_n_0),
        .O(q4_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h0FCF0FCF2FEF3FFF)) 
    q4_reg_i_91
       (.I0(q4_reg_i_154_n_0),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q4_reg_i_84_1[6]),
        .I4(Q[11]),
        .I5(Q[13]),
        .O(q4_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_92
       (.I0(\xor_ln124_13_reg_22730_reg[6] ),
        .I1(mem_reg_0_3_7_7_i_1[6]),
        .I2(x_assign_48_reg_23229[5]),
        .I3(x_assign_51_reg_23267[2]),
        .I4(x_assign_48_reg_23229[6]),
        .I5(or_ln134_32_fu_6379_p3[7]),
        .O(q4_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_93
       (.I0(\xor_ln124_45_reg_22980_reg[6] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [6]),
        .I2(or_ln134_48_fu_8651_p3[7]),
        .I3(x_assign_72_reg_23565[6]),
        .I4(x_assign_75_reg_23603[2]),
        .I5(x_assign_72_reg_23565[5]),
        .O(q4_reg_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q4_reg_i_94
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[8]),
        .I3(\trunc_ln134_277_reg_24724_reg[4] [2]),
        .O(q4_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_95
       (.I0(\trunc_ln134_214_reg_24512_reg[4] ),
        .I1(mem_reg_0_3_7_7_i_1[5]),
        .I2(x_assign_144_reg_24532[4]),
        .I3(x_assign_147_reg_24570[1]),
        .I4(x_assign_144_reg_24532[5]),
        .I5(or_ln134_96_fu_15472_p3[5]),
        .O(q4_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_96
       (.I0(q4_reg_i_44_0),
        .I1(x_assign_168_reg_24868[4]),
        .I2(x_assign_171_reg_24906[1]),
        .I3(or_ln134_112_fu_17744_p3[5]),
        .I4(x_assign_168_reg_24868[5]),
        .I5(\xor_ln124_109_reg_23659_reg[7]_0 [5]),
        .O(q4_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    q4_reg_i_97
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .I3(q4_reg_20[5]),
        .O(q4_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFAFAFBFFF)) 
    q4_reg_i_98
       (.I0(Q[4]),
        .I1(\xor_ln124_174_reg_24294[5]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(q4_reg_i_37_0[5]),
        .O(q4_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    q4_reg_i_99
       (.I0(q4_reg_i_143_n_0),
        .I1(q4_reg_i_155_n_0),
        .I2(q4_reg_i_156_n_0),
        .I3(q4_reg_i_157_n_0),
        .I4(q4_reg_i_48_0),
        .I5(q4_reg_i_56_0),
        .O(q4_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[0]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(DOADO[0]),
        .O(q1_reg_4[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[1]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(clefia_s1_q4[1]),
        .O(q1_reg_4[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[2]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(clefia_s1_q4[2]),
        .O(q1_reg_4[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[3]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(clefia_s1_q4[3]),
        .O(q1_reg_4[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[4]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(DOADO[1]),
        .O(q1_reg_4[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[5]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(DOADO[2]),
        .O(q1_reg_4[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[6]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(DOADO[3]),
        .O(q1_reg_4[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1822[7]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(\reg_1822_reg[0] ),
        .I2(q1_reg_1[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(DOADO[4]),
        .O(q1_reg_4[7]));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[0]_i_1 
       (.I0(\reg_1834[0]_i_2_n_0 ),
        .I1(q1_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[0]),
        .I5(\reg_1834_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[0]_i_2 
       (.I0(q1_reg_1[0]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[0]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(DOADO[0]),
        .O(\reg_1834[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[1]_i_1 
       (.I0(\reg_1834[1]_i_2_n_0 ),
        .I1(q1_reg_0[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[1]),
        .I5(\reg_1834_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFCFFECEFCCCFECE)) 
    \reg_1834[1]_i_2 
       (.I0(q1_reg_1[1]),
        .I1(\reg_1834_reg[0] ),
        .I2(\reg_1834_reg[0]_0 ),
        .I3(q2_reg_0[1]),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(clefia_s1_q4[1]),
        .O(\reg_1834[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[2]_i_1 
       (.I0(\reg_1834[2]_i_2_n_0 ),
        .I1(q1_reg_0[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[2]),
        .I5(\reg_1834_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[2]_i_2 
       (.I0(q1_reg_1[2]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[2]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(clefia_s1_q4[2]),
        .O(\reg_1834[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[3]_i_1 
       (.I0(\reg_1834[3]_i_2_n_0 ),
        .I1(q1_reg_0[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[3]),
        .I5(\reg_1834_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[3]_i_2 
       (.I0(q1_reg_1[3]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[3]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(clefia_s1_q4[3]),
        .O(\reg_1834[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[4]_i_1 
       (.I0(\reg_1834[4]_i_2_n_0 ),
        .I1(q1_reg_0[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[4]),
        .I5(\reg_1834_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[4]_i_2 
       (.I0(q1_reg_1[4]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[4]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(DOADO[1]),
        .O(\reg_1834[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[5]_i_1 
       (.I0(\reg_1834[5]_i_2_n_0 ),
        .I1(q1_reg_0[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[5]),
        .I5(\reg_1834_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[5]_i_2 
       (.I0(q1_reg_1[5]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[5]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(DOADO[2]),
        .O(\reg_1834[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[6]_i_1 
       (.I0(\reg_1834[6]_i_2_n_0 ),
        .I1(q1_reg_0[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[6]),
        .I5(\reg_1834_reg[0] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[6]_i_2 
       (.I0(q1_reg_1[6]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[6]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(DOADO[3]),
        .O(\reg_1834[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8880888AAAAAAAA)) 
    \reg_1834[7]_i_2 
       (.I0(\reg_1834[7]_i_5_n_0 ),
        .I1(q1_reg_0[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(q4_reg_0[7]),
        .I5(\reg_1834_reg[0] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFCFFFCEEFCCCFCEE)) 
    \reg_1834[7]_i_5 
       (.I0(q1_reg_1[7]),
        .I1(\reg_1834_reg[0] ),
        .I2(q2_reg_0[7]),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(\reg_1834_reg[0]_1 ),
        .I5(DOADO[4]),
        .O(\reg_1834[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFC0C5C5C)) 
    \reg_1842[0]_i_1 
       (.I0(\reg_1842[0]_i_2_n_0 ),
        .I1(q2_reg_0[0]),
        .I2(\reg_1842_reg[0] ),
        .I3(q4_reg_0[0]),
        .I4(\reg_1842_reg[0]_0 ),
        .O(q4_reg_1[0]));
  LUT6 #(
    .INIT(64'h00474747FF474747)) 
    \reg_1842[0]_i_2 
       (.I0(DOADO[0]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[0]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[0]),
        .O(\reg_1842[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \reg_1842[1]_i_1 
       (.I0(\reg_1842[1]_i_2_n_0 ),
        .I1(q2_reg_0[1]),
        .I2(\reg_1842_reg[0] ),
        .I3(\reg_1842_reg[0]_0 ),
        .I4(q4_reg_0[1]),
        .O(q4_reg_1[1]));
  LUT6 #(
    .INIT(64'hFF00D8000000D800)) 
    \reg_1842[1]_i_2 
       (.I0(\reg_1842_reg[0]_1 ),
        .I1(clefia_s1_q4[1]),
        .I2(q1_reg_1[1]),
        .I3(\reg_1842_reg[2] ),
        .I4(\reg_1842_reg[7] ),
        .I5(q1_reg_0[1]),
        .O(\reg_1842[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \reg_1842[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_0[2]),
        .O(\reg_1842[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    \reg_1842[2]_i_3 
       (.I0(clefia_s1_q4[2]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[2]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[2]),
        .O(\reg_1842[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFC5C0C5C)) 
    \reg_1842[3]_i_1 
       (.I0(\reg_1842[3]_i_2_n_0 ),
        .I1(q2_reg_0[3]),
        .I2(\reg_1842_reg[0] ),
        .I3(\reg_1842_reg[0]_0 ),
        .I4(q4_reg_0[3]),
        .O(q4_reg_1[3]));
  LUT6 #(
    .INIT(64'h00474747FF474747)) 
    \reg_1842[3]_i_2 
       (.I0(clefia_s1_q4[3]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[3]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[3]),
        .O(\reg_1842[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0C5C5C)) 
    \reg_1842[4]_i_1 
       (.I0(\reg_1842[4]_i_2_n_0 ),
        .I1(q2_reg_0[4]),
        .I2(\reg_1842_reg[0] ),
        .I3(q4_reg_0[4]),
        .I4(\reg_1842_reg[0]_0 ),
        .O(q4_reg_1[4]));
  LUT6 #(
    .INIT(64'h00474747FF474747)) 
    \reg_1842[4]_i_2 
       (.I0(DOADO[1]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[4]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[4]),
        .O(\reg_1842[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0C5C5C)) 
    \reg_1842[5]_i_1 
       (.I0(\reg_1842[5]_i_2_n_0 ),
        .I1(q2_reg_0[5]),
        .I2(\reg_1842_reg[0] ),
        .I3(q4_reg_0[5]),
        .I4(\reg_1842_reg[0]_0 ),
        .O(q4_reg_1[5]));
  LUT6 #(
    .INIT(64'h00474747FF474747)) 
    \reg_1842[5]_i_2 
       (.I0(DOADO[2]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[5]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[5]),
        .O(\reg_1842[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0C5C5C)) 
    \reg_1842[6]_i_1 
       (.I0(\reg_1842[6]_i_2_n_0 ),
        .I1(q2_reg_0[6]),
        .I2(\reg_1842_reg[0] ),
        .I3(q4_reg_0[6]),
        .I4(\reg_1842_reg[0]_0 ),
        .O(q4_reg_1[6]));
  LUT6 #(
    .INIT(64'h00474747FF474747)) 
    \reg_1842[6]_i_2 
       (.I0(DOADO[3]),
        .I1(\reg_1842_reg[0]_1 ),
        .I2(q1_reg_1[6]),
        .I3(Q[14]),
        .I4(\reg_1858_reg[7] ),
        .I5(q1_reg_0[6]),
        .O(\reg_1842[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8AAA80A0)) 
    \reg_1842[7]_i_2 
       (.I0(\reg_1842[7]_i_5_n_0 ),
        .I1(q4_reg_0[7]),
        .I2(\reg_1842_reg[0] ),
        .I3(\reg_1842_reg[0]_0 ),
        .I4(q2_reg_0[7]),
        .O(q4_reg_1[7]));
  LUT6 #(
    .INIT(64'hF3BBF3BBF3FFF333)) 
    \reg_1842[7]_i_5 
       (.I0(DOADO[4]),
        .I1(\reg_1842_reg[2] ),
        .I2(q1_reg_0[7]),
        .I3(\reg_1842_reg[7] ),
        .I4(q1_reg_1[7]),
        .I5(\reg_1842_reg[0]_1 ),
        .O(\reg_1842[7]_i_5_n_0 ));
  MUXF7 \reg_1842_reg[2]_i_1 
       (.I0(\reg_1842[2]_i_2_n_0 ),
        .I1(\reg_1842[2]_i_3_n_0 ),
        .O(q4_reg_1[2]),
        .S(\reg_1842_reg[2] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[0]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[0]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(DOADO[0]),
        .O(q1_reg_3[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[1]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[1]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(clefia_s1_q4[1]),
        .O(q1_reg_3[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[2]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[2]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(clefia_s1_q4[2]),
        .O(q1_reg_3[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[3]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[3]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(clefia_s1_q4[3]),
        .O(q1_reg_3[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[4]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[4]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(DOADO[1]),
        .O(q1_reg_3[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[5]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[5]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(DOADO[2]),
        .O(q1_reg_3[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[6]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[6]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(DOADO[3]),
        .O(q1_reg_3[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_1858[7]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(\reg_1858_reg[0] ),
        .I2(q2_reg_0[7]),
        .I3(\reg_1858_reg[7] ),
        .I4(Q[4]),
        .I5(DOADO[4]),
        .O(q1_reg_3[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[0]_i_1 
       (.I0(\reg_1882[0]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[0]),
        .O(\ap_CS_fsm_reg[12] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[0]_i_2 
       (.I0(q1_reg_0[0]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[0]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[0]),
        .O(\reg_1882[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[1]_i_1 
       (.I0(\reg_1882[1]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[1]),
        .O(\ap_CS_fsm_reg[12] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[1]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[1]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[1]),
        .O(\reg_1882[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[2]_i_1 
       (.I0(\reg_1882[2]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[2]),
        .O(\ap_CS_fsm_reg[12] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[2]_i_2 
       (.I0(q1_reg_0[2]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[2]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[2]),
        .O(\reg_1882[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[3]_i_1 
       (.I0(\reg_1882[3]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[3]),
        .O(\ap_CS_fsm_reg[12] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[3]_i_2 
       (.I0(q1_reg_0[3]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[3]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[3]),
        .O(\reg_1882[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[4]_i_1 
       (.I0(\reg_1882[4]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[4]),
        .O(\ap_CS_fsm_reg[12] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[4]_i_2 
       (.I0(q1_reg_0[4]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[4]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[4]),
        .O(\reg_1882[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[5]_i_1 
       (.I0(\reg_1882[5]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[5]),
        .O(\ap_CS_fsm_reg[12] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[5]_i_2 
       (.I0(q1_reg_0[5]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[5]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[5]),
        .O(\reg_1882[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[6]_i_1 
       (.I0(\reg_1882[6]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[6]),
        .O(\ap_CS_fsm_reg[12] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[6]_i_2 
       (.I0(q1_reg_0[6]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[6]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[6]),
        .O(\reg_1882[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1882[7]_i_2 
       (.I0(\reg_1882[7]_i_4_n_0 ),
        .I1(Q[12]),
        .I2(\reg_1858_reg[7] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q2_reg_0[7]),
        .O(\ap_CS_fsm_reg[12] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1882[7]_i_4 
       (.I0(q1_reg_0[7]),
        .I1(\reg_1882_reg[0] ),
        .I2(q4_reg_0[7]),
        .I3(\reg_1882_reg[0]_0 ),
        .I4(q1_reg_1[7]),
        .O(\reg_1882[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[0]_i_1 
       (.I0(q4_reg_0[0]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[0]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[0]),
        .O(q4_reg_2[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[1]_i_1 
       (.I0(q4_reg_0[1]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[1]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[1]),
        .O(q4_reg_2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[2]_i_1 
       (.I0(q4_reg_0[2]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[2]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[2]),
        .O(q4_reg_2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[3]_i_1 
       (.I0(q4_reg_0[3]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[3]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[3]),
        .O(q4_reg_2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[4]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[4]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[4]),
        .O(q4_reg_2[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[5]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[5]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[5]),
        .O(q4_reg_2[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[6]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[6]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[6]),
        .O(q4_reg_2[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1889[7]_i_2 
       (.I0(q4_reg_0[7]),
        .I1(\reg_1889_reg[0] ),
        .I2(q2_reg_0[7]),
        .I3(\reg_1889_reg[0]_0 ),
        .I4(q1_reg_0[7]),
        .O(q4_reg_2[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[0]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[0]),
        .O(q1_reg_2[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[1]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[1]),
        .O(q1_reg_2[1]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[2]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[2]),
        .O(q1_reg_2[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[3]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[3]),
        .O(q1_reg_2[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[4]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[4]),
        .O(q1_reg_2[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[5]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[5]),
        .O(q1_reg_2[5]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[6]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[6]),
        .O(q1_reg_2[6]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1895[7]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[13]),
        .I5(q4_reg_0[7]),
        .O(q1_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_119_reg_23431[1]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[7]),
        .O(q4_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_23431[2]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[6]),
        .I2(q4_reg_0[0]),
        .O(q4_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_119_reg_23431[3]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[1]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .O(q4_reg_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_23431[4]_i_1 
       (.I0(q4_reg_0[2]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[6]),
        .O(q4_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_124_reg_23593[1]_i_1 
       (.I0(q4_reg_0[0]),
        .I1(q4_reg_0[6]),
        .O(q4_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_124_reg_23593[2]_i_1 
       (.I0(q4_reg_0[1]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[6]),
        .O(q4_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_127_reg_23619[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(q1_reg_0[6]),
        .O(q1_reg_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_127_reg_23619[2]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[6]),
        .O(q1_reg_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_19_reg_22652[5]_i_1 
       (.I0(clefia_s1_q4[3]),
        .I1(DOADO[4]),
        .O(q4_reg_11));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_357_reg_25379[1]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[5]),
        .O(q1_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_357_reg_25379[2]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[6]),
        .I2(q1_reg_0[0]),
        .O(q1_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_357_reg_25379[3]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[6]),
        .O(q1_reg_17[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_357_reg_25379[4]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_0[6]),
        .O(q1_reg_17[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_357_reg_25379[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .O(q1_reg_15));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_37_reg_22747[1]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .O(q4_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_22747[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(DOADO[0]),
        .O(q4_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_37_reg_22747[3]_i_1 
       (.I0(DOADO[2]),
        .I1(clefia_s1_q4[1]),
        .I2(DOADO[4]),
        .I3(DOADO[3]),
        .O(q4_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_22747[4]_i_1 
       (.I0(clefia_s1_q4[2]),
        .I1(DOADO[4]),
        .I2(DOADO[3]),
        .O(q4_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_4_reg_22555[1]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[0]),
        .O(q1_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_4_reg_22555[2]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .O(q1_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_4_reg_22555[4]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[3]),
        .O(q1_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_77_reg_23101[1]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[5]),
        .O(q1_reg_8[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_77_reg_23101[2]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q1_reg_1[0]),
        .I2(q1_reg_1[6]),
        .O(q1_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_77_reg_23101[3]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q1_reg_1[7]),
        .I2(q1_reg_1[1]),
        .I3(q1_reg_1[6]),
        .O(q1_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_77_reg_23101[4]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .O(q1_reg_8[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_79_reg_23111[1]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[7]),
        .O(q2_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_79_reg_23111[2]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[6]),
        .I2(q2_reg_0[0]),
        .O(q2_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_79_reg_23111[3]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[6]),
        .O(q2_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_79_reg_23111[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_87_reg_23283[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_0[6]),
        .O(q2_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_87_reg_23283[2]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_8[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[0]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_195_reg_24444_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[1]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [1]),
        .I1(\x_116_reg_24992_reg[7] [1]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I3(q2_reg_0[0]),
        .I4(q2_reg_0[7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_195_reg_24444_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[4]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [2]),
        .I1(\x_116_reg_24992_reg[4] ),
        .I2(q1_reg_11),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_195_reg_24444_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[5]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [3]),
        .I1(\x_116_reg_24992_reg[7] [5]),
        .I2(\xor_ln124_174_reg_24294_reg[4] ),
        .I3(q2_reg_0[4]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_6),
        .O(\xor_ln124_195_reg_24444_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[6]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_195_reg_24444_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_116_reg_24992[7]_i_1 
       (.I0(\x_116_reg_24992_reg[7]_0 [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_195_reg_24444_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_114_reg_24065[4]_i_1 
       (.I0(q4_reg_0[3]),
        .I1(q4_reg_0[7]),
        .O(q4_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_210_reg_25357[2]_i_1 
       (.I0(q4_reg_0[1]),
        .I1(q4_reg_0[7]),
        .O(q4_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_210_reg_25357[3]_i_1 
       (.I0(q4_reg_0[2]),
        .I1(q4_reg_0[7]),
        .O(q4_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_22741[2]_i_1 
       (.I0(clefia_s1_q4[1]),
        .I1(DOADO[4]),
        .O(q4_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_22741[3]_i_1 
       (.I0(clefia_s1_q4[2]),
        .I1(DOADO[4]),
        .O(q4_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_42_reg_23073[2]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[7]),
        .O(q2_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_42_reg_23073[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[7]),
        .O(q2_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_45_reg_23095[2]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[1]),
        .O(q1_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_45_reg_23095[3]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[2]),
        .O(q1_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_48_reg_23229[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[7]),
        .O(q2_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_23415[2]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .O(q1_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_23415[3]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[2]),
        .O(q1_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[0]_i_1 
       (.I0(x_assign_67_reg_23399[0]),
        .I1(x_assign_66_reg_23393[0]),
        .I2(or_ln134_45_fu_7529_p3[0]),
        .I3(x_assign_66_reg_23393[6]),
        .I4(\xor_ln124_100_reg_23466_reg[7] [0]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [0]),
        .O(\xor_ln124_60_reg_23359_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[3]_i_1 
       (.I0(x_assign_66_reg_23393[3]),
        .I1(x_assign_67_reg_23399[3]),
        .I2(\xor_ln124_100_reg_23466_reg[7]_0 [3]),
        .I3(\xor_ln124_100_reg_23466_reg[7] [3]),
        .I4(or_ln134_45_fu_7529_p3[3]),
        .I5(\xor_ln124_102_reg_23476_reg[5] [1]),
        .O(\xor_ln124_60_reg_23359_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[6]_i_1 
       (.I0(\xor_ln124_100_reg_23466_reg[7] [6]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [6]),
        .I2(x_assign_66_reg_23393[6]),
        .I3(x_assign_67_reg_23399[4]),
        .I4(or_ln134_45_fu_7529_p3[6]),
        .I5(x_assign_66_reg_23393[4]),
        .O(\xor_ln124_60_reg_23359_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_23466[7]_i_1 
       (.I0(\xor_ln124_100_reg_23466_reg[7] [7]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [7]),
        .I2(x_assign_66_reg_23393[7]),
        .I3(x_assign_67_reg_23399[5]),
        .I4(or_ln134_45_fu_7529_p3[7]),
        .I5(x_assign_66_reg_23393[5]),
        .O(\xor_ln124_60_reg_23359_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[1]_i_1 
       (.I0(\xor_ln124_102_reg_23476_reg[3] [1]),
        .I1(\xor_ln124_102_reg_23476_reg[3]_0 [1]),
        .I2(or_ln134_45_fu_7529_p3[1]),
        .I3(x_assign_66_reg_23393[7]),
        .I4(q4_reg_i_85_0[1]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [1]),
        .O(\xor_ln124_62_reg_23371_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[3]_i_1 
       (.I0(\xor_ln124_102_reg_23476_reg[5] [1]),
        .I1(or_ln134_45_fu_7529_p3[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I3(q4_reg_i_85_0[3]),
        .I4(\xor_ln124_102_reg_23476_reg[3] [3]),
        .I5(\xor_ln124_102_reg_23476_reg[3]_0 [3]),
        .O(\xor_ln124_62_reg_23371_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[4]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[2]),
        .I1(or_ln134_45_fu_7529_p3[6]),
        .I2(or_ln134_45_fu_7529_p3[4]),
        .I3(\xor_ln124_102_reg_23476_reg[5] [2]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [4]),
        .I5(q4_reg_i_85_0[4]),
        .O(\xor_ln124_62_reg_23371_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[5]_i_1 
       (.I0(or_ln134_43_fu_7517_p3[3]),
        .I1(or_ln134_45_fu_7529_p3[7]),
        .I2(or_ln134_45_fu_7529_p3[5]),
        .I3(\xor_ln124_102_reg_23476_reg[5] [3]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [5]),
        .I5(q4_reg_i_85_0[5]),
        .O(\xor_ln124_62_reg_23371_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_23476[6]_i_1 
       (.I0(q4_reg_i_85_0[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(or_ln134_45_fu_7529_p3[6]),
        .I3(x_assign_66_reg_23393[4]),
        .I4(or_ln134_45_fu_7529_p3[0]),
        .I5(or_ln134_43_fu_7517_p3[0]),
        .O(\xor_ln124_62_reg_23371_reg[6] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_107_reg_23649[5]_i_2 
       (.I0(\xor_ln124_107_reg_23649_reg[5] [1]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [5]),
        .I2(or_ln134_38_fu_8487_p3[5]),
        .I3(x_assign_55_reg_23523[4]),
        .I4(or_ln134_35_fu_8469_p3[4]),
        .I5(\xor_ln124_109_reg_23659_reg[5] [2]),
        .O(\xor_ln124_43_reg_22968_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[0]_i_2 
       (.I0(x_assign_55_reg_23523[0]),
        .I1(x_assign_54_reg_23517[0]),
        .I2(x_assign_54_reg_23517[3]),
        .I3(or_ln134_37_fu_8481_p3[0]),
        .I4(\xor_ln124_108_reg_23654_reg[7] [0]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [0]),
        .O(\x_assign_55_reg_23523_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[1]_i_2 
       (.I0(x_assign_55_reg_23523[1]),
        .I1(x_assign_54_reg_23517[1]),
        .I2(x_assign_54_reg_23517[4]),
        .I3(or_ln134_37_fu_8481_p3[1]),
        .I4(\xor_ln124_108_reg_23654_reg[7] [1]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [1]),
        .O(\x_assign_55_reg_23523_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[3]_i_2 
       (.I0(x_assign_54_reg_23517[2]),
        .I1(x_assign_55_reg_23523[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I3(\xor_ln124_108_reg_23654_reg[7] [2]),
        .I4(or_ln134_38_fu_8487_p3[1]),
        .I5(or_ln134_37_fu_8481_p3[3]),
        .O(\x_assign_54_reg_23517_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[4]_i_2 
       (.I0(\xor_ln124_108_reg_23654_reg[7] [3]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [4]),
        .I2(or_ln134_38_fu_8487_p3[4]),
        .I3(x_assign_55_reg_23523[3]),
        .I4(or_ln134_38_fu_8487_p3[2]),
        .I5(or_ln134_37_fu_8481_p3[4]),
        .O(\xor_ln124_44_reg_22974_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[5]_i_2 
       (.I0(\xor_ln124_108_reg_23654_reg[7] [4]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [5]),
        .I2(or_ln134_38_fu_8487_p3[5]),
        .I3(x_assign_55_reg_23523[4]),
        .I4(or_ln134_38_fu_8487_p3[3]),
        .I5(or_ln134_37_fu_8481_p3[5]),
        .O(\xor_ln124_44_reg_22974_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_23654[6]_i_2 
       (.I0(\xor_ln124_108_reg_23654_reg[7] [5]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(x_assign_54_reg_23517[3]),
        .I3(x_assign_55_reg_23523[5]),
        .I4(or_ln134_38_fu_8487_p3[4]),
        .I5(or_ln134_37_fu_8481_p3[6]),
        .O(\xor_ln124_44_reg_22974_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_108_reg_23654[7]_i_2 
       (.I0(\xor_ln124_108_reg_23654_reg[7] [6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(x_assign_54_reg_23517[4]),
        .I3(x_assign_55_reg_23523[6]),
        .I4(or_ln134_38_fu_8487_p3[5]),
        .I5(or_ln134_37_fu_8481_p3[7]),
        .O(\xor_ln124_44_reg_22974_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[0]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[0] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [0]),
        .I2(x_assign_72_reg_23565[7]),
        .I3(x_assign_75_reg_23603[4]),
        .I4(x_assign_72_reg_23565[0]),
        .I5(or_ln134_48_fu_8651_p3[1]),
        .O(\reg_1900_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[0]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[7] [0]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [0]),
        .I2(or_ln134_35_fu_8469_p3[0]),
        .I3(x_assign_55_reg_23523[5]),
        .I4(\xor_ln124_109_reg_23659_reg[3] [0]),
        .I5(\xor_ln124_109_reg_23659_reg[3]_0 [0]),
        .O(\xor_ln124_45_reg_22980_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[1]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[1] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [1]),
        .I2(x_assign_72_reg_23565[1]),
        .I3(q1_reg_i_112_0[0]),
        .I4(x_assign_75_reg_23603[0]),
        .I5(x_assign_72_reg_23565[0]),
        .O(\reg_1900_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[1]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[7] [1]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [1]),
        .I2(or_ln134_35_fu_8469_p3[1]),
        .I3(x_assign_55_reg_23523[6]),
        .I4(\xor_ln124_109_reg_23659_reg[3] [1]),
        .I5(\xor_ln124_109_reg_23659_reg[3]_0 [1]),
        .O(\xor_ln124_45_reg_22980_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[2]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[2] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [2]),
        .I2(\xor_ln124_109_reg_23659_reg[4]_0 [0]),
        .I3(\xor_ln124_109_reg_23659_reg[4]_1 [0]),
        .I4(q1_reg_i_112_0[1]),
        .I5(x_assign_72_reg_23565[2]),
        .O(\reg_1900_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[2]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[7] [2]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [2]),
        .I2(or_ln134_35_fu_8469_p3[2]),
        .I3(\xor_ln124_109_reg_23659_reg[5] [0]),
        .I4(\xor_ln124_109_reg_23659_reg[3] [2]),
        .I5(\xor_ln124_109_reg_23659_reg[3]_0 [2]),
        .O(\xor_ln124_45_reg_22980_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[3]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[5] [1]),
        .I1(or_ln134_35_fu_8469_p3[3]),
        .I2(\xor_ln124_109_reg_23659_reg[7]_1 [3]),
        .I3(\xor_ln124_109_reg_23659_reg[7] [3]),
        .I4(\xor_ln124_109_reg_23659_reg[3] [3]),
        .I5(\xor_ln124_109_reg_23659_reg[3]_0 [3]),
        .O(\trunc_ln134_94_reg_23529_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[4]_i_1 
       (.I0(\xor_ln124_109_reg_23659_reg[4] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [4]),
        .I2(\xor_ln124_109_reg_23659_reg[4]_0 [2]),
        .I3(\xor_ln124_109_reg_23659_reg[4]_1 [2]),
        .I4(x_assign_72_reg_23565[4]),
        .I5(or_ln134_48_fu_8651_p3[5]),
        .O(\reg_1900_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[5]_i_2 
       (.I0(or_ln134_35_fu_8469_p3[4]),
        .I1(\xor_ln124_109_reg_23659_reg[5] [2]),
        .I2(or_ln134_37_fu_8481_p3[7]),
        .I3(or_ln134_35_fu_8469_p3[6]),
        .I4(\xor_ln124_109_reg_23659_reg[7] [5]),
        .I5(\xor_ln124_109_reg_23659_reg[7]_1 [5]),
        .O(\trunc_ln134_90_reg_23507_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_109_reg_23659[6]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[7] [6]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [6]),
        .I2(or_ln134_35_fu_8469_p3[5]),
        .I3(x_assign_55_reg_23523[3]),
        .I4(or_ln134_37_fu_8481_p3[0]),
        .I5(or_ln134_35_fu_8469_p3[0]),
        .O(\xor_ln124_45_reg_22980_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[7]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[7] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [7]),
        .I2(or_ln134_48_fu_8651_p3[0]),
        .I3(x_assign_72_reg_23565[7]),
        .I4(x_assign_75_reg_23603[3]),
        .I5(x_assign_72_reg_23565[6]),
        .O(\reg_1900_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_23659[7]_i_2 
       (.I0(\xor_ln124_109_reg_23659_reg[7] [7]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [7]),
        .I2(or_ln134_35_fu_8469_p3[6]),
        .I3(x_assign_55_reg_23523[4]),
        .I4(or_ln134_37_fu_8481_p3[1]),
        .I5(or_ln134_35_fu_8469_p3[1]),
        .O(\xor_ln124_45_reg_22980_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[0]_i_2 
       (.I0(\xor_ln124_110_reg_23664_reg[6] [0]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I2(\xor_ln124_109_reg_23659_reg[3] [0]),
        .I3(\xor_ln124_109_reg_23659_reg[3]_0 [0]),
        .I4(x_assign_54_reg_23517[3]),
        .I5(or_ln134_37_fu_8481_p3[0]),
        .O(\xor_ln124_46_reg_22986_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[1]_i_2 
       (.I0(or_ln134_37_fu_8481_p3[1]),
        .I1(x_assign_54_reg_23517[4]),
        .I2(\xor_ln124_109_reg_23659_reg[3] [1]),
        .I3(\xor_ln124_109_reg_23659_reg[3]_0 [1]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .I5(\xor_ln124_110_reg_23664_reg[6] [1]),
        .O(\trunc_ln134_97_reg_23545_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[2]_i_2 
       (.I0(\xor_ln124_110_reg_23664_reg[6] [2]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [2]),
        .I2(\xor_ln124_109_reg_23659_reg[3] [2]),
        .I3(\xor_ln124_109_reg_23659_reg[3]_0 [2]),
        .I4(or_ln134_38_fu_8487_p3[0]),
        .I5(or_ln134_37_fu_8481_p3[2]),
        .O(\xor_ln124_46_reg_22986_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[3]_i_2 
       (.I0(or_ln134_37_fu_8481_p3[3]),
        .I1(or_ln134_38_fu_8487_p3[1]),
        .I2(\xor_ln124_109_reg_23659_reg[3] [3]),
        .I3(\xor_ln124_109_reg_23659_reg[3]_0 [3]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .I5(\xor_ln124_110_reg_23664_reg[6] [3]),
        .O(\trunc_ln134_97_reg_23545_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_23664[4]_i_2 
       (.I0(or_ln134_38_fu_8487_p3[2]),
        .I1(or_ln134_37_fu_8481_p3[4]),
        .I2(or_ln134_37_fu_8481_p3[6]),
        .I3(or_ln134_35_fu_8469_p3[5]),
        .I4(\xor_ln124_110_reg_23664_reg[6] [4]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .O(\trunc_ln134_99_reg_23555_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[5]_i_2 
       (.I0(or_ln134_38_fu_8487_p3[3]),
        .I1(or_ln134_37_fu_8481_p3[5]),
        .I2(or_ln134_37_fu_8481_p3[7]),
        .I3(or_ln134_35_fu_8469_p3[6]),
        .I4(\xor_ln124_110_reg_23664_reg[6] [5]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .O(\trunc_ln134_99_reg_23555_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_110_reg_23664[6]_i_2 
       (.I0(\xor_ln124_110_reg_23664_reg[6] [6]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I2(or_ln134_37_fu_8481_p3[0]),
        .I3(or_ln134_35_fu_8469_p3[0]),
        .I4(or_ln134_38_fu_8487_p3[4]),
        .I5(or_ln134_37_fu_8481_p3[6]),
        .O(\xor_ln124_46_reg_22986_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[0]_i_1 
       (.I0(\xor_ln124_123_reg_24025_reg[7] [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_99_reg_23461_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(\x_116_reg_24992_reg[7] [1]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[0]),
        .I5(\xor_ln124_123_reg_24025_reg[7] [1]),
        .O(\xor_ln124_99_reg_23461_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[4]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[2]),
        .I3(q1_reg_11),
        .I4(\x_116_reg_24992_reg[4] ),
        .I5(\xor_ln124_123_reg_24025_reg[7] [2]),
        .O(\xor_ln124_99_reg_23461_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[5]_i_1 
       (.I0(q2_reg_6),
        .I1(q1_reg_1[4]),
        .I2(\x_116_reg_24992_reg[7] [5]),
        .I3(\xor_ln124_174_reg_24294_reg[4] ),
        .I4(q2_reg_0[4]),
        .I5(\xor_ln124_123_reg_24025_reg[7] [3]),
        .O(\xor_ln124_99_reg_23461_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[6]_i_1 
       (.I0(\xor_ln124_123_reg_24025_reg[7] [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_99_reg_23461_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_24025[7]_i_1 
       (.I0(\xor_ln124_123_reg_24025_reg[7] [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_99_reg_23461_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_124_reg_24031[3]_i_3 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[1]),
        .O(q2_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_124_reg_24031[4]_i_2 
       (.I0(q2_reg_0[6]),
        .I1(q1_reg_1[4]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[2]),
        .O(q2_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[0]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_101_reg_23471_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[1]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_101_reg_23471_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[2]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_101_reg_23471_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_125_reg_24037[3]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_101_reg_23471_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_125_reg_24037[4]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_101_reg_23471_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[5]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_101_reg_23471_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[6]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_101_reg_23471_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_24037[7]_i_1 
       (.I0(\xor_ln124_125_reg_24037_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_101_reg_23471_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[0]_i_1 
       (.I0(q1_reg_i_84_0[0]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [0]),
        .I2(or_ln134_61_fu_9801_p3[0]),
        .I3(x_assign_90_reg_23729[6]),
        .I4(x_assign_90_reg_23729[0]),
        .I5(x_assign_91_reg_23735[0]),
        .O(\xor_ln124_92_reg_23695_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[1]_i_1 
       (.I0(q1_reg_i_84_0[1]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [1]),
        .I2(or_ln134_61_fu_9801_p3[1]),
        .I3(x_assign_90_reg_23729[7]),
        .I4(x_assign_90_reg_23729[1]),
        .I5(x_assign_91_reg_23735[1]),
        .O(\xor_ln124_92_reg_23695_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[2]_i_1 
       (.I0(\xor_ln124_132_reg_23802_reg[5] [0]),
        .I1(or_ln134_61_fu_9801_p3[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I3(q1_reg_i_84_0[2]),
        .I4(x_assign_90_reg_23729[2]),
        .I5(x_assign_91_reg_23735[2]),
        .O(\xor_ln124_92_reg_23695_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[3]_i_1 
       (.I0(\xor_ln124_132_reg_23802_reg[5] [1]),
        .I1(or_ln134_61_fu_9801_p3[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I3(q1_reg_i_84_0[3]),
        .I4(x_assign_90_reg_23729[3]),
        .I5(x_assign_91_reg_23735[3]),
        .O(\xor_ln124_92_reg_23695_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[4]_i_1 
       (.I0(or_ln134_61_fu_9801_p3[4]),
        .I1(\xor_ln124_132_reg_23802_reg[5] [2]),
        .I2(x_assign_90_reg_23729[4]),
        .I3(or_ln134_60_fu_9795_p3[0]),
        .I4(q1_reg_i_84_0[4]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [4]),
        .O(\xor_ln124_92_reg_23695_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[5]_i_1 
       (.I0(or_ln134_61_fu_9801_p3[5]),
        .I1(\xor_ln124_132_reg_23802_reg[5] [3]),
        .I2(x_assign_90_reg_23729[5]),
        .I3(or_ln134_60_fu_9795_p3[1]),
        .I4(q1_reg_i_84_0[5]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [5]),
        .O(\xor_ln124_92_reg_23695_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_23802[6]_i_1 
       (.I0(q1_reg_i_84_0[6]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(or_ln134_61_fu_9801_p3[6]),
        .I3(x_assign_90_reg_23729[4]),
        .I4(x_assign_90_reg_23729[6]),
        .I5(x_assign_91_reg_23735[4]),
        .O(\xor_ln124_92_reg_23695_reg[6] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[0]_i_1 
       (.I0(q4_reg_i_84_0[0]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I2(or_ln134_61_fu_9801_p3[0]),
        .I3(x_assign_90_reg_23729[6]),
        .I4(\xor_ln124_134_reg_23812_reg[3] [0]),
        .I5(\xor_ln124_134_reg_23812_reg[3]_0 [0]),
        .O(\trunc_ln134_157_reg_23757_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[2]_i_1 
       (.I0(\xor_ln124_132_reg_23802_reg[5] [0]),
        .I1(or_ln134_61_fu_9801_p3[2]),
        .I2(\xor_ln124_75_reg_23313_reg[7]_0 [2]),
        .I3(q4_reg_i_84_0[2]),
        .I4(\xor_ln124_134_reg_23812_reg[3] [2]),
        .I5(\xor_ln124_134_reg_23812_reg[3]_0 [2]),
        .O(\trunc_ln134_157_reg_23757_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[3]_i_1 
       (.I0(\xor_ln124_132_reg_23802_reg[5] [1]),
        .I1(or_ln134_61_fu_9801_p3[3]),
        .I2(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .I3(q4_reg_i_84_0[3]),
        .I4(\xor_ln124_134_reg_23812_reg[3] [3]),
        .I5(\xor_ln124_134_reg_23812_reg[3]_0 [3]),
        .O(\trunc_ln134_157_reg_23757_reg[3] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_23812[4]_i_1 
       (.I0(or_ln134_61_fu_9801_p3[4]),
        .I1(\xor_ln124_132_reg_23802_reg[5] [2]),
        .I2(or_ln134_61_fu_9801_p3[6]),
        .I3(or_ln134_59_fu_9789_p3[2]),
        .I4(q4_reg_i_84_0[4]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .O(\trunc_ln134_157_reg_23757_reg[3] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_139_reg_23985[0]_i_2 
       (.I0(x_assign_79_reg_23859[0]),
        .I1(x_assign_78_reg_23853[0]),
        .I2(or_ln134_51_fu_10741_p3[0]),
        .I3(x_assign_79_reg_23859[5]),
        .I4(\xor_ln124_139_reg_23985_reg[7]_0 [0]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_2 [0]),
        .O(\x_assign_79_reg_23859_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[2]_i_2 
       (.I0(x_assign_78_reg_23853[1]),
        .I1(x_assign_79_reg_23859[1]),
        .I2(\xor_ln124_75_reg_23313_reg[7]_2 [1]),
        .I3(\xor_ln124_139_reg_23985_reg[7]_0 [1]),
        .I4(or_ln134_51_fu_10741_p3[2]),
        .I5(\xor_ln124_141_reg_23995_reg[4]_1 [0]),
        .O(\x_assign_78_reg_23853_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[4]_i_2 
       (.I0(\xor_ln124_139_reg_23985_reg[7]_0 [3]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_2 [3]),
        .I2(or_ln134_54_fu_10759_p3[1]),
        .I3(x_assign_79_reg_23859[3]),
        .I4(or_ln134_51_fu_10741_p3[4]),
        .I5(\xor_ln124_141_reg_23995_reg[4]_1 [2]),
        .O(\xor_ln124_75_reg_23313_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[6]_i_2 
       (.I0(\xor_ln124_139_reg_23985_reg[7]_0 [4]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_2 [4]),
        .I2(x_assign_78_reg_23853[3]),
        .I3(x_assign_79_reg_23859[5]),
        .I4(or_ln134_51_fu_10741_p3[5]),
        .I5(x_assign_79_reg_23859[3]),
        .O(\xor_ln124_75_reg_23313_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_23985[7]_i_2 
       (.I0(\xor_ln124_139_reg_23985_reg[7]_0 [5]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_2 [5]),
        .I2(x_assign_78_reg_23853[4]),
        .I3(x_assign_79_reg_23859[6]),
        .I4(or_ln134_51_fu_10741_p3[6]),
        .I5(x_assign_79_reg_23859[4]),
        .O(\xor_ln124_75_reg_23313_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_23990[2]_i_2 
       (.I0(x_assign_78_reg_23853[1]),
        .I1(x_assign_79_reg_23859[1]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I3(\xor_ln124_140_reg_23990_reg[2] ),
        .I4(or_ln134_53_fu_10753_p3[2]),
        .I5(or_ln134_54_fu_10759_p3[0]),
        .O(\x_assign_78_reg_23853_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[0]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[6]_0 [0]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [0]),
        .I2(or_ln134_51_fu_10741_p3[0]),
        .I3(x_assign_79_reg_23859[5]),
        .I4(\xor_ln124_141_reg_23995_reg[2] [0]),
        .I5(\xor_ln124_141_reg_23995_reg[2]_0 [0]),
        .O(\xor_ln124_77_reg_23323_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[1]_i_1 
       (.I0(\xor_ln124_77_reg_23323_reg[1] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [1]),
        .I2(x_assign_99_reg_23939[0]),
        .I3(x_assign_96_reg_23901[0]),
        .I4(q1_reg_i_37_1[0]),
        .I5(x_assign_96_reg_23901[1]),
        .O(\reg_1900_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_141_reg_23995[1]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[6]_0 [1]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [1]),
        .I2(or_ln134_51_fu_10741_p3[1]),
        .I3(x_assign_79_reg_23859[6]),
        .I4(\xor_ln124_141_reg_23995_reg[2] [1]),
        .I5(\xor_ln124_141_reg_23995_reg[2]_0 [1]),
        .O(\xor_ln124_77_reg_23323_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[2]_i_1 
       (.I0(\trunc_ln134_134_reg_23865_reg[1] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [2]),
        .I2(\xor_ln124_141_reg_23995_reg[4] [0]),
        .I3(\xor_ln124_141_reg_23995_reg[4]_0 [0]),
        .I4(q1_reg_i_37_1[1]),
        .I5(x_assign_96_reg_23901[2]),
        .O(\reg_1900_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[2]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[4]_1 [0]),
        .I1(or_ln134_51_fu_10741_p3[2]),
        .I2(\xor_ln124_268_reg_25293_reg[7] [2]),
        .I3(\xor_ln124_141_reg_23995_reg[6]_0 [2]),
        .I4(\xor_ln124_141_reg_23995_reg[2] [2]),
        .I5(\xor_ln124_141_reg_23995_reg[2]_0 [2]),
        .O(\trunc_ln134_134_reg_23865_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[4]_i_1 
       (.I0(\trunc_ln134_130_reg_23843_reg[3] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [4]),
        .I2(\xor_ln124_141_reg_23995_reg[4] [2]),
        .I3(\xor_ln124_141_reg_23995_reg[4]_0 [2]),
        .I4(x_assign_96_reg_23901[4]),
        .I5(or_ln134_64_fu_10923_p3[5]),
        .O(\reg_1900_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[4]_i_2 
       (.I0(or_ln134_51_fu_10741_p3[4]),
        .I1(\xor_ln124_141_reg_23995_reg[4]_1 [2]),
        .I2(or_ln134_53_fu_10753_p3[3]),
        .I3(or_ln134_51_fu_10741_p3[5]),
        .I4(\xor_ln124_141_reg_23995_reg[6]_0 [3]),
        .I5(\xor_ln124_268_reg_25293_reg[7] [4]),
        .O(\trunc_ln134_130_reg_23843_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[6]_i_1 
       (.I0(\xor_ln124_77_reg_23323_reg[6] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [6]),
        .I2(x_assign_99_reg_23939[2]),
        .I3(x_assign_96_reg_23901[5]),
        .I4(x_assign_96_reg_23901[6]),
        .I5(or_ln134_64_fu_10923_p3[7]),
        .O(\reg_1900_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_23995[6]_i_2 
       (.I0(\xor_ln124_141_reg_23995_reg[6]_0 [4]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [6]),
        .I2(or_ln134_51_fu_10741_p3[5]),
        .I3(x_assign_79_reg_23859[3]),
        .I4(or_ln134_53_fu_10753_p3[0]),
        .I5(or_ln134_51_fu_10741_p3[0]),
        .O(\xor_ln124_77_reg_23323_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_24000[7]_i_2 
       (.I0(\xor_ln124_142_reg_24000_reg[7] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(or_ln134_53_fu_10753_p3[1]),
        .I3(or_ln134_51_fu_10741_p3[1]),
        .I4(or_ln134_53_fu_10753_p3[4]),
        .I5(or_ln134_54_fu_10759_p3[2]),
        .O(\xor_ln124_78_reg_23328_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[0]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q4_reg_0[6]),
        .I2(\xor_ln124_155_reg_24300_reg[7] [0]),
        .I3(\xor_ln124_296_reg_25554_reg[1] [0]),
        .I4(q4_reg_0[7]),
        .I5(DOBDO[6]),
        .O(q4_reg_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(q4_reg_0[0]),
        .I2(\xor_ln124_296_reg_25554_reg[1] [1]),
        .I3(q1_reg_0[0]),
        .I4(q4_reg_0[7]),
        .I5(\xor_ln124_155_reg_24300_reg[7] [1]),
        .O(q4_reg_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[2]_i_1 
       (.I0(q4_reg_7),
        .I1(\xor_ln124_155_reg_24300_reg[2] ),
        .I2(\xor_ln124_296_reg_25554_reg[1] [2]),
        .I3(\xor_ln124_155_reg_24300_reg[7] [2]),
        .I4(q1_reg_21),
        .I5(q4_reg_8),
        .O(q4_reg_4[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[3]_i_1 
       (.I0(\xor_ln124_296_reg_25554_reg[1] [3]),
        .I1(q4_reg_5),
        .I2(\xor_ln124_155_reg_24300_reg[3] ),
        .I3(\xor_ln124_155_reg_24300_reg[7] [3]),
        .I4(q1_reg_19),
        .I5(q4_reg_6),
        .O(q4_reg_4[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[4]_i_1 
       (.I0(\xor_ln124_155_reg_24300_reg[4] ),
        .I1(\xor_ln124_155_reg_24300_reg[7] [4]),
        .I2(q1_reg_15),
        .I3(q4_reg_0[6]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[2]),
        .O(q4_reg_4[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[5]_i_1 
       (.I0(\xor_ln124_296_reg_25554_reg[1] [5]),
        .I1(q4_reg_0[4]),
        .I2(\xor_ln124_294_reg_25544_reg[5] ),
        .I3(q1_reg_0[4]),
        .I4(\xor_ln124_155_reg_24300_reg[7] [5]),
        .I5(q4_reg_3),
        .O(q4_reg_4[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[6]_i_1 
       (.I0(DOBDO[4]),
        .I1(q4_reg_0[5]),
        .I2(\xor_ln124_296_reg_25554_reg[1] [6]),
        .I3(q1_reg_0[5]),
        .I4(q4_reg_0[4]),
        .I5(\xor_ln124_155_reg_24300_reg[7] [6]),
        .O(q4_reg_4[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_24300[7]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(DOBDO[5]),
        .I2(q4_reg_0[5]),
        .I3(\xor_ln124_155_reg_24300_reg[7] [7]),
        .I4(\xor_ln124_296_reg_25554_reg[1] [7]),
        .I5(q1_reg_0[6]),
        .O(q4_reg_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_156_reg_24306[3]_i_3 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[1]),
        .O(q4_reg_6));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_156_reg_24306[4]_i_2 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .I2(q1_reg_0[4]),
        .I3(q4_reg_0[2]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[6]),
        .O(q2_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[0]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q1_reg_0[6]),
        .I2(DOBDO[0]),
        .I3(\xor_ln124_157_reg_24312_reg[7] [0]),
        .I4(q1_reg_0[7]),
        .I5(\xor_ln124_296_reg_25554_reg[1] [6]),
        .O(q1_reg_14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\xor_ln124_296_reg_25554_reg[1] [7]),
        .I2(DOBDO[1]),
        .I3(\xor_ln124_157_reg_24312_reg[7] [1]),
        .I4(q1_reg_0[7]),
        .I5(q4_reg_0[0]),
        .O(q1_reg_14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[2]_i_1 
       (.I0(\xor_ln124_157_reg_24312_reg[7] [2]),
        .I1(DOBDO[2]),
        .I2(q1_reg_21),
        .I3(x_assign_65_fu_7081_p3[0]),
        .I4(q1_reg_20[0]),
        .I5(q4_reg_7),
        .O(q1_reg_14[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_157_reg_24312[3]_i_1 
       (.I0(q4_reg_5),
        .I1(q1_reg_18),
        .I2(q1_reg_19),
        .I3(\xor_ln124_157_reg_24312_reg[7] [3]),
        .I4(DOBDO[3]),
        .I5(x_assign_65_fu_7081_p3[1]),
        .O(q1_reg_14[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_157_reg_24312[4]_i_1 
       (.I0(q4_reg_3),
        .I1(q1_reg_16),
        .I2(q1_reg_15),
        .I3(\xor_ln124_157_reg_24312_reg[7] [4]),
        .I4(DOBDO[4]),
        .I5(x_assign_65_fu_7081_p3[2]),
        .O(q1_reg_14[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[5]_i_1 
       (.I0(\xor_ln124_157_reg_24312_reg[7] [5]),
        .I1(DOBDO[5]),
        .I2(q1_reg_0[4]),
        .I3(\xor_ln124_157_reg_24312_reg[5] ),
        .I4(q1_reg_15),
        .I5(q4_reg_0[4]),
        .O(q1_reg_14[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[6]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q1_reg_0[4]),
        .I2(DOBDO[6]),
        .I3(\xor_ln124_157_reg_24312_reg[7] [6]),
        .I4(\xor_ln124_296_reg_25554_reg[1] [4]),
        .I5(q1_reg_0[5]),
        .O(q1_reg_14[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_24312[7]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\xor_ln124_296_reg_25554_reg[1] [5]),
        .I2(DOBDO[7]),
        .I3(\xor_ln124_157_reg_24312_reg[7] [7]),
        .I4(q1_reg_0[5]),
        .I5(q4_reg_0[6]),
        .O(q1_reg_14[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_158_reg_24318[3]_i_2 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_158_reg_24318[4]_i_2 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_16));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[0]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[0] ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\reg_1864_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[1]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[1] ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [1]),
        .I2(q1_reg_1[0]),
        .I3(q2_reg_0[7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_173_reg_24288_reg[7] [7]),
        .O(\reg_1864_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[2]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[2] ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I2(q1_reg_10),
        .I3(q2_reg_3),
        .I4(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I5(\xor_ln124_173_reg_24288_reg[7] [0]),
        .O(\reg_1864_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[3]_i_1 
       (.I0(q2_reg_4),
        .I1(\xor_ln124_174_reg_24294_reg[2] ),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q1_reg_12),
        .I4(\xor_ln124_171_reg_24276_reg[3] ),
        .I5(\xor_ln124_171_reg_24276_reg[7] [3]),
        .O(\reg_1864_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_171_reg_24276[4]_i_3 
       (.I0(q1_reg_1[3]),
        .I1(q1_reg_1[7]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[7]),
        .I4(q2_reg_0[6]),
        .O(q1_reg_22));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[5]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[5] ),
        .I1(q1_reg_1[4]),
        .I2(q2_reg_6),
        .I3(q2_reg_0[4]),
        .I4(\xor_ln124_174_reg_24294_reg[4] ),
        .I5(\xor_ln124_171_reg_24276_reg[7] [5]),
        .O(\reg_1864_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_24276[6]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[6] ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_173_reg_24288_reg[7] [4]),
        .O(\reg_1864_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_171_reg_24276[7]_i_1 
       (.I0(\xor_ln124_171_reg_24276_reg[7]_0 ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\reg_1864_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[0]_i_1 
       (.I0(\xor_ln124_172_reg_24282[0]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[0]),
        .I2(q1_reg_1[0]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_173_reg_24288_reg[7] [7]),
        .O(q1_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[0]_i_2 
       (.I0(x_assign_103_reg_24183[0]),
        .I1(x_assign_102_reg_24177[0]),
        .I2(x_assign_102_reg_24177[6]),
        .I3(or_ln134_69_fu_12794_p3[0]),
        .I4(\xor_ln124_172_reg_24282_reg[7]_0 [0]),
        .I5(\xor_ln124_29_reg_23045_reg[7] [0]),
        .O(\xor_ln124_172_reg_24282[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[1]_i_2 
       (.I0(x_assign_103_reg_24183[1]),
        .I1(x_assign_102_reg_24177[1]),
        .I2(x_assign_102_reg_24177[7]),
        .I3(or_ln134_69_fu_12794_p3[1]),
        .I4(\xor_ln124_172_reg_24282_reg[7]_0 [1]),
        .I5(\xor_ln124_29_reg_23045_reg[7] [1]),
        .O(\x_assign_103_reg_24183_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[2]_i_1 
       (.I0(q1_reg_1[2]),
        .I1(q2_reg_8[0]),
        .I2(\xor_ln124_172_reg_24282_reg[2] ),
        .I3(x_assign_123_reg_24240[2]),
        .I4(\xor_ln124_174_reg_24294_reg[2] ),
        .I5(\xor_ln124_172_reg_24282[2]_i_3_n_0 ),
        .O(q1_reg_13[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[2]_i_3 
       (.I0(x_assign_102_reg_24177[2]),
        .I1(x_assign_103_reg_24183[2]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [2]),
        .I3(\xor_ln124_172_reg_24282_reg[7]_0 [2]),
        .I4(\xor_ln124_172_reg_24282_reg[5] [0]),
        .I5(or_ln134_69_fu_12794_p3[2]),
        .O(\xor_ln124_172_reg_24282[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[3]_i_2 
       (.I0(x_assign_102_reg_24177[3]),
        .I1(x_assign_103_reg_24183[3]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [3]),
        .I3(\xor_ln124_172_reg_24282_reg[7]_0 [3]),
        .I4(\xor_ln124_172_reg_24282_reg[5] [1]),
        .I5(or_ln134_69_fu_12794_p3[3]),
        .O(\x_assign_102_reg_24177_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[4]_i_2 
       (.I0(\xor_ln124_172_reg_24282_reg[7]_0 [4]),
        .I1(\xor_ln124_29_reg_23045_reg[7] [4]),
        .I2(x_assign_102_reg_24177[4]),
        .I3(or_ln134_68_fu_12788_p3[0]),
        .I4(\xor_ln124_172_reg_24282_reg[5] [2]),
        .I5(or_ln134_69_fu_12794_p3[4]),
        .O(\xor_ln124_108_reg_23654_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[5]_i_2 
       (.I0(\xor_ln124_172_reg_24282_reg[7]_0 [5]),
        .I1(\xor_ln124_29_reg_23045_reg[7] [5]),
        .I2(x_assign_102_reg_24177[5]),
        .I3(or_ln134_68_fu_12788_p3[1]),
        .I4(\xor_ln124_172_reg_24282_reg[5] [3]),
        .I5(or_ln134_69_fu_12794_p3[5]),
        .O(\xor_ln124_108_reg_23654_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_24282[6]_i_2 
       (.I0(x_assign_102_reg_24177[4]),
        .I1(or_ln134_69_fu_12794_p3[6]),
        .I2(\xor_ln124_172_reg_24282_reg[7]_0 [6]),
        .I3(x_assign_102_reg_24177[6]),
        .I4(x_assign_103_reg_24183[4]),
        .I5(\xor_ln124_29_reg_23045_reg[7] [6]),
        .O(\x_assign_102_reg_24177_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_172_reg_24282[7]_i_2 
       (.I0(x_assign_102_reg_24177[5]),
        .I1(or_ln134_69_fu_12794_p3[7]),
        .I2(\xor_ln124_172_reg_24282_reg[7]_0 [7]),
        .I3(x_assign_102_reg_24177[7]),
        .I4(x_assign_103_reg_24183[5]),
        .I5(\xor_ln124_29_reg_23045_reg[7] [7]),
        .O(\x_assign_102_reg_24177_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[0]_i_1 
       (.I0(\xor_ln124_173_reg_24288_reg[0] ),
        .I1(q1_reg_1[7]),
        .I2(x_assign_123_reg_24240[7]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I4(q2_reg_0[7]),
        .I5(q1_reg_1[6]),
        .O(q1_reg_7[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[1]_i_1 
       (.I0(\xor_ln124_173_reg_24288_reg[1] ),
        .I1(q1_reg_1[0]),
        .I2(x_assign_123_reg_24240[0]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[0]),
        .O(q1_reg_7[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[2]_i_1 
       (.I0(q1_reg_5),
        .I1(q2_reg_3),
        .I2(\xor_ln124_173_reg_24288_reg[7] [2]),
        .I3(\xor_ln124_173_reg_24288_reg[4] [0]),
        .I4(q1_reg_6[0]),
        .I5(\xor_ln124_173_reg_24288_reg[2] ),
        .O(q1_reg_7[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[3]_i_1 
       (.I0(q1_reg_9),
        .I1(q2_reg_4),
        .I2(\xor_ln124_173_reg_24288_reg[7] [3]),
        .I3(\xor_ln124_173_reg_24288_reg[3] ),
        .I4(\xor_ln124_173_reg_24288_reg[4] [1]),
        .I5(q1_reg_6[1]),
        .O(q1_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[4]_i_1 
       (.I0(q1_reg_8[3]),
        .I1(q2_reg_6),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(\xor_ln124_173_reg_24288_reg[4]_0 ),
        .I4(\xor_ln124_173_reg_24288_reg[4] [2]),
        .I5(q1_reg_11),
        .O(q1_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[5]_i_1 
       (.I0(\xor_ln124_173_reg_24288_reg[5] ),
        .I1(q1_reg_1[4]),
        .I2(x_assign_123_reg_24240[4]),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(q1_reg_7[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_173_reg_24288[6]_i_1 
       (.I0(\xor_ln124_173_reg_24288_reg[6] ),
        .I1(q1_reg_1[5]),
        .I2(x_assign_123_reg_24240[5]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_0[5]),
        .O(q1_reg_7[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_24288[7]_i_1 
       (.I0(\xor_ln124_173_reg_24288_reg[7]_0 ),
        .I1(q1_reg_1[6]),
        .I2(x_assign_123_reg_24240[6]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I4(q1_reg_1[5]),
        .I5(q2_reg_0[6]),
        .O(q1_reg_7[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[0]_i_1 
       (.I0(\xor_ln124_174_reg_24294[0]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[7]),
        .I2(x_assign_123_reg_24240[0]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I4(q2_reg_0[0]),
        .I5(q1_reg_1[6]),
        .O(\x_assign_123_reg_24240_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[0]_i_2 
       (.I0(\xor_ln124_174_reg_24294_reg[7]_0 [0]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [0]),
        .I2(\xor_ln124_174_reg_24294_reg[3]_1 [0]),
        .I3(\xor_ln124_174_reg_24294_reg[3]_2 [0]),
        .I4(x_assign_102_reg_24177[6]),
        .I5(or_ln134_69_fu_12794_p3[0]),
        .O(\xor_ln124_174_reg_24294[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[1]_i_1 
       (.I0(\xor_ln124_174_reg_24294[1]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[0]),
        .I2(x_assign_123_reg_24240[1]),
        .I3(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I4(q2_reg_0[1]),
        .I5(q1_reg_1[7]),
        .O(\x_assign_123_reg_24240_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[1]_i_2 
       (.I0(or_ln134_69_fu_12794_p3[1]),
        .I1(x_assign_102_reg_24177[7]),
        .I2(\xor_ln124_174_reg_24294_reg[3]_1 [1]),
        .I3(\xor_ln124_174_reg_24294_reg[3]_2 [1]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [1]),
        .I5(\xor_ln124_174_reg_24294_reg[7]_0 [1]),
        .O(\xor_ln124_174_reg_24294[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[2]_i_1 
       (.I0(\xor_ln124_174_reg_24294[2]_i_2_n_0 ),
        .I1(\xor_ln124_174_reg_24294_reg[2] ),
        .I2(q1_reg_5),
        .I3(q2_reg_0[2]),
        .I4(x_assign_123_reg_24240[2]),
        .I5(\xor_ln124_173_reg_24288_reg[4] [0]),
        .O(\x_assign_123_reg_24240_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[2]_i_2 
       (.I0(or_ln134_69_fu_12794_p3[2]),
        .I1(\xor_ln124_172_reg_24282_reg[5] [0]),
        .I2(\xor_ln124_174_reg_24294_reg[3]_1 [2]),
        .I3(\xor_ln124_174_reg_24294_reg[3]_2 [2]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [2]),
        .I5(\xor_ln124_174_reg_24294_reg[7]_0 [2]),
        .O(\xor_ln124_174_reg_24294[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[3]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(q1_reg_9),
        .I2(\xor_ln124_174_reg_24294_reg[3]_0 ),
        .I3(\xor_ln124_174_reg_24294[3]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_24288_reg[4] [1]),
        .I5(x_assign_123_reg_24240[3]),
        .O(\x_assign_123_reg_24240_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[3]_i_2 
       (.I0(\xor_ln124_174_reg_24294_reg[7]_0 [3]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [3]),
        .I2(\xor_ln124_174_reg_24294_reg[3]_1 [3]),
        .I3(\xor_ln124_174_reg_24294_reg[3]_2 [3]),
        .I4(\xor_ln124_172_reg_24282_reg[5] [1]),
        .I5(or_ln134_69_fu_12794_p3[3]),
        .O(\xor_ln124_174_reg_24294[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[4]_i_1 
       (.I0(\xor_ln124_174_reg_24294[4]_i_2_n_0 ),
        .I1(\xor_ln124_174_reg_24294_reg[4] ),
        .I2(q1_reg_8[3]),
        .I3(q2_reg_0[4]),
        .I4(x_assign_123_reg_24240[4]),
        .I5(\xor_ln124_173_reg_24288_reg[4] [2]),
        .O(\x_assign_123_reg_24240_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[4]_i_2 
       (.I0(\xor_ln124_172_reg_24282_reg[5] [2]),
        .I1(or_ln134_69_fu_12794_p3[4]),
        .I2(or_ln134_69_fu_12794_p3[6]),
        .I3(or_ln134_67_fu_12782_p3[2]),
        .I4(\xor_ln124_174_reg_24294_reg[7]_0 [4]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [4]),
        .O(\xor_ln124_174_reg_24294[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[5]_i_1 
       (.I0(\xor_ln124_174_reg_24294[5]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[4]),
        .I2(x_assign_123_reg_24240[5]),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I5(q2_reg_0[5]),
        .O(\x_assign_123_reg_24240_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_174_reg_24294[5]_i_2 
       (.I0(\xor_ln124_172_reg_24282_reg[5] [3]),
        .I1(or_ln134_69_fu_12794_p3[5]),
        .I2(or_ln134_69_fu_12794_p3[7]),
        .I3(or_ln134_67_fu_12782_p3[3]),
        .I4(\xor_ln124_174_reg_24294_reg[7]_0 [5]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [5]),
        .O(\xor_ln124_174_reg_24294[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[6]_i_1 
       (.I0(\xor_ln124_174_reg_24294[6]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[5]),
        .I2(x_assign_123_reg_24240[6]),
        .I3(q1_reg_1[4]),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[6]),
        .O(\x_assign_123_reg_24240_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[6]_i_2 
       (.I0(\xor_ln124_174_reg_24294_reg[7]_0 [6]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [6]),
        .I2(or_ln134_69_fu_12794_p3[0]),
        .I3(or_ln134_67_fu_12782_p3[0]),
        .I4(x_assign_102_reg_24177[4]),
        .I5(or_ln134_69_fu_12794_p3[6]),
        .O(\xor_ln124_174_reg_24294[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[7]_i_1 
       (.I0(\xor_ln124_174_reg_24294[7]_i_2_n_0 ),
        .I1(x_assign_123_reg_24240[7]),
        .I2(x_assign_123_reg_24240[6]),
        .I3(q1_reg_1[5]),
        .I4(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I5(q2_reg_0[7]),
        .O(\x_assign_123_reg_24240_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_24294[7]_i_2 
       (.I0(\xor_ln124_174_reg_24294_reg[7]_0 [7]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [7]),
        .I2(or_ln134_69_fu_12794_p3[1]),
        .I3(or_ln134_67_fu_12782_p3[1]),
        .I4(x_assign_102_reg_24177[5]),
        .I5(or_ln134_69_fu_12794_p3[7]),
        .O(\xor_ln124_174_reg_24294[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[0]_i_1 
       (.I0(\xor_ln124_187_reg_24656_reg[7]_0 [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_163_reg_24133_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(\x_116_reg_24992_reg[7] [1]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[0]),
        .I5(\xor_ln124_187_reg_24656_reg[7]_0 [1]),
        .O(\xor_ln124_163_reg_24133_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[4]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[2]),
        .I3(q1_reg_11),
        .I4(\x_116_reg_24992_reg[4] ),
        .I5(\xor_ln124_187_reg_24656_reg[7]_0 [2]),
        .O(\xor_ln124_163_reg_24133_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[5]_i_1 
       (.I0(q2_reg_6),
        .I1(q1_reg_1[4]),
        .I2(\x_116_reg_24992_reg[7] [5]),
        .I3(\xor_ln124_174_reg_24294_reg[4] ),
        .I4(q2_reg_0[4]),
        .I5(\xor_ln124_187_reg_24656_reg[7]_0 [3]),
        .O(\xor_ln124_163_reg_24133_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[6]_i_1 
       (.I0(\xor_ln124_187_reg_24656_reg[7]_0 [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_163_reg_24133_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_24656[7]_i_1 
       (.I0(\xor_ln124_187_reg_24656_reg[7]_0 [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_163_reg_24133_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[0]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_165_reg_24144_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[1]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_165_reg_24144_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[2]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_165_reg_24144_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_189_reg_24668[3]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_165_reg_24144_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_189_reg_24668[4]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_165_reg_24144_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[5]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_165_reg_24144_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[6]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_165_reg_24144_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_24668[7]_i_1 
       (.I0(\xor_ln124_189_reg_24668_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_165_reg_24144_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[1]_i_1 
       (.I0(x_assign_139_reg_24371[1]),
        .I1(x_assign_138_reg_24365[1]),
        .I2(or_ln134_93_fu_14468_p3[1]),
        .I3(x_assign_138_reg_24365[7]),
        .I4(q1_reg_i_82_0[1]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [1]),
        .O(\xor_ln124_156_reg_24306_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[3]_i_1 
       (.I0(x_assign_138_reg_24365[3]),
        .I1(x_assign_139_reg_24371[3]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [3]),
        .I3(q1_reg_i_82_0[3]),
        .I4(\xor_ln124_196_reg_24449_reg[5] [1]),
        .I5(or_ln134_93_fu_14468_p3[3]),
        .O(\xor_ln124_156_reg_24306_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_24449[5]_i_1 
       (.I0(q1_reg_i_82_0[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [5]),
        .I2(x_assign_138_reg_24365[5]),
        .I3(or_ln134_92_fu_14462_p3[1]),
        .I4(\xor_ln124_196_reg_24449_reg[5] [3]),
        .I5(or_ln134_93_fu_14468_p3[5]),
        .O(\xor_ln124_156_reg_24306_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[2]_i_1 
       (.I0(\xor_ln124_198_reg_24459_reg[3] [2]),
        .I1(\xor_ln124_198_reg_24459_reg[3]_0 [2]),
        .I2(\xor_ln124_196_reg_24449_reg[5] [0]),
        .I3(or_ln134_93_fu_14468_p3[2]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [2]),
        .I5(\xor_ln124_198_reg_24459_reg[7] [2]),
        .O(\xor_ln124_158_reg_24318_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[3]_i_1 
       (.I0(\xor_ln124_198_reg_24459_reg[3] [3]),
        .I1(\xor_ln124_198_reg_24459_reg[3]_0 [3]),
        .I2(\xor_ln124_196_reg_24449_reg[5] [1]),
        .I3(or_ln134_93_fu_14468_p3[3]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [3]),
        .I5(\xor_ln124_198_reg_24459_reg[7] [3]),
        .O(\xor_ln124_158_reg_24318_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[4]_i_1 
       (.I0(or_ln134_91_fu_14456_p3[2]),
        .I1(or_ln134_93_fu_14468_p3[6]),
        .I2(\xor_ln124_196_reg_24449_reg[5] [2]),
        .I3(or_ln134_93_fu_14468_p3[4]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [4]),
        .I5(\xor_ln124_198_reg_24459_reg[7] [4]),
        .O(\xor_ln124_158_reg_24318_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[5]_i_1 
       (.I0(or_ln134_91_fu_14456_p3[3]),
        .I1(or_ln134_93_fu_14468_p3[7]),
        .I2(\xor_ln124_196_reg_24449_reg[5] [3]),
        .I3(or_ln134_93_fu_14468_p3[5]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [5]),
        .I5(\xor_ln124_198_reg_24459_reg[7] [5]),
        .O(\xor_ln124_158_reg_24318_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[6]_i_1 
       (.I0(\xor_ln124_198_reg_24459_reg[7] [6]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [6]),
        .I2(or_ln134_93_fu_14468_p3[6]),
        .I3(x_assign_138_reg_24365[4]),
        .I4(or_ln134_93_fu_14468_p3[0]),
        .I5(or_ln134_91_fu_14456_p3[0]),
        .O(\xor_ln124_158_reg_24318_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_24459[7]_i_1 
       (.I0(\xor_ln124_198_reg_24459_reg[7] [7]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [7]),
        .I2(or_ln134_93_fu_14468_p3[7]),
        .I3(x_assign_138_reg_24365[5]),
        .I4(or_ln134_93_fu_14468_p3[1]),
        .I5(or_ln134_91_fu_14456_p3[1]),
        .O(\xor_ln124_158_reg_24318_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[0]_i_1 
       (.I0(\x_assign_127_reg_24506_reg[0] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I2(or_ln134_96_fu_15472_p3[0]),
        .I3(x_assign_144_reg_24532[0]),
        .I4(or_ln134_95_fu_15466_p3[0]),
        .I5(x_assign_146_reg_24554[3]),
        .O(\reg_1871_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[0]_i_2 
       (.I0(x_assign_127_reg_24506[0]),
        .I1(x_assign_126_reg_24500[0]),
        .I2(or_ln134_83_fu_15290_p3[0]),
        .I3(x_assign_127_reg_24506[4]),
        .I4(\xor_ln124_203_reg_24616_reg[7]_0 [0]),
        .I5(\xor_ln124_109_reg_23659_reg[7]_1 [0]),
        .O(\x_assign_127_reg_24506_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[1]_i_1 
       (.I0(\x_assign_127_reg_24506_reg[1] ),
        .I1(x_assign_144_reg_24532[1]),
        .I2(x_assign_146_reg_24554[0]),
        .I3(or_ln134_96_fu_15472_p3[0]),
        .I4(or_ln134_95_fu_15466_p3[1]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .O(\reg_1871_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[1]_i_2 
       (.I0(x_assign_127_reg_24506[1]),
        .I1(x_assign_126_reg_24500[1]),
        .I2(or_ln134_83_fu_15290_p3[1]),
        .I3(x_assign_127_reg_24506[5]),
        .I4(\xor_ln124_203_reg_24616_reg[7]_0 [1]),
        .I5(\xor_ln124_109_reg_23659_reg[7]_1 [1]),
        .O(\x_assign_127_reg_24506_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[2]_i_1 
       (.I0(\x_assign_126_reg_24500_reg[2] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [2]),
        .I2(x_assign_144_reg_24532[2]),
        .I3(x_assign_146_reg_24554[1]),
        .I4(or_ln134_96_fu_15472_p3[1]),
        .I5(or_ln134_95_fu_15466_p3[2]),
        .O(\reg_1871_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[2]_i_2 
       (.I0(x_assign_126_reg_24500[2]),
        .I1(x_assign_127_reg_24506[2]),
        .I2(\xor_ln124_109_reg_23659_reg[7]_1 [2]),
        .I3(\xor_ln124_203_reg_24616_reg[7]_0 [2]),
        .I4(or_ln134_84_fu_15296_p3[0]),
        .I5(or_ln134_83_fu_15290_p3[2]),
        .O(\x_assign_126_reg_24500_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[3]_i_2 
       (.I0(x_assign_126_reg_24500[3]),
        .I1(x_assign_127_reg_24506[3]),
        .I2(\xor_ln124_109_reg_23659_reg[7]_1 [3]),
        .I3(\xor_ln124_203_reg_24616_reg[7]_0 [3]),
        .I4(or_ln134_84_fu_15296_p3[1]),
        .I5(or_ln134_83_fu_15290_p3[3]),
        .O(\x_assign_126_reg_24500_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[4]_i_1 
       (.I0(\xor_ln124_139_reg_23985_reg[4] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .I2(or_ln134_96_fu_15472_p3[4]),
        .I3(x_assign_144_reg_24532[4]),
        .I4(or_ln134_96_fu_15472_p3[3]),
        .I5(or_ln134_95_fu_15466_p3[4]),
        .O(\reg_1871_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[4]_i_2 
       (.I0(\xor_ln124_203_reg_24616_reg[7]_0 [4]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [4]),
        .I2(x_assign_126_reg_24500[4]),
        .I3(or_ln134_84_fu_15296_p3[4]),
        .I4(or_ln134_84_fu_15296_p3[2]),
        .I5(or_ln134_83_fu_15290_p3[4]),
        .O(\xor_ln124_139_reg_23985_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[5]_i_2 
       (.I0(\xor_ln124_203_reg_24616_reg[7]_0 [5]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [5]),
        .I2(x_assign_126_reg_24500[5]),
        .I3(or_ln134_84_fu_15296_p3[5]),
        .I4(or_ln134_84_fu_15296_p3[3]),
        .I5(or_ln134_83_fu_15290_p3[5]),
        .O(\xor_ln124_139_reg_23985_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[6]_i_1 
       (.I0(\xor_ln124_139_reg_23985_reg[6] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I2(or_ln134_96_fu_15472_p3[6]),
        .I3(x_assign_144_reg_24532[6]),
        .I4(or_ln134_95_fu_15466_p3[6]),
        .I5(or_ln134_96_fu_15472_p3[5]),
        .O(\reg_1871_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_24616[6]_i_2 
       (.I0(\xor_ln124_203_reg_24616_reg[7]_0 [6]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [6]),
        .I2(x_assign_126_reg_24500[6]),
        .I3(x_assign_127_reg_24506[4]),
        .I4(or_ln134_83_fu_15290_p3[6]),
        .I5(or_ln134_84_fu_15296_p3[4]),
        .O(\xor_ln124_139_reg_23985_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[7]_i_1 
       (.I0(\xor_ln124_139_reg_23985_reg[7] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(x_assign_146_reg_24554[3]),
        .I3(x_assign_144_reg_24532[7]),
        .I4(or_ln134_95_fu_15466_p3[7]),
        .I5(or_ln134_96_fu_15472_p3[6]),
        .O(\reg_1871_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_203_reg_24616[7]_i_2 
       (.I0(\xor_ln124_203_reg_24616_reg[7]_0 [7]),
        .I1(\xor_ln124_109_reg_23659_reg[7]_1 [7]),
        .I2(x_assign_126_reg_24500[7]),
        .I3(x_assign_127_reg_24506[5]),
        .I4(or_ln134_83_fu_15290_p3[7]),
        .I5(or_ln134_84_fu_15296_p3[5]),
        .O(\xor_ln124_139_reg_23985_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[0]_i_2 
       (.I0(\xor_ln124_205_reg_24626_reg[7]_1 [0]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [0]),
        .I2(or_ln134_83_fu_15290_p3[0]),
        .I3(x_assign_127_reg_24506[4]),
        .I4(\xor_ln124_205_reg_24626_reg[3] [0]),
        .I5(\xor_ln124_205_reg_24626_reg[3]_0 [0]),
        .O(\xor_ln124_141_reg_23995_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[1]_i_2 
       (.I0(\xor_ln124_205_reg_24626_reg[7]_1 [1]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [1]),
        .I2(or_ln134_83_fu_15290_p3[1]),
        .I3(x_assign_127_reg_24506[5]),
        .I4(\xor_ln124_205_reg_24626_reg[3] [1]),
        .I5(\xor_ln124_205_reg_24626_reg[3]_0 [1]),
        .O(\xor_ln124_141_reg_23995_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[2]_i_2 
       (.I0(or_ln134_83_fu_15290_p3[2]),
        .I1(or_ln134_84_fu_15296_p3[0]),
        .I2(\xor_ln124_205_reg_24626_reg[7]_0 [2]),
        .I3(\xor_ln124_205_reg_24626_reg[7]_1 [2]),
        .I4(\xor_ln124_205_reg_24626_reg[3] [2]),
        .I5(\xor_ln124_205_reg_24626_reg[3]_0 [2]),
        .O(\trunc_ln134_210_reg_24490_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[3]_i_2 
       (.I0(or_ln134_83_fu_15290_p3[3]),
        .I1(or_ln134_84_fu_15296_p3[1]),
        .I2(\xor_ln124_205_reg_24626_reg[7]_0 [3]),
        .I3(\xor_ln124_205_reg_24626_reg[7]_1 [3]),
        .I4(\xor_ln124_205_reg_24626_reg[3] [3]),
        .I5(\xor_ln124_205_reg_24626_reg[3]_0 [3]),
        .O(\trunc_ln134_210_reg_24490_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_24626[4]_i_2 
       (.I0(or_ln134_84_fu_15296_p3[2]),
        .I1(or_ln134_83_fu_15290_p3[4]),
        .I2(or_ln134_85_fu_15302_p3[2]),
        .I3(or_ln134_83_fu_15290_p3[6]),
        .I4(\xor_ln124_205_reg_24626_reg[7]_1 [4]),
        .I5(\xor_ln124_205_reg_24626_reg[7]_0 [4]),
        .O(\trunc_ln134_214_reg_24512_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[5]_i_2 
       (.I0(or_ln134_84_fu_15296_p3[3]),
        .I1(or_ln134_83_fu_15290_p3[5]),
        .I2(or_ln134_85_fu_15302_p3[3]),
        .I3(or_ln134_83_fu_15290_p3[7]),
        .I4(\xor_ln124_205_reg_24626_reg[7]_1 [5]),
        .I5(\xor_ln124_205_reg_24626_reg[7]_0 [5]),
        .O(\trunc_ln134_214_reg_24512_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[6]_i_2 
       (.I0(\xor_ln124_205_reg_24626_reg[7]_1 [6]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [6]),
        .I2(or_ln134_83_fu_15290_p3[6]),
        .I3(or_ln134_84_fu_15296_p3[4]),
        .I4(or_ln134_85_fu_15302_p3[0]),
        .I5(or_ln134_83_fu_15290_p3[0]),
        .O(\xor_ln124_141_reg_23995_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_205_reg_24626[7]_i_2 
       (.I0(\xor_ln124_205_reg_24626_reg[7]_1 [7]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [7]),
        .I2(or_ln134_83_fu_15290_p3[7]),
        .I3(or_ln134_84_fu_15296_p3[5]),
        .I4(or_ln134_85_fu_15302_p3[1]),
        .I5(or_ln134_83_fu_15290_p3[1]),
        .O(\xor_ln124_141_reg_23995_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[0]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_197_reg_24454_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[1]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_197_reg_24454_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[2]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_197_reg_24454_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_221_reg_25004[3]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_197_reg_24454_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_221_reg_25004[4]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_197_reg_24454_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[5]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_197_reg_24454_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[6]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_197_reg_24454_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_25004[7]_i_1 
       (.I0(\xor_ln124_221_reg_25004_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_197_reg_24454_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_222_reg_25010[2]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[6]),
        .I3(q1_reg_1[0]),
        .I4(q2_reg_0[2]),
        .O(q2_reg_1));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_222_reg_25010[3]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7] [2]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[6]),
        .I3(q1_reg_1[1]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[3]),
        .O(q2_reg_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_222_reg_25010[4]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7] [3]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[6]),
        .I3(q1_reg_1[2]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[4]),
        .O(q2_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[1]_i_1 
       (.I0(x_assign_163_reg_24702[1]),
        .I1(x_assign_162_reg_24696[1]),
        .I2(or_ln134_109_fu_16622_p3[1]),
        .I3(x_assign_162_reg_24696[7]),
        .I4(q1_reg_i_86_0[1]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [1]),
        .O(\xor_ln124_188_reg_24662_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[3]_i_1 
       (.I0(x_assign_162_reg_24696[3]),
        .I1(x_assign_163_reg_24702[3]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I3(q1_reg_i_86_0[3]),
        .I4(or_ln134_109_fu_16622_p3[3]),
        .I5(\xor_ln124_230_reg_24779_reg[5] [1]),
        .O(\xor_ln124_188_reg_24662_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[4]_i_1 
       (.I0(q1_reg_i_86_0[4]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [4]),
        .I2(x_assign_162_reg_24696[4]),
        .I3(or_ln134_108_fu_16616_p3[0]),
        .I4(or_ln134_109_fu_16622_p3[4]),
        .I5(\xor_ln124_230_reg_24779_reg[5] [2]),
        .O(\xor_ln124_188_reg_24662_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_24769[5]_i_1 
       (.I0(q1_reg_i_86_0[5]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [5]),
        .I2(x_assign_162_reg_24696[5]),
        .I3(or_ln134_108_fu_16616_p3[1]),
        .I4(or_ln134_109_fu_16622_p3[5]),
        .I5(\xor_ln124_230_reg_24779_reg[5] [3]),
        .O(\xor_ln124_188_reg_24662_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[0]_i_1 
       (.I0(x_assign_162_reg_24696[6]),
        .I1(or_ln134_109_fu_16622_p3[0]),
        .I2(q4_reg_i_119_0[0]),
        .I3(q4_reg_i_119_1[0]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I5(q4_reg_i_81_0[0]),
        .O(\trunc_ln134_277_reg_24724_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[1]_i_1 
       (.I0(x_assign_162_reg_24696[7]),
        .I1(or_ln134_109_fu_16622_p3[1]),
        .I2(q4_reg_i_119_0[1]),
        .I3(q4_reg_i_119_1[1]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .I5(q4_reg_i_81_0[1]),
        .O(\trunc_ln134_277_reg_24724_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_24779[5]_i_1 
       (.I0(or_ln134_109_fu_16622_p3[5]),
        .I1(\xor_ln124_230_reg_24779_reg[5] [3]),
        .I2(or_ln134_109_fu_16622_p3[7]),
        .I3(or_ln134_107_fu_16610_p3[3]),
        .I4(q4_reg_i_81_0[5]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .O(\trunc_ln134_277_reg_24724_reg[4] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[0]_i_2 
       (.I0(x_assign_150_reg_24820[0]),
        .I1(x_assign_151_reg_24826[0]),
        .I2(or_ln134_99_fu_17562_p3[0]),
        .I3(x_assign_151_reg_24826[3]),
        .I4(q1_reg_i_51_0[0]),
        .I5(\xor_ln124_268_reg_25293_reg[7] [0]),
        .O(\x_assign_150_reg_24820_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[1]_i_1 
       (.I0(\xor_ln124_235_reg_24952_reg[1] ),
        .I1(x_assign_168_reg_24868[1]),
        .I2(x_assign_170_reg_24890[0]),
        .I3(or_ln134_112_fu_17744_p3[0]),
        .I4(or_ln134_111_fu_17738_p3[1]),
        .I5(mem_reg_0_3_7_7_i_1[1]),
        .O(\reg_1877_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_235_reg_24952[3]_i_1 
       (.I0(\xor_ln124_235_reg_24952_reg[3] ),
        .I1(mem_reg_0_3_7_7_i_1[3]),
        .I2(x_assign_168_reg_24868[3]),
        .I3(x_assign_170_reg_24890[2]),
        .I4(or_ln134_112_fu_17744_p3[2]),
        .I5(or_ln134_111_fu_17738_p3[3]),
        .O(\reg_1877_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_24952[4]_i_1 
       (.I0(\xor_ln124_235_reg_24952_reg[4] ),
        .I1(mem_reg_0_3_7_7_i_1[4]),
        .I2(or_ln134_111_fu_17738_p3[4]),
        .I3(or_ln134_112_fu_17744_p3[3]),
        .I4(x_assign_168_reg_24868[4]),
        .I5(or_ln134_112_fu_17744_p3[4]),
        .O(\reg_1877_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_24952[6]_i_1 
       (.I0(\xor_ln124_235_reg_24952_reg[6] ),
        .I1(mem_reg_0_3_7_7_i_1[6]),
        .I2(or_ln134_112_fu_17744_p3[5]),
        .I3(or_ln134_111_fu_17738_p3[6]),
        .I4(x_assign_168_reg_24868[6]),
        .I5(or_ln134_112_fu_17744_p3[6]),
        .O(\reg_1877_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[0]_i_2 
       (.I0(x_assign_150_reg_24820[0]),
        .I1(x_assign_151_reg_24826[0]),
        .I2(x_assign_150_reg_24820[5]),
        .I3(or_ln134_101_fu_17574_p3[0]),
        .I4(\xor_ln124_236_reg_24957_reg[7]_0 [0]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [0]),
        .O(\x_assign_150_reg_24820_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[1]_i_2 
       (.I0(x_assign_150_reg_24820[1]),
        .I1(x_assign_151_reg_24826[1]),
        .I2(x_assign_150_reg_24820[6]),
        .I3(or_ln134_101_fu_17574_p3[1]),
        .I4(\xor_ln124_236_reg_24957_reg[7]_0 [1]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [1]),
        .O(\x_assign_150_reg_24820_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[3]_i_2 
       (.I0(x_assign_151_reg_24826[2]),
        .I1(x_assign_150_reg_24820[2]),
        .I2(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I3(\xor_ln124_236_reg_24957_reg[7]_0 [2]),
        .I4(\xor_ln124_238_reg_24967_reg[5] [0]),
        .I5(or_ln134_101_fu_17574_p3[2]),
        .O(\x_assign_151_reg_24826_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[4]_i_2 
       (.I0(\xor_ln124_236_reg_24957_reg[7]_0 [3]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [4]),
        .I2(x_assign_150_reg_24820[3]),
        .I3(or_ln134_100_fu_17568_p3),
        .I4(\xor_ln124_238_reg_24967_reg[5] [1]),
        .I5(or_ln134_101_fu_17574_p3[3]),
        .O(\xor_ln124_172_reg_24282_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_236_reg_24957[6]_i_2 
       (.I0(\xor_ln124_236_reg_24957_reg[7]_0 [4]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [6]),
        .I2(x_assign_150_reg_24820[5]),
        .I3(x_assign_151_reg_24826[3]),
        .I4(x_assign_150_reg_24820[3]),
        .I5(or_ln134_101_fu_17574_p3[5]),
        .O(\xor_ln124_172_reg_24282_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_24957[7]_i_2 
       (.I0(\xor_ln124_236_reg_24957_reg[7]_0 [5]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(x_assign_150_reg_24820[6]),
        .I3(x_assign_151_reg_24826[4]),
        .I4(x_assign_150_reg_24820[4]),
        .I5(or_ln134_101_fu_17574_p3[6]),
        .O(\xor_ln124_172_reg_24282_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_24962[0]_i_1 
       (.I0(\xor_ln124_237_reg_24962_reg[0] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [0]),
        .I2(x_assign_168_reg_24868[7]),
        .I3(x_assign_171_reg_24906[4]),
        .I4(x_assign_168_reg_24868[0]),
        .I5(or_ln134_112_fu_17744_p3[0]),
        .O(\reg_1900_reg[3] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_237_reg_24962[3]_i_1 
       (.I0(\xor_ln124_237_reg_24962_reg[3] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [3]),
        .I2(q4_reg_i_105_1[1]),
        .I3(q4_reg_i_105_0[1]),
        .I4(x_assign_170_reg_24890[2]),
        .I5(x_assign_168_reg_24868[3]),
        .O(\reg_1900_reg[3] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[0]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[7] [0]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I2(\xor_ln124_238_reg_24967_reg[3] [0]),
        .I3(\xor_ln124_238_reg_24967_reg[3]_0 [0]),
        .I4(x_assign_150_reg_24820[5]),
        .I5(or_ln134_101_fu_17574_p3[0]),
        .O(\xor_ln124_174_reg_24294_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[1]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[7] [1]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [1]),
        .I2(\xor_ln124_238_reg_24967_reg[3] [1]),
        .I3(\xor_ln124_238_reg_24967_reg[3]_0 [1]),
        .I4(x_assign_150_reg_24820[6]),
        .I5(or_ln134_101_fu_17574_p3[1]),
        .O(\xor_ln124_174_reg_24294_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[3]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[7] [2]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [3]),
        .I2(\xor_ln124_238_reg_24967_reg[3] [2]),
        .I3(\xor_ln124_238_reg_24967_reg[3]_0 [2]),
        .I4(\xor_ln124_238_reg_24967_reg[5] [0]),
        .I5(or_ln134_101_fu_17574_p3[2]),
        .O(\xor_ln124_174_reg_24294_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[4]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[5] [1]),
        .I1(or_ln134_101_fu_17574_p3[3]),
        .I2(or_ln134_101_fu_17574_p3[5]),
        .I3(or_ln134_99_fu_17562_p3[2]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [3]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .O(\trunc_ln134_259_reg_24858_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[5]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[5] [2]),
        .I1(or_ln134_101_fu_17574_p3[4]),
        .I2(or_ln134_101_fu_17574_p3[6]),
        .I3(or_ln134_99_fu_17562_p3[3]),
        .I4(\xor_ln124_238_reg_24967_reg[7] [4]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .O(\trunc_ln134_259_reg_24858_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_238_reg_24967[6]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[7] [5]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [6]),
        .I2(or_ln134_101_fu_17574_p3[0]),
        .I3(or_ln134_99_fu_17562_p3[0]),
        .I4(x_assign_150_reg_24820[3]),
        .I5(or_ln134_101_fu_17574_p3[5]),
        .O(\xor_ln124_174_reg_24294_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_24967[7]_i_2 
       (.I0(\xor_ln124_238_reg_24967_reg[7] [6]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(or_ln134_101_fu_17574_p3[1]),
        .I3(or_ln134_99_fu_17562_p3[1]),
        .I4(x_assign_150_reg_24820[4]),
        .I5(or_ln134_101_fu_17574_p3[6]),
        .O(\xor_ln124_174_reg_24294_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[0]_i_1 
       (.I0(\xor_ln124_250_reg_25323_reg[7] [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_227_reg_24764_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(\x_116_reg_24992_reg[7] [1]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[0]),
        .I5(\xor_ln124_250_reg_25323_reg[7] [1]),
        .O(\xor_ln124_227_reg_24764_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_250_reg_25323[2]_i_2 
       (.I0(q1_reg_1[1]),
        .I1(q1_reg_1[7]),
        .I2(q2_reg_0[6]),
        .I3(q2_reg_0[0]),
        .O(q1_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_250_reg_25323[3]_i_2 
       (.I0(q1_reg_1[2]),
        .I1(q1_reg_1[7]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[7]),
        .I4(q2_reg_0[6]),
        .O(q1_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[4]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[2]),
        .I3(q1_reg_11),
        .I4(\x_116_reg_24992_reg[4] ),
        .I5(\xor_ln124_250_reg_25323_reg[7] [2]),
        .O(\xor_ln124_227_reg_24764_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[5]_i_1 
       (.I0(q2_reg_6),
        .I1(q1_reg_1[4]),
        .I2(\x_116_reg_24992_reg[7] [5]),
        .I3(\xor_ln124_174_reg_24294_reg[4] ),
        .I4(q2_reg_0[4]),
        .I5(\xor_ln124_250_reg_25323_reg[7] [3]),
        .O(\xor_ln124_227_reg_24764_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[6]_i_1 
       (.I0(\xor_ln124_250_reg_25323_reg[7] [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_227_reg_24764_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_250_reg_25323[7]_i_1 
       (.I0(\xor_ln124_250_reg_25323_reg[7] [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_227_reg_24764_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[0]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_229_reg_24774_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[1]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_229_reg_24774_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[2]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_229_reg_24774_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_25335[2]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7] [2]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[0]),
        .O(\xor_ln124_252_reg_25335[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_252_reg_25335[3]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_229_reg_24774_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_252_reg_25335[3]_i_2 
       (.I0(\xor_ln124_173_reg_24288_reg[7] [3]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[1]),
        .I5(q1_reg_1[7]),
        .O(\xor_ln124_252_reg_25335[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_252_reg_25335[4]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_229_reg_24774_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[5]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_229_reg_24774_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[6]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_229_reg_24774_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_25335[7]_i_1 
       (.I0(\xor_ln124_252_reg_25335_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_229_reg_24774_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[0]_i_1 
       (.I0(x_assign_187_reg_25038[0]),
        .I1(x_assign_186_reg_25032[0]),
        .I2(or_ln134_125_fu_18888_p3[0]),
        .I3(x_assign_186_reg_25032[5]),
        .I4(q1_reg_i_24_0[0]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [0]),
        .O(\xor_ln124_220_reg_24998_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[1]_i_1 
       (.I0(x_assign_187_reg_25038[1]),
        .I1(x_assign_186_reg_25032[1]),
        .I2(x_assign_189_reg_25054[4]),
        .I3(x_assign_186_reg_25032[6]),
        .I4(q1_reg_i_24_0[1]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [1]),
        .O(\xor_ln124_220_reg_24998_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[2]_i_1 
       (.I0(x_assign_186_reg_25032[2]),
        .I1(x_assign_187_reg_25038[2]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [2]),
        .I3(q1_reg_i_24_0[2]),
        .I4(or_ln134_125_fu_18888_p3[1]),
        .I5(or_ln134_126_fu_18894_p3[0]),
        .O(\xor_ln124_220_reg_24998_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[3]_i_1 
       (.I0(x_assign_186_reg_25032[3]),
        .I1(x_assign_187_reg_25038[3]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [3]),
        .I3(q1_reg_i_24_0[3]),
        .I4(or_ln134_125_fu_18888_p3[2]),
        .I5(or_ln134_126_fu_18894_p3[1]),
        .O(\xor_ln124_220_reg_24998_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[4]_i_1 
       (.I0(q1_reg_i_24_0[4]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [4]),
        .I2(x_assign_186_reg_25032[4]),
        .I3(or_ln134_124_fu_18882_p3[0]),
        .I4(or_ln134_125_fu_18888_p3[3]),
        .I5(or_ln134_126_fu_18894_p3[2]),
        .O(\xor_ln124_220_reg_24998_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_25105[5]_i_1 
       (.I0(q1_reg_i_24_0[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [5]),
        .I2(or_ln134_126_fu_18894_p3[4]),
        .I3(or_ln134_124_fu_18882_p3[1]),
        .I4(or_ln134_125_fu_18888_p3[4]),
        .I5(or_ln134_126_fu_18894_p3[3]),
        .O(\xor_ln124_220_reg_24998_reg[5] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[0]_i_1 
       (.I0(x_assign_186_reg_25032[5]),
        .I1(or_ln134_125_fu_18888_p3[0]),
        .I2(x_assign_189_reg_25054[0]),
        .I3(x_assign_184_reg_25016[0]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [0]),
        .I5(\xor_ln124_261_reg_25115_reg[7] [0]),
        .O(\xor_ln124_222_reg_25010_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[3]_i_1 
       (.I0(or_ln134_126_fu_18894_p3[1]),
        .I1(or_ln134_125_fu_18888_p3[2]),
        .I2(x_assign_189_reg_25054[3]),
        .I3(x_assign_184_reg_25016[3]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I5(\xor_ln124_261_reg_25115_reg[7] [3]),
        .O(\xor_ln124_222_reg_25010_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[5]_i_1 
       (.I0(or_ln134_125_fu_18888_p3[4]),
        .I1(or_ln134_126_fu_18894_p3[3]),
        .I2(or_ln134_125_fu_18888_p3[6]),
        .I3(or_ln134_123_fu_18876_p3[2]),
        .I4(\xor_ln124_261_reg_25115_reg[7] [5]),
        .I5(\xor_ln124_171_reg_24276_reg[7] [5]),
        .O(\xor_ln124_222_reg_25010_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_25115[7]_i_1 
       (.I0(\xor_ln124_261_reg_25115_reg[7] [7]),
        .I1(\xor_ln124_171_reg_24276_reg[7] [7]),
        .I2(x_assign_189_reg_25054[4]),
        .I3(x_assign_184_reg_25016[4]),
        .I4(or_ln134_125_fu_18888_p3[6]),
        .I5(or_ln134_126_fu_18894_p3[4]),
        .O(\xor_ln124_222_reg_25010_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[5]_i_1 
       (.I0(\trunc_ln134_290_reg_25146_reg[4] ),
        .I1(or_ln134_129_fu_20016_p3[4]),
        .I2(x_assign_192_reg_25204[4]),
        .I3(or_ln134_128_fu_20010_p3[5]),
        .I4(x_assign_192_reg_25204[5]),
        .I5(\xor_ln124_109_reg_23659_reg[7]_0 [5]),
        .O(\reg_1900_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[5]_i_2 
       (.I0(or_ln134_115_fu_19828_p3[5]),
        .I1(or_ln134_116_fu_19834_p3[3]),
        .I2(or_ln134_117_fu_19840_p3[1]),
        .I3(or_ln134_115_fu_19828_p3[7]),
        .I4(\xor_ln124_268_reg_25293_reg[7]_0 [5]),
        .I5(\xor_ln124_268_reg_25293_reg[7] [5]),
        .O(\trunc_ln134_290_reg_25146_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_268_reg_25293[6]_i_2 
       (.I0(\xor_ln124_268_reg_25293_reg[7]_0 [6]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [6]),
        .I2(or_ln134_115_fu_19828_p3[6]),
        .I3(or_ln134_116_fu_19834_p3[4]),
        .I4(x_assign_177_reg_25178[4]),
        .I5(or_ln134_115_fu_19828_p3[0]),
        .O(\xor_ln124_205_reg_24626_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[7]_i_1 
       (.I0(\xor_ln124_205_reg_24626_reg[7] ),
        .I1(\xor_ln124_109_reg_23659_reg[7]_0 [7]),
        .I2(or_ln134_129_fu_20016_p3[6]),
        .I3(x_assign_192_reg_25204[6]),
        .I4(x_assign_192_reg_25204[7]),
        .I5(x_assign_194_reg_25226[3]),
        .O(\reg_1900_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_25293[7]_i_2 
       (.I0(\xor_ln124_268_reg_25293_reg[7]_0 [7]),
        .I1(\xor_ln124_268_reg_25293_reg[7] [7]),
        .I2(or_ln134_115_fu_19828_p3[7]),
        .I3(or_ln134_116_fu_19834_p3[5]),
        .I4(x_assign_177_reg_25178[5]),
        .I5(or_ln134_115_fu_19828_p3[1]),
        .O(\xor_ln124_205_reg_24626_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[0]_i_1 
       (.I0(x_assign_198_reg_25461[0]),
        .I1(x_assign_199_reg_25467[0]),
        .I2(x_assign_201_reg_25483[4]),
        .I3(x_assign_198_reg_25461[6]),
        .I4(\xor_ln124_275_reg_25509_reg[7] [0]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [0]),
        .O(\xor_ln124_236_reg_24957_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[1]_i_1 
       (.I0(x_assign_198_reg_25461[1]),
        .I1(x_assign_199_reg_25467[1]),
        .I2(x_assign_201_reg_25483[5]),
        .I3(x_assign_198_reg_25461[7]),
        .I4(\xor_ln124_275_reg_25509_reg[7] [1]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [1]),
        .O(\xor_ln124_236_reg_24957_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[2]_i_1 
       (.I0(x_assign_199_reg_25467[2]),
        .I1(x_assign_198_reg_25461[2]),
        .I2(\xor_ln124_100_reg_23466_reg[7]_0 [2]),
        .I3(\xor_ln124_275_reg_25509_reg[7] [2]),
        .I4(or_ln134_133_fu_21785_p3[0]),
        .I5(\xor_ln124_275_reg_25509_reg[5] [0]),
        .O(\xor_ln124_236_reg_24957_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[3]_i_1 
       (.I0(x_assign_199_reg_25467[3]),
        .I1(x_assign_198_reg_25461[3]),
        .I2(\xor_ln124_100_reg_23466_reg[7]_0 [3]),
        .I3(\xor_ln124_275_reg_25509_reg[7] [3]),
        .I4(or_ln134_133_fu_21785_p3[1]),
        .I5(\xor_ln124_275_reg_25509_reg[5] [1]),
        .O(\xor_ln124_236_reg_24957_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[4]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[7] [4]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [4]),
        .I2(x_assign_198_reg_25461[4]),
        .I3(or_ln134_132_fu_21779_p3[0]),
        .I4(or_ln134_133_fu_21785_p3[2]),
        .I5(\xor_ln124_275_reg_25509_reg[5] [2]),
        .O(\xor_ln124_236_reg_24957_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[5]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[7] [5]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [5]),
        .I2(x_assign_198_reg_25461[5]),
        .I3(or_ln134_132_fu_21779_p3[1]),
        .I4(or_ln134_133_fu_21785_p3[3]),
        .I5(\xor_ln124_275_reg_25509_reg[5] [3]),
        .O(\xor_ln124_236_reg_24957_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[6]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[7] [6]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [6]),
        .I2(x_assign_198_reg_25461[6]),
        .I3(x_assign_199_reg_25467[4]),
        .I4(or_ln134_133_fu_21785_p3[4]),
        .I5(x_assign_198_reg_25461[4]),
        .O(\xor_ln124_236_reg_24957_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_275_reg_25509[7]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[7] [7]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [7]),
        .I2(x_assign_198_reg_25461[7]),
        .I3(x_assign_199_reg_25467[5]),
        .I4(or_ln134_133_fu_21785_p3[5]),
        .I5(x_assign_198_reg_25461[5]),
        .O(\xor_ln124_236_reg_24957_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[0]_i_1 
       (.I0(x_assign_198_reg_25461[6]),
        .I1(x_assign_201_reg_25483[4]),
        .I2(x_assign_201_reg_25483[0]),
        .I3(\xor_ln124_277_reg_25519_reg[3] [0]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [0]),
        .I5(q4_reg_21[0]),
        .O(\trunc_ln134_339_reg_25499_reg[2] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[1]_i_1 
       (.I0(x_assign_198_reg_25461[7]),
        .I1(x_assign_201_reg_25483[5]),
        .I2(x_assign_201_reg_25483[1]),
        .I3(\xor_ln124_277_reg_25519_reg[3] [1]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [1]),
        .I5(q4_reg_21[1]),
        .O(\trunc_ln134_339_reg_25499_reg[2] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[2]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[5] [0]),
        .I1(or_ln134_133_fu_21785_p3[0]),
        .I2(x_assign_201_reg_25483[2]),
        .I3(\xor_ln124_277_reg_25519_reg[3] [2]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [2]),
        .I5(q4_reg_21[2]),
        .O(\trunc_ln134_339_reg_25499_reg[2] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_277_reg_25519[3]_i_1 
       (.I0(\xor_ln124_275_reg_25509_reg[5] [1]),
        .I1(or_ln134_133_fu_21785_p3[1]),
        .I2(x_assign_201_reg_25483[3]),
        .I3(\xor_ln124_277_reg_25519_reg[3] [3]),
        .I4(\xor_ln124_171_reg_24276_reg[7] [3]),
        .I5(q4_reg_21[3]),
        .O(\trunc_ln134_339_reg_25499_reg[2] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[0]_i_1 
       (.I0(\xor_ln124_27_reg_23033_reg[7]_0 [0]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [0]),
        .I2(or_ln134_5_fu_4529_p3[0]),
        .I3(DOADO[3]),
        .I4(x_assign_12_reg_22956[0]),
        .I5(DOADO[4]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[1]_i_1 
       (.I0(\xor_ln124_27_reg_23033_reg[7]_0 [1]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [1]),
        .I2(or_ln134_5_fu_4529_p3[1]),
        .I3(DOADO[4]),
        .I4(DOADO[0]),
        .I5(x_assign_12_reg_22956[1]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[2]_i_1 
       (.I0(or_ln134_5_fu_4529_p3[2]),
        .I1(q4_reg_13[0]),
        .I2(x_assign_12_reg_22956[2]),
        .I3(q4_reg_12[0]),
        .I4(\xor_ln124_27_reg_23033_reg[7]_0 [2]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [2]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_27_reg_23033[3]_i_1 
       (.I0(\xor_ln124_28_reg_23039[3]_i_2_n_0 ),
        .I1(or_ln134_5_fu_4529_p3[3]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [3]),
        .I3(\xor_ln124_27_reg_23033_reg[7]_0 [3]),
        .I4(x_assign_12_reg_22956[3]),
        .I5(q4_reg_12[1]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_27_reg_23033[4]_i_1 
       (.I0(\xor_ln124_28_reg_23039[4]_i_2_n_0 ),
        .I1(\xor_ln124_27_reg_23033_reg[7] [4]),
        .I2(\xor_ln124_27_reg_23033_reg[7]_0 [4]),
        .I3(x_assign_12_reg_22956[4]),
        .I4(DOADO[4]),
        .I5(clefia_s1_q4[3]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[5]_i_1 
       (.I0(q4_reg_11),
        .I1(or_ln134_5_fu_4529_p3[5]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [5]),
        .I3(\xor_ln124_27_reg_23033_reg[7]_0 [5]),
        .I4(x_assign_12_reg_22956[5]),
        .I5(DOADO[1]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[6]_i_1 
       (.I0(or_ln134_5_fu_4529_p3[6]),
        .I1(DOADO[1]),
        .I2(x_assign_12_reg_22956[6]),
        .I3(DOADO[2]),
        .I4(\xor_ln124_27_reg_23033_reg[7]_0 [6]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [6]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_23033[7]_i_1 
       (.I0(\xor_ln124_27_reg_23033_reg[7]_0 [7]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [7]),
        .I2(or_ln134_5_fu_4529_p3[7]),
        .I3(DOADO[2]),
        .I4(x_assign_12_reg_22956[7]),
        .I5(DOADO[3]),
        .O(\ct_load_reg_22431_pp0_iter1_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[0]_i_1 
       (.I0(\xor_ln124_28_reg_23039_reg[7] [0]),
        .I1(\xor_ln124_28_reg_23039_reg[7]_0 [0]),
        .I2(or_ln134_5_fu_4529_p3[0]),
        .I3(DOADO[3]),
        .I4(or_ln134_8_fu_4619_p3[0]),
        .I5(or_ln134_5_fu_4529_p3[1]),
        .O(\ct_load_1_reg_22446_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[1]_i_1 
       (.I0(DOADO[4]),
        .I1(or_ln134_5_fu_4529_p3[1]),
        .I2(\xor_ln124_28_reg_23039_reg[7]_0 [1]),
        .I3(\xor_ln124_28_reg_23039_reg[7] [1]),
        .I4(x_assign_15_reg_22900[0]),
        .I5(\xor_ln124_30_reg_23051_reg[3] [0]),
        .O(\ct_load_1_reg_22446_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[2]_i_1 
       (.I0(q4_reg_13[0]),
        .I1(or_ln134_5_fu_4529_p3[2]),
        .I2(\xor_ln124_28_reg_23039_reg[7]_0 [2]),
        .I3(\xor_ln124_28_reg_23039_reg[7] [2]),
        .I4(x_assign_15_reg_22900[1]),
        .I5(\xor_ln124_30_reg_23051_reg[3] [1]),
        .O(\ct_load_1_reg_22446_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_28_reg_23039[3]_i_1 
       (.I0(\xor_ln124_28_reg_23039[3]_i_2_n_0 ),
        .I1(or_ln134_5_fu_4529_p3[3]),
        .I2(\xor_ln124_28_reg_23039_reg[7]_0 [3]),
        .I3(\xor_ln124_28_reg_23039_reg[7] [3]),
        .I4(x_assign_15_reg_22900[2]),
        .I5(\xor_ln124_30_reg_23051_reg[3] [2]),
        .O(\ct_load_1_reg_22446_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln124_28_reg_23039[3]_i_2 
       (.I0(DOADO[3]),
        .I1(DOADO[4]),
        .I2(clefia_s1_q4[1]),
        .O(\xor_ln124_28_reg_23039[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_28_reg_23039[4]_i_1 
       (.I0(\xor_ln124_28_reg_23039_reg[7]_0 [4]),
        .I1(\xor_ln124_28_reg_23039_reg[7] [4]),
        .I2(or_ln134_8_fu_4619_p3[4]),
        .I3(or_ln134_5_fu_4529_p3[5]),
        .I4(\xor_ln124_28_reg_23039[4]_i_2_n_0 ),
        .O(\ct_load_1_reg_22446_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \xor_ln124_28_reg_23039[4]_i_2 
       (.I0(or_ln134_5_fu_4529_p3[4]),
        .I1(clefia_s1_q4[2]),
        .I2(DOADO[4]),
        .I3(DOADO[3]),
        .O(\xor_ln124_28_reg_23039[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[5]_i_1 
       (.I0(q4_reg_11),
        .I1(or_ln134_5_fu_4529_p3[5]),
        .I2(\xor_ln124_28_reg_23039_reg[7]_0 [5]),
        .I3(\xor_ln124_28_reg_23039_reg[7] [5]),
        .I4(or_ln134_8_fu_4619_p3[5]),
        .I5(or_ln134_5_fu_4529_p3[6]),
        .O(\ct_load_1_reg_22446_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[6]_i_1 
       (.I0(\xor_ln124_28_reg_23039_reg[7] [6]),
        .I1(\xor_ln124_28_reg_23039_reg[7]_0 [6]),
        .I2(or_ln134_5_fu_4529_p3[6]),
        .I3(DOADO[1]),
        .I4(or_ln134_8_fu_4619_p3[6]),
        .I5(or_ln134_5_fu_4529_p3[7]),
        .O(\ct_load_1_reg_22446_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_23039[7]_i_1 
       (.I0(\xor_ln124_28_reg_23039_reg[7] [7]),
        .I1(\xor_ln124_28_reg_23039_reg[7]_0 [7]),
        .I2(or_ln134_5_fu_4529_p3[7]),
        .I3(DOADO[2]),
        .I4(x_assign_15_reg_22900[3]),
        .I5(or_ln134_5_fu_4529_p3[0]),
        .O(\ct_load_1_reg_22446_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[0]_i_1 
       (.I0(DOBDO[6]),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_296_reg_25554_reg[1] [0]),
        .I3(q1_reg_0[7]),
        .I4(q4_reg_0[6]),
        .I5(\xor_ln124_294_reg_25544_reg[7] [0]),
        .O(q2_reg_11[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_294_reg_25544_reg[7] [1]),
        .I3(\xor_ln124_296_reg_25554_reg[1] [1]),
        .I4(q4_reg_0[0]),
        .I5(DOBDO[7]),
        .O(q2_reg_11[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[2]_i_1 
       (.I0(q4_reg_7),
        .I1(\xor_ln124_155_reg_24300_reg[2] ),
        .I2(\xor_ln124_296_reg_25554_reg[1] [2]),
        .I3(\xor_ln124_294_reg_25544_reg[7] [2]),
        .I4(q1_reg_21),
        .I5(q4_reg_8),
        .O(q2_reg_11[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[3]_i_1 
       (.I0(\xor_ln124_296_reg_25554_reg[1] [3]),
        .I1(q4_reg_5),
        .I2(\xor_ln124_155_reg_24300_reg[3] ),
        .I3(\xor_ln124_294_reg_25544_reg[7] [3]),
        .I4(q1_reg_19),
        .I5(q4_reg_6),
        .O(q2_reg_11[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[4]_i_1 
       (.I0(\xor_ln124_155_reg_24300_reg[4] ),
        .I1(\xor_ln124_294_reg_25544_reg[7] [4]),
        .I2(q1_reg_15),
        .I3(q4_reg_0[6]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[2]),
        .O(q2_reg_11[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(\xor_ln124_294_reg_25544_reg[7] [5]),
        .I2(q4_reg_3),
        .I3(\xor_ln124_294_reg_25544_reg[5] ),
        .I4(q4_reg_0[4]),
        .I5(\xor_ln124_296_reg_25554_reg[1] [5]),
        .O(q2_reg_11[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[6]_i_1 
       (.I0(DOBDO[4]),
        .I1(q4_reg_0[5]),
        .I2(\xor_ln124_296_reg_25554_reg[1] [6]),
        .I3(q4_reg_0[4]),
        .I4(\xor_ln124_294_reg_25544_reg[7] [6]),
        .I5(q1_reg_0[5]),
        .O(q2_reg_11[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_294_reg_25544[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(q4_reg_0[6]),
        .I2(q1_reg_0[6]),
        .I3(\xor_ln124_296_reg_25554_reg[1] [7]),
        .I4(q4_reg_0[5]),
        .I5(\xor_ln124_294_reg_25544_reg[7] [7]),
        .O(q2_reg_11[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_296_reg_25554[0]_i_1 
       (.I0(\xor_ln124_296_reg_25554_reg[1] [6]),
        .I1(q4_reg_0[7]),
        .I2(q1_reg_0[6]),
        .I3(q1_reg_0[7]),
        .I4(DOBDO[0]),
        .I5(\xor_ln124_296_reg_25554_reg[7] [0]),
        .O(q2_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_296_reg_25554[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(q4_reg_0[0]),
        .I2(\xor_ln124_296_reg_25554_reg[1] [7]),
        .I3(q1_reg_0[7]),
        .I4(\xor_ln124_296_reg_25554_reg[7] [1]),
        .I5(DOBDO[1]),
        .O(q2_reg_10[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_296_reg_25554[2]_i_1 
       (.I0(q1_reg_21),
        .I1(x_assign_65_fu_7081_p3[0]),
        .I2(q1_reg_20[0]),
        .I3(q4_reg_7),
        .I4(\xor_ln124_296_reg_25554_reg[7] [2]),
        .I5(DOBDO[2]),
        .O(q2_reg_10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_296_reg_25554[3]_i_1 
       (.I0(q4_reg_5),
        .I1(q1_reg_18),
        .I2(q1_reg_19),
        .I3(\xor_ln124_296_reg_25554_reg[7] [3]),
        .I4(DOBDO[3]),
        .I5(x_assign_65_fu_7081_p3[1]),
        .O(q2_reg_10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_296_reg_25554[4]_i_1 
       (.I0(x_assign_65_fu_7081_p3[2]),
        .I1(\xor_ln124_296_reg_25554_reg[7] [4]),
        .I2(q1_reg_15),
        .I3(DOBDO[4]),
        .I4(q1_reg_16),
        .I5(q4_reg_3),
        .O(q2_reg_10[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_296_reg_25554[5]_i_1 
       (.I0(\xor_ln124_157_reg_24312_reg[5] ),
        .I1(\xor_ln124_296_reg_25554_reg[7] [5]),
        .I2(DOBDO[5]),
        .I3(q1_reg_0[4]),
        .I4(q4_reg_0[4]),
        .I5(q1_reg_15),
        .O(q2_reg_10[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_296_reg_25554[6]_i_1 
       (.I0(\xor_ln124_296_reg_25554_reg[1] [4]),
        .I1(q4_reg_0[5]),
        .I2(q1_reg_0[4]),
        .I3(q1_reg_0[5]),
        .I4(DOBDO[6]),
        .I5(\xor_ln124_296_reg_25554_reg[7] [6]),
        .O(q2_reg_10[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_296_reg_25554[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(q1_reg_0[6]),
        .I2(q1_reg_0[5]),
        .I3(\xor_ln124_296_reg_25554_reg[7] [7]),
        .I4(\xor_ln124_296_reg_25554_reg[1] [5]),
        .I5(q4_reg_0[6]),
        .O(q2_reg_10[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[0]_i_1 
       (.I0(DOADO[4]),
        .I1(x_assign_12_reg_22956[0]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [0]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [0]),
        .I4(x_assign_15_reg_22900[3]),
        .I5(x_assign_12_reg_22956[7]),
        .O(q4_reg_9[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[1]_i_1 
       (.I0(or_ln134_8_fu_4619_p3[0]),
        .I1(x_assign_12_reg_22956[0]),
        .I2(\xor_ln124_29_reg_23045_reg[7]_0 [1]),
        .I3(DOADO[0]),
        .I4(x_assign_12_reg_22956[1]),
        .I5(\xor_ln124_29_reg_23045_reg[7] [1]),
        .O(q4_reg_9[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[2]_i_1 
       (.I0(q4_reg_12[0]),
        .I1(x_assign_12_reg_22956[2]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [2]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [2]),
        .I4(or_ln134_8_fu_4619_p3[1]),
        .I5(\xor_ln124_29_reg_23045_reg[4] [0]),
        .O(q4_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[3]_i_1 
       (.I0(q4_reg_12[1]),
        .I1(x_assign_12_reg_22956[3]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [3]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [3]),
        .I4(or_ln134_8_fu_4619_p3[2]),
        .I5(\xor_ln124_29_reg_23045_reg[4] [1]),
        .O(q4_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[4]_i_1 
       (.I0(q4_reg_11),
        .I1(x_assign_12_reg_22956[4]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [4]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [4]),
        .I4(or_ln134_8_fu_4619_p3[3]),
        .I5(\xor_ln124_29_reg_23045_reg[4] [2]),
        .O(q4_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[5]_i_1 
       (.I0(DOADO[1]),
        .I1(x_assign_12_reg_22956[5]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [5]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [5]),
        .I4(or_ln134_8_fu_4619_p3[4]),
        .I5(x_assign_12_reg_22956[4]),
        .O(q4_reg_9[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[6]_i_1 
       (.I0(DOADO[2]),
        .I1(x_assign_12_reg_22956[6]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [6]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [6]),
        .I4(or_ln134_8_fu_4619_p3[5]),
        .I5(x_assign_12_reg_22956[5]),
        .O(q4_reg_9[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_23045[7]_i_1 
       (.I0(DOADO[3]),
        .I1(x_assign_12_reg_22956[7]),
        .I2(\xor_ln124_29_reg_23045_reg[7] [7]),
        .I3(\xor_ln124_29_reg_23045_reg[7]_0 [7]),
        .I4(or_ln134_8_fu_4619_p3[6]),
        .I5(x_assign_12_reg_22956[6]),
        .O(q4_reg_9[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_30_reg_23051_reg[7]_0 [0]),
        .I2(x_assign_15_reg_22900[3]),
        .I3(x_assign_12_reg_22956[7]),
        .I4(or_ln134_8_fu_4619_p3[0]),
        .I5(or_ln134_5_fu_4529_p3[1]),
        .O(q4_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[1]_i_1 
       (.I0(x_assign_15_reg_22900[0]),
        .I1(\xor_ln124_30_reg_23051_reg[3] [0]),
        .I2(or_ln134_8_fu_4619_p3[0]),
        .I3(x_assign_12_reg_22956[0]),
        .I4(clefia_s1_q4[1]),
        .I5(\xor_ln124_30_reg_23051_reg[7]_0 [1]),
        .O(q4_reg_10[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[2]_i_1 
       (.I0(\xor_ln124_29_reg_23045_reg[4] [0]),
        .I1(or_ln134_8_fu_4619_p3[1]),
        .I2(\xor_ln124_30_reg_23051_reg[7]_0 [2]),
        .I3(clefia_s1_q4[2]),
        .I4(x_assign_15_reg_22900[1]),
        .I5(\xor_ln124_30_reg_23051_reg[3] [1]),
        .O(q4_reg_10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[3]_i_1 
       (.I0(\xor_ln124_29_reg_23045_reg[4] [1]),
        .I1(or_ln134_8_fu_4619_p3[2]),
        .I2(\xor_ln124_30_reg_23051_reg[7]_0 [3]),
        .I3(clefia_s1_q4[3]),
        .I4(x_assign_15_reg_22900[2]),
        .I5(\xor_ln124_30_reg_23051_reg[3] [2]),
        .O(q4_reg_10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[4]_i_1 
       (.I0(or_ln134_5_fu_4529_p3[5]),
        .I1(or_ln134_8_fu_4619_p3[4]),
        .I2(or_ln134_8_fu_4619_p3[3]),
        .I3(\xor_ln124_29_reg_23045_reg[4] [2]),
        .I4(\xor_ln124_30_reg_23051_reg[7]_0 [4]),
        .I5(DOADO[1]),
        .O(q4_reg_10[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[5]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_30_reg_23051_reg[7]_0 [5]),
        .I2(or_ln134_8_fu_4619_p3[4]),
        .I3(x_assign_12_reg_22956[4]),
        .I4(or_ln134_8_fu_4619_p3[5]),
        .I5(or_ln134_5_fu_4529_p3[6]),
        .O(q4_reg_10[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[6]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_30_reg_23051_reg[7]_0 [6]),
        .I2(or_ln134_8_fu_4619_p3[5]),
        .I3(x_assign_12_reg_22956[5]),
        .I4(or_ln134_8_fu_4619_p3[6]),
        .I5(or_ln134_5_fu_4529_p3[7]),
        .O(q4_reg_10[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_23051[7]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_30_reg_23051_reg[7]_0 [7]),
        .I2(or_ln134_8_fu_4619_p3[6]),
        .I3(x_assign_12_reg_22956[6]),
        .I4(x_assign_15_reg_22900[3]),
        .I5(or_ln134_5_fu_4529_p3[0]),
        .O(q4_reg_10[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[0]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(\xor_ln124_43_reg_22968_reg[7] [0]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[6]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_44_reg_22974_reg[3] [1]),
        .O(q2_reg_9[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[1]_i_1 
       (.I0(q1_reg_1[0]),
        .I1(q2_reg_0[7]),
        .I2(\xor_ln124_45_reg_22980_reg[0]_0 [0]),
        .I3(\x_116_reg_24992_reg[7] [7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_43_reg_22968_reg[7] [1]),
        .O(q2_reg_9[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[5]_i_1 
       (.I0(\xor_ln124_43_reg_22968_reg[7] [2]),
        .I1(\xor_ln124_221_reg_25004_reg[5] ),
        .I2(\xor_ln124_45_reg_22980_reg[0]_0 [2]),
        .I3(q2_reg_0[4]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_6),
        .O(q2_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[6]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q2_reg_0[4]),
        .I2(\xor_ln124_45_reg_22980_reg[0]_0 [3]),
        .I3(\x_116_reg_24992_reg[7] [4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_43_reg_22968_reg[7] [3]),
        .O(q2_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_22968[7]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(\xor_ln124_43_reg_22968_reg[7] [4]),
        .I2(q1_reg_1[6]),
        .I3(q2_reg_0[5]),
        .I4(\x_116_reg_24992_reg[7] [5]),
        .I5(\xor_ln124_44_reg_22974_reg[3] [0]),
        .O(q2_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_22974[3]_i_1 
       (.I0(\xor_ln124_44_reg_22974_reg[3] [2]),
        .I1(\xor_ln124_44_reg_22974_reg[4]_0 [0]),
        .I2(q1_reg_1[3]),
        .I3(q2_reg_3),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_44_reg_22974_reg[3]_0 ),
        .O(\xor_ln124_20_reg_22846_reg[4] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_44_reg_22974[4]_i_1 
       (.I0(\xor_ln124_44_reg_22974_reg[4]_1 ),
        .I1(\xor_ln124_44_reg_22974_reg[4]_0 [1]),
        .I2(\xor_ln124_45_reg_22980_reg[5] ),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_4),
        .O(\xor_ln124_20_reg_22846_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[0]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q1_reg_1[6]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_45_reg_22980_reg[7]_0 [0]),
        .I4(\xor_ln124_45_reg_22980_reg[0]_0 [3]),
        .I5(\x_116_reg_24992_reg[7] [0]),
        .O(q2_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[1]_i_1 
       (.I0(\xor_ln124_44_reg_22974_reg[3] [0]),
        .I1(\xor_ln124_45_reg_22980_reg[7]_0 [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [1]),
        .I5(q1_reg_1[0]),
        .O(q2_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[2]_i_1 
       (.I0(q1_reg_6[0]),
        .I1(\x_116_reg_24992_reg[7] [2]),
        .I2(\xor_ln124_45_reg_22980_reg[7]_0 [2]),
        .I3(\xor_ln124_45_reg_22980_reg[4] [0]),
        .I4(q1_reg_5),
        .I5(q2_reg_3),
        .O(q2_reg_2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[3]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[7]_0 [3]),
        .I1(\xor_ln124_45_reg_22980_reg[4] [1]),
        .I2(q1_reg_6[1]),
        .I3(\x_116_reg_24992_reg[7] [3]),
        .I4(q1_reg_9),
        .I5(q2_reg_4),
        .O(q2_reg_2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[4]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[7]_0 [4]),
        .I1(\xor_ln124_45_reg_22980_reg[4] [2]),
        .I2(q1_reg_11),
        .I3(\x_116_reg_24992_reg[7] [4]),
        .I4(q1_reg_8[3]),
        .I5(q2_reg_6),
        .O(q2_reg_2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[5]_i_1 
       (.I0(\xor_ln124_45_reg_22980_reg[7]_0 [5]),
        .I1(\xor_ln124_45_reg_22980_reg[5] ),
        .I2(\x_116_reg_24992_reg[7] [5]),
        .I3(q1_reg_1[4]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_11),
        .O(q2_reg_2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[6]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_45_reg_22980_reg[7]_0 [6]),
        .I3(q1_reg_1[5]),
        .I4(\xor_ln124_45_reg_22980_reg[0]_0 [1]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(q2_reg_2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_22980[7]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q1_reg_1[5]),
        .I2(\xor_ln124_45_reg_22980_reg[7]_0 [7]),
        .I3(q1_reg_1[6]),
        .I4(\xor_ln124_45_reg_22980_reg[0]_0 [2]),
        .I5(\x_116_reg_24992_reg[7] [7]),
        .O(q2_reg_2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[0]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_35_reg_22916_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[1]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [1]),
        .I1(\x_116_reg_24992_reg[7] [1]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I3(q2_reg_0[0]),
        .I4(q2_reg_0[7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_35_reg_22916_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[4]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [2]),
        .I1(\x_116_reg_24992_reg[4] ),
        .I2(q1_reg_11),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_35_reg_22916_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[5]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [3]),
        .I1(\x_116_reg_24992_reg[7] [5]),
        .I2(\xor_ln124_174_reg_24294_reg[4] ),
        .I3(q2_reg_0[4]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_6),
        .O(\xor_ln124_35_reg_22916_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[6]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_35_reg_22916_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_23353[7]_i_1 
       (.I0(\xor_ln124_59_reg_23353_reg[7]_0 [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_35_reg_22916_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[0]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_37_reg_22921_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[1]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_37_reg_22921_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[2]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_37_reg_22921_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_61_reg_23365[3]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_37_reg_22921_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_61_reg_23365[4]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_37_reg_22921_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[5]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_37_reg_22921_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[6]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_37_reg_22921_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_23365[7]_i_1 
       (.I0(\xor_ln124_61_reg_23365_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_37_reg_22921_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[0]_i_1 
       (.I0(x_assign_43_reg_23079[0]),
        .I1(x_assign_42_reg_23073[0]),
        .I2(x_assign_45_reg_23095[4]),
        .I3(x_assign_42_reg_23073[6]),
        .I4(q2_reg_i_43_0[0]),
        .I5(\xor_ln124_27_reg_23033_reg[7] [0]),
        .O(\xor_ln124_28_reg_23039_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[2]_i_1 
       (.I0(x_assign_42_reg_23073[2]),
        .I1(x_assign_43_reg_23079[2]),
        .I2(\xor_ln124_27_reg_23033_reg[7] [2]),
        .I3(q2_reg_i_43_0[2]),
        .I4(or_ln134_29_fu_5257_p3[0]),
        .I5(\xor_ln124_68_reg_23146_reg[5] [0]),
        .O(\xor_ln124_28_reg_23039_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_23146[5]_i_1 
       (.I0(q2_reg_i_43_0[5]),
        .I1(\xor_ln124_27_reg_23033_reg[7] [5]),
        .I2(x_assign_42_reg_23073[5]),
        .I3(or_ln134_28_fu_5251_p3[1]),
        .I4(or_ln134_29_fu_5257_p3[3]),
        .I5(\xor_ln124_68_reg_23146_reg[5] [3]),
        .O(\xor_ln124_28_reg_23039_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[1]_i_1 
       (.I0(x_assign_45_reg_23095[1]),
        .I1(q1_reg_i_113_0[1]),
        .I2(x_assign_45_reg_23095[5]),
        .I3(x_assign_42_reg_23073[7]),
        .I4(\xor_ln124_70_reg_23156_reg[7] [1]),
        .I5(\xor_ln124_100_reg_23466_reg[7]_0 [1]),
        .O(\xor_ln124_30_reg_23051_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[2]_i_1 
       (.I0(q1_reg_i_113_0[2]),
        .I1(x_assign_45_reg_23095[2]),
        .I2(or_ln134_29_fu_5257_p3[0]),
        .I3(\xor_ln124_68_reg_23146_reg[5] [0]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [2]),
        .I5(\xor_ln124_70_reg_23156_reg[7] [2]),
        .O(\xor_ln124_30_reg_23051_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[4]_i_1 
       (.I0(or_ln134_27_fu_5245_p3[2]),
        .I1(or_ln134_29_fu_5257_p3[4]),
        .I2(or_ln134_29_fu_5257_p3[2]),
        .I3(\xor_ln124_68_reg_23146_reg[5] [2]),
        .I4(\xor_ln124_100_reg_23466_reg[7]_0 [4]),
        .I5(\xor_ln124_70_reg_23156_reg[7] [4]),
        .O(\xor_ln124_30_reg_23051_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[6]_i_1 
       (.I0(\xor_ln124_70_reg_23156_reg[7] [6]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [6]),
        .I2(or_ln134_29_fu_5257_p3[4]),
        .I3(x_assign_42_reg_23073[4]),
        .I4(x_assign_45_reg_23095[4]),
        .I5(or_ln134_27_fu_5245_p3[0]),
        .O(\xor_ln124_30_reg_23051_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_23156[7]_i_1 
       (.I0(\xor_ln124_70_reg_23156_reg[7] [7]),
        .I1(\xor_ln124_100_reg_23466_reg[7]_0 [7]),
        .I2(or_ln134_29_fu_5257_p3[5]),
        .I3(x_assign_42_reg_23073[5]),
        .I4(x_assign_45_reg_23095[5]),
        .I5(or_ln134_27_fu_5245_p3[1]),
        .O(\xor_ln124_30_reg_23051_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[0]_i_1 
       (.I0(\x_assign_31_reg_23199_reg[0] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [0]),
        .I2(or_ln134_32_fu_6379_p3[1]),
        .I3(x_assign_48_reg_23229[0]),
        .I4(x_assign_49_reg_23235),
        .I5(or_ln134_32_fu_6379_p3[0]),
        .O(\reg_1871_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[0]_i_2 
       (.I0(x_assign_31_reg_23199[0]),
        .I1(x_assign_30_reg_23193[0]),
        .I2(or_ln134_19_reg_23187[0]),
        .I3(x_assign_31_reg_23199[3]),
        .I4(\xor_ln124_75_reg_23313_reg[7]_1 [0]),
        .I5(\xor_ln124_75_reg_23313_reg[7]_2 [0]),
        .O(\x_assign_31_reg_23199_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[4]_i_1 
       (.I0(\xor_ln124_5_reg_22677_reg[4] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [4]),
        .I2(or_ln134_32_fu_6379_p3[5]),
        .I3(x_assign_48_reg_23229[4]),
        .I4(or_ln134_31_fu_6373_p3[3]),
        .I5(or_ln134_32_fu_6379_p3[4]),
        .O(\reg_1871_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[4]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[7]_1 [1]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_2 [3]),
        .I2(or_ln134_22_reg_23223[1]),
        .I3(x_assign_31_reg_23199[1]),
        .I4(or_ln134_19_reg_23187[3]),
        .I5(\xor_ln124_75_reg_23313_reg[4]_0 [2]),
        .O(\xor_ln124_5_reg_22677_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[5]_i_1 
       (.I0(\xor_ln124_75_reg_23313_reg[5] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [5]),
        .I2(or_ln134_32_fu_6379_p3[6]),
        .I3(x_assign_48_reg_23229[5]),
        .I4(or_ln134_31_fu_6373_p3[4]),
        .I5(or_ln134_32_fu_6379_p3[5]),
        .O(\reg_1871_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[7]_i_1 
       (.I0(\xor_ln124_5_reg_22677_reg[7] ),
        .I1(\xor_ln124_75_reg_23313_reg[7]_0 [7]),
        .I2(or_ln134_32_fu_6379_p3[0]),
        .I3(x_assign_48_reg_23229[7]),
        .I4(or_ln134_31_fu_6373_p3[6]),
        .I5(or_ln134_32_fu_6379_p3[7]),
        .O(\reg_1871_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_75_reg_23313[7]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[7]_1 [2]),
        .I1(\xor_ln124_75_reg_23313_reg[7]_2 [5]),
        .I2(x_assign_30_reg_23193[1]),
        .I3(x_assign_31_reg_23199[4]),
        .I4(or_ln134_19_reg_23187[5]),
        .I5(x_assign_31_reg_23199[2]),
        .O(\xor_ln124_5_reg_22677_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[2]_i_1 
       (.I0(\or_ln134_20_reg_23205_reg[2] ),
        .I1(mem_reg_0_3_7_7_i_1[2]),
        .I2(q4_reg_i_52_1[0]),
        .I3(q4_reg_i_52_2[0]),
        .I4(x_assign_48_reg_23229[2]),
        .I5(q1_reg_i_114_0[1]),
        .O(\reg_1877_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[2]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[4]_0 [0]),
        .I1(or_ln134_19_reg_23187[1]),
        .I2(\xor_ln124_205_reg_24626_reg[7]_0 [2]),
        .I3(\xor_ln124_77_reg_23323_reg[6]_0 [0]),
        .I4(\xor_ln124_77_reg_23323_reg[3] [0]),
        .I5(\xor_ln124_77_reg_23323_reg[3]_0 [0]),
        .O(\or_ln134_20_reg_23205_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_23323[3]_i_2 
       (.I0(\xor_ln124_75_reg_23313_reg[4]_0 [1]),
        .I1(or_ln134_19_reg_23187[2]),
        .I2(\xor_ln124_205_reg_24626_reg[7]_0 [3]),
        .I3(\xor_ln124_77_reg_23323_reg[6]_0 [1]),
        .I4(\xor_ln124_77_reg_23323_reg[3] [1]),
        .I5(\xor_ln124_77_reg_23323_reg[3]_0 [1]),
        .O(\or_ln134_20_reg_23205_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_77_reg_23323[6]_i_2 
       (.I0(\xor_ln124_77_reg_23323_reg[6]_0 [2]),
        .I1(\xor_ln124_205_reg_24626_reg[7]_0 [6]),
        .I2(or_ln134_19_reg_23187[4]),
        .I3(x_assign_31_reg_23199[1]),
        .I4(or_ln134_19_reg_23187[0]),
        .I5(or_ln134_21_reg_23217[0]),
        .O(\xor_ln124_13_reg_22730_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_78_reg_23328[4]_i_2 
       (.I0(\xor_ln124_78_reg_23328_reg[4] ),
        .I1(\xor_ln124_171_reg_24276_reg[7] [4]),
        .I2(or_ln134_22_reg_23223[0]),
        .I3(or_ln134_21_reg_23217[1]),
        .I4(or_ln134_19_reg_23187[4]),
        .I5(or_ln134_21_reg_23217[2]),
        .O(\xor_ln124_14_reg_22762_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[0]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [0]),
        .I1(\x_116_reg_24992_reg[7] [0]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I3(q2_reg_0[7]),
        .I4(q1_reg_1[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_67_reg_23141_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[1]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [1]),
        .I1(\x_116_reg_24992_reg[7] [1]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I3(q2_reg_0[0]),
        .I4(q2_reg_0[7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_67_reg_23141_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[4]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [2]),
        .I1(\x_116_reg_24992_reg[4] ),
        .I2(q1_reg_11),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_67_reg_23141_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[5]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [3]),
        .I1(\x_116_reg_24992_reg[7] [5]),
        .I2(\xor_ln124_174_reg_24294_reg[4] ),
        .I3(q2_reg_0[4]),
        .I4(q1_reg_1[4]),
        .I5(q2_reg_6),
        .O(\xor_ln124_67_reg_23141_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[6]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [4]),
        .I1(\x_116_reg_24992_reg[7] [6]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I3(q2_reg_0[5]),
        .I4(q2_reg_0[4]),
        .I5(q1_reg_1[5]),
        .O(\xor_ln124_67_reg_23141_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_23689[7]_i_1 
       (.I0(\xor_ln124_91_reg_23689_reg[7]_0 [5]),
        .I1(\x_116_reg_24992_reg[7] [7]),
        .I2(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_67_reg_23141_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[0]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [0]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [0]),
        .I2(q2_reg_0[7]),
        .I3(q1_reg_1[6]),
        .I4(q1_reg_1[7]),
        .I5(\x_116_reg_24992_reg[7] [6]),
        .O(\xor_ln124_69_reg_23151_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[1]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [1]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [1]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_0[0]),
        .I4(\x_116_reg_24992_reg[7] [7]),
        .I5(q1_reg_1[0]),
        .O(\xor_ln124_69_reg_23151_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[2]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [2]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .I3(\x_116_reg_24992_reg[7] [0]),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[2]_i_2_n_0 ),
        .O(\xor_ln124_69_reg_23151_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_93_reg_23701[3]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [3]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .I3(\xor_ln124_221_reg_25004_reg[3] ),
        .I4(\x_116_reg_24992_reg[7] [6]),
        .I5(\xor_ln124_252_reg_25335[3]_i_2_n_0 ),
        .O(\xor_ln124_69_reg_23151_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_93_reg_23701[4]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [4]),
        .I1(q1_reg_11),
        .I2(\xor_ln124_221_reg_25004_reg[4] ),
        .I3(\xor_ln124_173_reg_24288_reg[7] [4]),
        .I4(q2_reg_6),
        .I5(q1_reg_8[3]),
        .O(\xor_ln124_69_reg_23151_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[5]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [5]),
        .I1(q1_reg_1[4]),
        .I2(\xor_ln124_221_reg_25004_reg[5] ),
        .I3(q1_reg_11),
        .I4(\xor_ln124_173_reg_24288_reg[7] [5]),
        .I5(q2_reg_0[4]),
        .O(\xor_ln124_69_reg_23151_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[6]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [6]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [6]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_0[5]),
        .I4(q1_reg_1[5]),
        .I5(\x_116_reg_24992_reg[7] [4]),
        .O(\xor_ln124_69_reg_23151_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_23701[7]_i_1 
       (.I0(\xor_ln124_93_reg_23701_reg[7] [7]),
        .I1(\xor_ln124_173_reg_24288_reg[7] [7]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_0[6]),
        .I4(q1_reg_1[6]),
        .I5(\x_116_reg_24992_reg[7] [5]),
        .O(\xor_ln124_69_reg_23151_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi
   (D,
    ct_q0,
    \reg_1828_reg[7] ,
    ADDRBWRADDR,
    \x_assign_9_reg_22585_reg[7] ,
    \xor_ln124_42_reg_22693_reg[7] ,
    \xor_ln124_42_reg_22693_reg[7]_0 ,
    \x_assign_6_reg_22523_reg[7] ,
    \x_assign_6_reg_22523_reg[7]_0 ,
    ADDRARDADDR,
    \xor_ln124_22_reg_22946_reg[7] ,
    ap_enable_reg_pp0_iter0,
    \reg_1816_reg[7] ,
    ap_rst_n_inv,
    E,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp0_iter1_reg_rep,
    ap_enable_reg_pp0_iter0_reg_reg,
    clefia_s1_ce3,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[7] ,
    clefia_s1_ce4,
    clefia_s0_ce4,
    int_ap_start_reg_0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1] ,
    clefia_s1_ce2,
    clefia_s0_ce3,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[13] ,
    \x_assign_199_reg_25467_reg[7] ,
    \x_assign_199_reg_25467_reg[6] ,
    \trunc_ln134_334_reg_25473_reg[6] ,
    \trunc_ln134_334_reg_25473_reg[5] ,
    \xor_ln124_235_reg_24952_reg[1] ,
    \xor_ln124_235_reg_24952_reg[0] ,
    \ap_CS_fsm_reg[14] ,
    int_ap_start_reg_1,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    ap_enable_reg_pp0_iter0_reg_reg_2,
    ap_enable_reg_pp0_iter0_reg_reg_3,
    ap_enable_reg_pp0_iter0_reg_reg_4,
    int_ap_start_reg_2,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    interrupt,
    Q,
    \xor_ln124_21_reg_22889_reg[7] ,
    \xor_ln124_21_reg_22889_reg[7]_0 ,
    x_assign_9_reg_22585,
    x_assign_3_reg_22616,
    \xor_ln124_13_reg_22730_reg[7] ,
    x_assign_2_reg_22461,
    x_assign_s_reg_22492,
    or_ln134_4_fu_2660_p3,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    q1_reg_4,
    q1_reg_5,
    q1_reg_6,
    q1_reg_7,
    q1_reg_8,
    q1_reg_i_53,
    q4_reg,
    q1_reg_i_53_0,
    q1_reg_i_81,
    \xor_ln124_22_reg_22946_reg[7]_0 ,
    \xor_ln124_22_reg_22946_reg[7]_1 ,
    \xor_ln124_22_reg_22946_reg[7]_2 ,
    \xor_ln124_19_reg_22804_reg[7] ,
    \xor_ln124_19_reg_22804_reg[7]_0 ,
    \xor_ln124_19_reg_22804_reg[7]_1 ,
    \xor_ln124_20_reg_22846_reg[7] ,
    \xor_ln124_20_reg_22846_reg[7]_0 ,
    x_assign_6_reg_22523,
    \xor_ln124_14_reg_22762_reg[7] ,
    \xor_ln124_14_reg_22762_reg[7]_0 ,
    \xor_ln124_14_reg_22762_reg[7]_1 ,
    \xor_ln124_11_reg_22704_reg[7] ,
    \xor_ln124_11_reg_22704_reg[7]_0 ,
    \xor_ln124_11_reg_22704_reg[7]_1 ,
    q4_reg_0,
    q4_reg_1,
    q4_reg_2,
    q4_reg_3,
    q4_reg_4,
    q4_reg_5,
    q4_reg_6,
    q4_reg_7,
    q1_reg_9,
    q1_reg_10,
    q1_reg_11,
    q1_reg_12,
    q1_reg_13,
    q1_reg_14,
    x_assign_1_reg_22549,
    q4_reg_8,
    q4_reg_9,
    \xor_ln124_13_reg_22730_reg[4] ,
    \xor_ln124_13_reg_22730_reg[4]_0 ,
    q4_reg_10,
    q4_reg_i_24__0,
    \xor_ln124_20_reg_22846_reg[5] ,
    \xor_ln124_19_reg_22804_reg[5] ,
    q1_reg_15,
    q1_reg_16,
    q1_reg_17,
    q1_reg_18,
    q1_reg_19,
    q1_reg_20,
    q1_reg_21,
    q1_reg_22,
    q1_reg_23,
    q1_reg_24,
    q1_reg_25,
    q1_reg_26,
    \xor_ln124_5_reg_22677_reg[4] ,
    q1_reg_27,
    q1_reg_28,
    q1_reg_29,
    q1_reg_30,
    q1_reg_31,
    q1_reg_32,
    q1_reg_33,
    q1_reg_34,
    q1_reg_35,
    q1_reg_36,
    q1_reg_37,
    q1_reg_38,
    q4_reg_11,
    q1_reg_39,
    q1_reg_40,
    q1_reg_41,
    q1_reg_42,
    q1_reg_43,
    q1_reg_44,
    q1_reg_45,
    q1_reg_46,
    q1_reg_47,
    q1_reg_48,
    q1_reg_49,
    \q1_reg[7] ,
    mem_reg_0_3_7_7_i_1,
    \q1_reg[4] ,
    mem_reg_0_3_7_7_i_6,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    mem_reg_0_3_7_7_i_6_0,
    mem_reg_0_3_7_7_i_6_1,
    mem_reg_0_3_7_7_i_6_2,
    mem_reg_0_3_7_7_i_1_0,
    ap_rst_n,
    \reg_1834_reg[0] ,
    \reg_1834_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0_reg,
    \reg_1858_reg[0] ,
    \reg_1842_reg[0] ,
    \reg_1842_reg[0]_0 ,
    q1_reg_50,
    q1_reg_51,
    \reg_1828_reg[0] ,
    \reg_1828_reg[0]_0 ,
    \reg_1850_reg[0] ,
    \reg_1850_reg[0]_0 ,
    q2_reg,
    q3_reg,
    q3_reg_0,
    q3_reg_1,
    q3_reg_2,
    \reg_1822_reg[0] ,
    \reg_1822_reg[0]_0 ,
    \reg_1822_reg[0]_1 ,
    mem_reg_0_3_7_7_i_2,
    mem_reg_0_3_7_7_i_2_0,
    mem_reg_0_3_7_7_i_6_3,
    mem_reg_0_3_7_7_i_6_4,
    mem_reg_0_3_7_7_i_5,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_6_6_i_1,
    mem_reg_0_3_5_5_i_1,
    mem_reg_0_3_3_3_i_1,
    mem_reg_0_3_3_3_i_1_0,
    mem_reg_0_3_2_2_i_1,
    mem_reg_0_3_1_1_i_1,
    mem_reg_0_3_0_0_i_1__0,
    mem_reg_0_3_6_6_i_6,
    \ap_CS_fsm_reg[1]_0 ,
    x_assign_199_reg_25467,
    x_assign_198_reg_25461,
    q3_reg_3,
    or_ln134_131_fu_21773_p3,
    or_ln134_132_fu_21779_p3,
    or_ln134_128_fu_20010_p3,
    or_ln134_127_fu_20004_p3,
    x_assign_192_reg_25204,
    x_assign_194_reg_25226,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output [7:0]D;
  output [7:0]ct_q0;
  output [7:0]\reg_1828_reg[7] ;
  output [7:0]ADDRBWRADDR;
  output [7:0]\x_assign_9_reg_22585_reg[7] ;
  output [7:0]\xor_ln124_42_reg_22693_reg[7] ;
  output [7:0]\xor_ln124_42_reg_22693_reg[7]_0 ;
  output [7:0]\x_assign_6_reg_22523_reg[7] ;
  output [7:0]\x_assign_6_reg_22523_reg[7]_0 ;
  output [7:0]ADDRARDADDR;
  output [7:0]\xor_ln124_22_reg_22946_reg[7] ;
  output ap_enable_reg_pp0_iter0;
  output [7:0]\reg_1816_reg[7] ;
  output ap_rst_n_inv;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output clefia_s1_ce3;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output clefia_s1_ce4;
  output clefia_s0_ce4;
  output [0:0]int_ap_start_reg_0;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output clefia_s1_ce2;
  output clefia_s0_ce3;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [2:0]\ap_CS_fsm_reg[13] ;
  output \x_assign_199_reg_25467_reg[7] ;
  output \x_assign_199_reg_25467_reg[6] ;
  output \trunc_ln134_334_reg_25473_reg[6] ;
  output \trunc_ln134_334_reg_25473_reg[5] ;
  output \xor_ln124_235_reg_24952_reg[1] ;
  output \xor_ln124_235_reg_24952_reg[0] ;
  output \ap_CS_fsm_reg[14] ;
  output int_ap_start_reg_1;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_4;
  output int_ap_start_reg_2;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output interrupt;
  input [7:0]Q;
  input [7:0]\xor_ln124_21_reg_22889_reg[7] ;
  input [7:0]\xor_ln124_21_reg_22889_reg[7]_0 ;
  input [7:0]x_assign_9_reg_22585;
  input [7:0]x_assign_3_reg_22616;
  input [7:0]\xor_ln124_13_reg_22730_reg[7] ;
  input [7:0]x_assign_2_reg_22461;
  input [7:0]x_assign_s_reg_22492;
  input [6:0]or_ln134_4_fu_2660_p3;
  input q1_reg;
  input q1_reg_0;
  input q1_reg_1;
  input q1_reg_2;
  input q1_reg_3;
  input q1_reg_4;
  input q1_reg_5;
  input q1_reg_6;
  input q1_reg_7;
  input q1_reg_8;
  input [7:0]q1_reg_i_53;
  input q4_reg;
  input [7:0]q1_reg_i_53_0;
  input q1_reg_i_81;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_2 ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7] ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_22846_reg[7] ;
  input [7:0]\xor_ln124_20_reg_22846_reg[7]_0 ;
  input [7:0]x_assign_6_reg_22523;
  input [7:0]\xor_ln124_14_reg_22762_reg[7] ;
  input [7:0]\xor_ln124_14_reg_22762_reg[7]_0 ;
  input [7:0]\xor_ln124_14_reg_22762_reg[7]_1 ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7] ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7]_1 ;
  input [7:0]q4_reg_0;
  input [15:0]q4_reg_1;
  input [7:0]q4_reg_2;
  input [7:0]q4_reg_3;
  input [7:0]q4_reg_4;
  input [7:0]q4_reg_5;
  input q4_reg_6;
  input [7:0]q4_reg_7;
  input q1_reg_9;
  input q1_reg_10;
  input q1_reg_11;
  input q1_reg_12;
  input q1_reg_13;
  input q1_reg_14;
  input [3:0]x_assign_1_reg_22549;
  input [7:0]q4_reg_8;
  input q4_reg_9;
  input [2:0]\xor_ln124_13_reg_22730_reg[4] ;
  input [2:0]\xor_ln124_13_reg_22730_reg[4]_0 ;
  input [7:0]q4_reg_10;
  input [7:0]q4_reg_i_24__0;
  input [3:0]\xor_ln124_20_reg_22846_reg[5] ;
  input [3:0]\xor_ln124_19_reg_22804_reg[5] ;
  input q1_reg_15;
  input q1_reg_16;
  input q1_reg_17;
  input q1_reg_18;
  input q1_reg_19;
  input q1_reg_20;
  input q1_reg_21;
  input q1_reg_22;
  input q1_reg_23;
  input q1_reg_24;
  input q1_reg_25;
  input q1_reg_26;
  input [2:0]\xor_ln124_5_reg_22677_reg[4] ;
  input q1_reg_27;
  input q1_reg_28;
  input q1_reg_29;
  input q1_reg_30;
  input q1_reg_31;
  input q1_reg_32;
  input q1_reg_33;
  input q1_reg_34;
  input q1_reg_35;
  input q1_reg_36;
  input q1_reg_37;
  input q1_reg_38;
  input q4_reg_11;
  input q1_reg_39;
  input q1_reg_40;
  input q1_reg_41;
  input q1_reg_42;
  input q1_reg_43;
  input q1_reg_44;
  input q1_reg_45;
  input q1_reg_46;
  input q1_reg_47;
  input q1_reg_48;
  input q1_reg_49;
  input \q1_reg[7] ;
  input [7:0]mem_reg_0_3_7_7_i_1;
  input \q1_reg[4] ;
  input [7:0]mem_reg_0_3_7_7_i_6;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input [7:0]mem_reg_0_3_7_7_i_6_0;
  input [7:0]mem_reg_0_3_7_7_i_6_1;
  input [7:0]mem_reg_0_3_7_7_i_6_2;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input ap_rst_n;
  input \reg_1834_reg[0] ;
  input \reg_1834_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0_reg;
  input \reg_1858_reg[0] ;
  input \reg_1842_reg[0] ;
  input \reg_1842_reg[0]_0 ;
  input q1_reg_50;
  input q1_reg_51;
  input \reg_1828_reg[0] ;
  input \reg_1828_reg[0]_0 ;
  input \reg_1850_reg[0] ;
  input \reg_1850_reg[0]_0 ;
  input q2_reg;
  input q3_reg;
  input q3_reg_0;
  input q3_reg_1;
  input q3_reg_2;
  input \reg_1822_reg[0] ;
  input \reg_1822_reg[0]_0 ;
  input \reg_1822_reg[0]_1 ;
  input [7:0]mem_reg_0_3_7_7_i_2;
  input [7:0]mem_reg_0_3_7_7_i_2_0;
  input [7:0]mem_reg_0_3_7_7_i_6_3;
  input [7:0]mem_reg_0_3_7_7_i_6_4;
  input [7:0]mem_reg_0_3_7_7_i_5;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input mem_reg_0_3_7_7_i_1_2;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input mem_reg_0_3_6_6_i_1;
  input mem_reg_0_3_5_5_i_1;
  input mem_reg_0_3_3_3_i_1;
  input mem_reg_0_3_3_3_i_1_0;
  input mem_reg_0_3_2_2_i_1;
  input mem_reg_0_3_1_1_i_1;
  input mem_reg_0_3_0_0_i_1__0;
  input [4:0]mem_reg_0_3_6_6_i_6;
  input \ap_CS_fsm_reg[1]_0 ;
  input [5:0]x_assign_199_reg_25467;
  input [7:0]x_assign_198_reg_25461;
  input [7:0]q3_reg_3;
  input [7:0]or_ln134_131_fu_21773_p3;
  input [5:0]or_ln134_132_fu_21779_p3;
  input [4:0]or_ln134_128_fu_20010_p3;
  input [4:0]or_ln134_127_fu_20004_p3;
  input [4:0]x_assign_192_reg_25204;
  input [2:0]x_assign_194_reg_25226;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire [2:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_4;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire clefia_s1_ce2;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire ct_ce0;
  wire [7:0]ct_q0;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_ap_start_reg_2;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire [1:0]int_ct_address1;
  wire int_ct_n_102;
  wire int_ct_n_103;
  wire int_ct_n_104;
  wire int_ct_n_105;
  wire int_ct_n_106;
  wire int_ct_n_107;
  wire int_ct_n_108;
  wire int_ct_n_109;
  wire int_ct_n_110;
  wire int_ct_n_111;
  wire int_ct_n_112;
  wire int_ct_n_113;
  wire int_ct_n_114;
  wire int_ct_n_115;
  wire int_ct_n_116;
  wire int_ct_n_117;
  wire int_ct_n_118;
  wire int_ct_n_119;
  wire int_ct_n_120;
  wire int_ct_n_121;
  wire int_ct_n_122;
  wire int_ct_n_123;
  wire int_ct_n_124;
  wire int_ct_n_125;
  wire int_ct_n_126;
  wire int_ct_n_127;
  wire int_ct_n_90;
  wire int_ct_n_92;
  wire int_ct_n_93;
  wire int_ct_read;
  wire int_ct_read0;
  wire \int_ct_shift0[0]_i_1_n_0 ;
  wire \int_ct_shift0[0]_i_2_n_0 ;
  wire \int_ct_shift0[0]_i_3_n_0 ;
  wire \int_ct_shift0[0]_i_4_n_0 ;
  wire \int_ct_shift0[1]_i_1_n_0 ;
  wire \int_ct_shift0[1]_i_2_n_0 ;
  wire \int_ct_shift0[1]_i_3_n_0 ;
  wire \int_ct_shift0_reg_n_0_[0] ;
  wire \int_ct_shift0_reg_n_0_[1] ;
  wire int_ct_write_i_1_n_0;
  wire int_ct_write_reg_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_pt_n_10;
  wire int_pt_n_11;
  wire int_pt_n_12;
  wire int_pt_n_13;
  wire int_pt_n_14;
  wire int_pt_n_15;
  wire int_pt_n_16;
  wire int_pt_n_17;
  wire int_pt_n_18;
  wire int_pt_n_19;
  wire int_pt_n_20;
  wire int_pt_n_21;
  wire int_pt_n_22;
  wire int_pt_n_23;
  wire int_pt_n_24;
  wire int_pt_n_25;
  wire int_pt_n_26;
  wire int_pt_n_27;
  wire int_pt_n_28;
  wire int_pt_n_29;
  wire int_pt_n_30;
  wire int_pt_n_31;
  wire int_pt_n_32;
  wire int_pt_n_33;
  wire int_pt_n_34;
  wire int_pt_n_35;
  wire int_pt_n_36;
  wire int_pt_n_37;
  wire int_pt_n_38;
  wire int_pt_n_39;
  wire int_pt_n_8;
  wire int_pt_n_9;
  wire int_pt_read;
  wire int_pt_read0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire mem_reg_0_3_0_0_i_1__0;
  wire mem_reg_0_3_1_1_i_1;
  wire mem_reg_0_3_2_2_i_1;
  wire mem_reg_0_3_3_3_i_1;
  wire mem_reg_0_3_3_3_i_1_0;
  wire mem_reg_0_3_5_5_i_1;
  wire mem_reg_0_3_6_6_i_1;
  wire [4:0]mem_reg_0_3_6_6_i_6;
  wire [7:0]mem_reg_0_3_7_7_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_2;
  wire [7:0]mem_reg_0_3_7_7_i_2_0;
  wire [7:0]mem_reg_0_3_7_7_i_5;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_6;
  wire [7:0]mem_reg_0_3_7_7_i_6_0;
  wire [7:0]mem_reg_0_3_7_7_i_6_1;
  wire [7:0]mem_reg_0_3_7_7_i_6_2;
  wire [7:0]mem_reg_0_3_7_7_i_6_3;
  wire [7:0]mem_reg_0_3_7_7_i_6_4;
  wire [4:0]or_ln134_127_fu_20004_p3;
  wire [4:0]or_ln134_128_fu_20010_p3;
  wire [7:0]or_ln134_131_fu_21773_p3;
  wire [5:0]or_ln134_132_fu_21779_p3;
  wire [6:0]or_ln134_4_fu_2660_p3;
  wire [7:2]p_0_in;
  wire [9:0]p_0_in__0;
  wire p_20_in;
  wire [31:0]q0;
  wire q1_reg;
  wire \q1_reg[4] ;
  wire \q1_reg[7] ;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_10;
  wire q1_reg_11;
  wire q1_reg_12;
  wire q1_reg_13;
  wire q1_reg_14;
  wire q1_reg_15;
  wire q1_reg_16;
  wire q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire q1_reg_2;
  wire q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire q1_reg_27;
  wire q1_reg_28;
  wire q1_reg_29;
  wire q1_reg_3;
  wire q1_reg_30;
  wire q1_reg_31;
  wire q1_reg_32;
  wire q1_reg_33;
  wire q1_reg_34;
  wire q1_reg_35;
  wire q1_reg_36;
  wire q1_reg_37;
  wire q1_reg_38;
  wire q1_reg_39;
  wire q1_reg_4;
  wire q1_reg_40;
  wire q1_reg_41;
  wire q1_reg_42;
  wire q1_reg_43;
  wire q1_reg_44;
  wire q1_reg_45;
  wire q1_reg_46;
  wire q1_reg_47;
  wire q1_reg_48;
  wire q1_reg_49;
  wire q1_reg_5;
  wire q1_reg_50;
  wire q1_reg_51;
  wire q1_reg_6;
  wire q1_reg_7;
  wire q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_18_n_0;
  wire [7:0]q1_reg_i_53;
  wire [7:0]q1_reg_i_53_0;
  wire q1_reg_i_81;
  wire q2_reg;
  wire q3_reg;
  wire q3_reg_0;
  wire q3_reg_1;
  wire q3_reg_2;
  wire [7:0]q3_reg_3;
  wire q3_reg_i_18_n_0;
  wire q4_reg;
  wire [7:0]q4_reg_0;
  wire [15:0]q4_reg_1;
  wire [7:0]q4_reg_10;
  wire q4_reg_11;
  wire [7:0]q4_reg_2;
  wire [7:0]q4_reg_3;
  wire [7:0]q4_reg_4;
  wire [7:0]q4_reg_5;
  wire q4_reg_6;
  wire [7:0]q4_reg_7;
  wire [7:0]q4_reg_8;
  wire q4_reg_9;
  wire q4_reg_i_139_n_0;
  wire q4_reg_i_140_n_0;
  wire q4_reg_i_19__0_n_0;
  wire [7:0]q4_reg_i_24__0;
  wire q4_reg_i_28_n_0;
  wire q4_reg_i_70_n_0;
  wire q4_reg_i_73_n_0;
  wire q4_reg_i_74_n_0;
  wire q4_reg_i_77_n_0;
  wire q4_reg_i_78_n_0;
  wire q4_reg_i_79_n_0;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [7:0]\reg_1816_reg[7] ;
  wire \reg_1822_reg[0] ;
  wire \reg_1822_reg[0]_0 ;
  wire \reg_1822_reg[0]_1 ;
  wire \reg_1828_reg[0] ;
  wire \reg_1828_reg[0]_0 ;
  wire [7:0]\reg_1828_reg[7] ;
  wire \reg_1834[7]_i_3_n_0 ;
  wire \reg_1834[7]_i_4_n_0 ;
  wire \reg_1834_reg[0] ;
  wire \reg_1834_reg[0]_0 ;
  wire \reg_1842_reg[0] ;
  wire \reg_1842_reg[0]_0 ;
  wire \reg_1850_reg[0] ;
  wire \reg_1850_reg[0]_0 ;
  wire \reg_1858_reg[0] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \trunc_ln134_334_reg_25473_reg[5] ;
  wire \trunc_ln134_334_reg_25473_reg[6] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [4:0]x_assign_192_reg_25204;
  wire [2:0]x_assign_194_reg_25226;
  wire [7:0]x_assign_198_reg_25461;
  wire [5:0]x_assign_199_reg_25467;
  wire \x_assign_199_reg_25467_reg[6] ;
  wire \x_assign_199_reg_25467_reg[7] ;
  wire [3:0]x_assign_1_reg_22549;
  wire [7:0]x_assign_2_reg_22461;
  wire [7:0]x_assign_3_reg_22616;
  wire [7:0]x_assign_6_reg_22523;
  wire [7:0]\x_assign_6_reg_22523_reg[7] ;
  wire [7:0]\x_assign_6_reg_22523_reg[7]_0 ;
  wire [7:0]x_assign_9_reg_22585;
  wire [7:0]\x_assign_9_reg_22585_reg[7] ;
  wire [7:0]x_assign_s_reg_22492;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7]_1 ;
  wire [2:0]\xor_ln124_13_reg_22730_reg[4] ;
  wire [2:0]\xor_ln124_13_reg_22730_reg[4]_0 ;
  wire [7:0]\xor_ln124_13_reg_22730_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7]_0 ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7]_1 ;
  wire [3:0]\xor_ln124_19_reg_22804_reg[5] ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7] ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7]_0 ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7]_1 ;
  wire [3:0]\xor_ln124_20_reg_22846_reg[5] ;
  wire [7:0]\xor_ln124_20_reg_22846_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_22846_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_22889_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_22889_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_2 ;
  wire \xor_ln124_235_reg_24952_reg[0] ;
  wire \xor_ln124_235_reg_24952_reg[1] ;
  wire [7:0]\xor_ln124_42_reg_22693_reg[7] ;
  wire [7:0]\xor_ln124_42_reg_22693_reg[7]_0 ;
  wire [2:0]\xor_ln124_5_reg_22677_reg[4] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4F004400)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q4_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[0]_i_2_n_0 ),
        .I4(q4_reg_1[13]),
        .I5(q4_reg_1[15]),
        .O(\ap_CS_fsm_reg[13] [0]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8A88)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(q4_reg_1[13]),
        .I1(ap_start),
        .I2(q4_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q4_reg_6),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[13] [2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(int_ct_n_90),
        .I2(q4_reg_1[2]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[1]),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_start),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(q4_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(q4_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q4_reg_1[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_rep_i_1
       (.I0(ap_start),
        .I1(q4_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q4_reg_1[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_2));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_10_reg_22601[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q4_reg_1[0]),
        .I2(ap_start),
        .I3(q4_reg_1[7]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[0]_i_1 
       (.I0(q0[24]),
        .I1(q0[8]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[16]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[0]),
        .O(ct_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[1]_i_1 
       (.I0(q0[25]),
        .I1(q0[9]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[17]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[1]),
        .O(ct_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[2]_i_1 
       (.I0(q0[26]),
        .I1(q0[10]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[18]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[2]),
        .O(ct_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[3]_i_1 
       (.I0(q0[27]),
        .I1(q0[11]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[19]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[3]),
        .O(ct_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[4]_i_1 
       (.I0(q0[28]),
        .I1(q0[12]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[20]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[4]),
        .O(ct_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[5]_i_1 
       (.I0(q0[29]),
        .I1(q0[13]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[21]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[5]),
        .O(ct_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[6]_i_1 
       (.I0(q0[30]),
        .I1(q0[14]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[22]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[6]),
        .O(ct_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_11_reg_22637[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q4_reg_1[0]),
        .I2(ap_start),
        .I3(q4_reg_1[8]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_22637[7]_i_2 
       (.I0(q0[31]),
        .I1(q0[15]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[23]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[7]),
        .O(ct_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ct_load_1_reg_22446[7]_i_1 
       (.I0(q4_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_2_reg_22477[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q4_reg_1[0]),
        .I2(ap_start),
        .I3(q4_reg_1[3]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_3_reg_22508[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q4_reg_1[0]),
        .I2(ap_start),
        .I3(q4_reg_1[4]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \ct_load_8_reg_22539[7]_i_1 
       (.I0(ap_start),
        .I1(q4_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q4_reg_1[5]),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_9_reg_22570[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q4_reg_1[0]),
        .I2(ap_start),
        .I3(q4_reg_1[6]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ct_load_reg_22431[7]_i_1 
       (.I0(q4_reg_1[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    int_ap_idle_i_1
       (.I0(q4_reg_1[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_ready),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(q4_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q4_reg_1[15]),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(p_20_in),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram int_ct
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(ct_ce0),
        .Q(Q),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[15] (int_ct_n_93),
        .\ap_CS_fsm_reg[8] (int_ct_n_90),
        .\ap_CS_fsm_reg[9] (int_ct_n_92),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ar_hs(ar_hs),
        .clefia_s0_ce4(clefia_s0_ce4),
        .int_ct_address1(int_ct_address1),
        .int_ct_read(int_ct_read),
        .or_ln134_4_fu_2660_p3(or_ln134_4_fu_2660_p3),
        .\q0_reg[31]_0 (q0),
        .\q0_reg[31]_1 ({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .q1_reg(q1_reg),
        .\q1_reg[0]_0 (int_ct_write_reg_n_0),
        .\q1_reg[10]_0 (int_ct_n_106),
        .\q1_reg[11]_0 (int_ct_n_107),
        .\q1_reg[12]_0 (int_ct_n_108),
        .\q1_reg[13]_0 (int_ct_n_109),
        .\q1_reg[14]_0 (int_ct_n_110),
        .\q1_reg[15]_0 (int_ct_n_111),
        .\q1_reg[16]_0 (int_ct_n_112),
        .\q1_reg[17]_0 (int_ct_n_113),
        .\q1_reg[18]_0 (int_ct_n_114),
        .\q1_reg[19]_0 (int_ct_n_115),
        .\q1_reg[20]_0 (int_ct_n_116),
        .\q1_reg[21]_0 (int_ct_n_117),
        .\q1_reg[22]_0 (int_ct_n_118),
        .\q1_reg[23]_0 (int_ct_n_119),
        .\q1_reg[24]_0 (int_ct_n_120),
        .\q1_reg[25]_0 (int_ct_n_121),
        .\q1_reg[26]_0 (int_ct_n_122),
        .\q1_reg[27]_0 (int_ct_n_123),
        .\q1_reg[28]_0 (int_ct_n_124),
        .\q1_reg[29]_0 (int_ct_n_125),
        .\q1_reg[30]_0 (int_ct_n_126),
        .\q1_reg[31]_0 (int_ct_n_127),
        .\q1_reg[4]_0 (int_ct_n_102),
        .\q1_reg[5]_0 (int_ct_n_103),
        .\q1_reg[6]_0 (int_ct_n_104),
        .\q1_reg[8]_0 (int_ct_n_105),
        .\q1_reg[9]_0 ({p_0_in__0[9],p_0_in__0[7],p_0_in__0[3:0]}),
        .q1_reg_0(q1_reg_0),
        .q1_reg_1(q1_reg_1),
        .q1_reg_10(q1_reg_10),
        .q1_reg_11(q1_reg_11),
        .q1_reg_12(q1_reg_12),
        .q1_reg_13(q1_reg_13),
        .q1_reg_14(q1_reg_14),
        .q1_reg_15(q1_reg_15),
        .q1_reg_16(q1_reg_16),
        .q1_reg_17(q1_reg_17),
        .q1_reg_18(q1_reg_18),
        .q1_reg_19(q1_reg_19),
        .q1_reg_2(q1_reg_2),
        .q1_reg_20(q1_reg_20),
        .q1_reg_21(q1_reg_21),
        .q1_reg_22(q1_reg_22),
        .q1_reg_23(q1_reg_23),
        .q1_reg_24(q1_reg_24),
        .q1_reg_25(q1_reg_25),
        .q1_reg_26(q1_reg_26),
        .q1_reg_27(q1_reg_27),
        .q1_reg_28(q1_reg_28),
        .q1_reg_29(q1_reg_29),
        .q1_reg_3(q1_reg_3),
        .q1_reg_30(q1_reg_30),
        .q1_reg_31(q1_reg_31),
        .q1_reg_32(q1_reg_32),
        .q1_reg_33(q1_reg_33),
        .q1_reg_34(q1_reg_34),
        .q1_reg_35(q1_reg_35),
        .q1_reg_36(q1_reg_36),
        .q1_reg_37(q1_reg_37),
        .q1_reg_38(q1_reg_38),
        .q1_reg_39(q1_reg_39),
        .q1_reg_4(q1_reg_4),
        .q1_reg_40(q1_reg_40),
        .q1_reg_41(q1_reg_41),
        .q1_reg_42(q1_reg_42),
        .q1_reg_43(q1_reg_43),
        .q1_reg_44(q1_reg_44),
        .q1_reg_45(q1_reg_45),
        .q1_reg_46(q1_reg_46),
        .q1_reg_47(q1_reg_47),
        .q1_reg_48(q1_reg_48),
        .q1_reg_49(q1_reg_49),
        .q1_reg_5(q1_reg_5),
        .q1_reg_6(q1_reg_6),
        .q1_reg_7(q1_reg_7),
        .q1_reg_8(q1_reg_8),
        .q1_reg_9(q1_reg_9),
        .q1_reg_i_53_0(q1_reg_i_53),
        .q1_reg_i_53_1(q1_reg_i_53_0),
        .q1_reg_i_81_0(q1_reg_i_81),
        .q4_reg(q4_reg),
        .q4_reg_0(q4_reg_0),
        .q4_reg_1(q4_reg_1),
        .q4_reg_10(q4_reg_i_79_n_0),
        .q4_reg_11(q4_reg_i_77_n_0),
        .q4_reg_12({q4_reg_8[7:6],q4_reg_8[3:1]}),
        .q4_reg_13(q4_reg_i_78_n_0),
        .q4_reg_14(q4_reg_9),
        .q4_reg_15({q4_reg_10[7:6],q4_reg_10[4:2]}),
        .q4_reg_16(q4_reg_i_70_n_0),
        .q4_reg_17(q4_reg_i_74_n_0),
        .q4_reg_18(q4_reg_11),
        .q4_reg_19(q4_reg_i_28_n_0),
        .q4_reg_2(q4_reg_2),
        .q4_reg_3(q4_reg_3),
        .q4_reg_4(q4_reg_4),
        .q4_reg_5(q4_reg_5),
        .q4_reg_6(q4_reg_6),
        .q4_reg_7(q4_reg_7),
        .q4_reg_8(ap_enable_reg_pp0_iter0),
        .q4_reg_9(q4_reg_i_19__0_n_0),
        .q4_reg_i_24__0_0({q4_reg_i_24__0[7:6],q4_reg_i_24__0[3:2]}),
        .q4_reg_i_24__0_1(\reg_1834[7]_i_4_n_0 ),
        .q4_reg_i_24__0_2(q4_reg_i_139_n_0),
        .q4_reg_i_30_0(q4_reg_i_140_n_0),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[31] ({int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33,int_pt_n_34,int_pt_n_35,int_pt_n_36,int_pt_n_37,int_pt_n_38,int_pt_n_39}),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_0 ),
        .\reg_1816_reg[7] (\reg_1816_reg[7] ),
        .\reg_1828_reg[7] (\reg_1828_reg[7] ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate),
        .x_assign_1_reg_22549(x_assign_1_reg_22549),
        .x_assign_2_reg_22461(x_assign_2_reg_22461),
        .x_assign_3_reg_22616(x_assign_3_reg_22616),
        .x_assign_6_reg_22523(x_assign_6_reg_22523),
        .\x_assign_6_reg_22523_reg[7] (\x_assign_6_reg_22523_reg[7] ),
        .\x_assign_6_reg_22523_reg[7]_0 (\x_assign_6_reg_22523_reg[7]_0 ),
        .x_assign_9_reg_22585(x_assign_9_reg_22585),
        .\x_assign_9_reg_22585_reg[7] (\x_assign_9_reg_22585_reg[7] ),
        .x_assign_s_reg_22492(x_assign_s_reg_22492),
        .\xor_ln124_11_reg_22704_reg[0] (ct_q0[0]),
        .\xor_ln124_11_reg_22704_reg[3] (ct_q0[3]),
        .\xor_ln124_11_reg_22704_reg[4] (ct_q0[4]),
        .\xor_ln124_11_reg_22704_reg[6] (ct_q0[6]),
        .\xor_ln124_11_reg_22704_reg[7] (\xor_ln124_11_reg_22704_reg[7] ),
        .\xor_ln124_11_reg_22704_reg[7]_0 (\xor_ln124_11_reg_22704_reg[7]_0 ),
        .\xor_ln124_11_reg_22704_reg[7]_1 (\xor_ln124_11_reg_22704_reg[7]_1 ),
        .\xor_ln124_11_reg_22704_reg[7]_2 (ct_q0[7]),
        .\xor_ln124_13_reg_22730_reg[1] (ct_q0[1]),
        .\xor_ln124_13_reg_22730_reg[4] (\xor_ln124_13_reg_22730_reg[4] ),
        .\xor_ln124_13_reg_22730_reg[4]_0 (\xor_ln124_13_reg_22730_reg[4]_0 ),
        .\xor_ln124_13_reg_22730_reg[5] (ct_q0[5]),
        .\xor_ln124_13_reg_22730_reg[7] (\xor_ln124_13_reg_22730_reg[7] ),
        .\xor_ln124_14_reg_22762_reg[7] (\xor_ln124_14_reg_22762_reg[7] ),
        .\xor_ln124_14_reg_22762_reg[7]_0 (\xor_ln124_14_reg_22762_reg[7]_0 ),
        .\xor_ln124_14_reg_22762_reg[7]_1 (\xor_ln124_14_reg_22762_reg[7]_1 ),
        .\xor_ln124_19_reg_22804_reg[2] (ct_q0[2]),
        .\xor_ln124_19_reg_22804_reg[5] (\xor_ln124_19_reg_22804_reg[5] ),
        .\xor_ln124_19_reg_22804_reg[7] (\xor_ln124_19_reg_22804_reg[7] ),
        .\xor_ln124_19_reg_22804_reg[7]_0 (\xor_ln124_19_reg_22804_reg[7]_0 ),
        .\xor_ln124_19_reg_22804_reg[7]_1 (\xor_ln124_19_reg_22804_reg[7]_1 ),
        .\xor_ln124_20_reg_22846_reg[5] (\xor_ln124_20_reg_22846_reg[5] ),
        .\xor_ln124_20_reg_22846_reg[7] (\xor_ln124_20_reg_22846_reg[7] ),
        .\xor_ln124_20_reg_22846_reg[7]_0 (\xor_ln124_20_reg_22846_reg[7]_0 ),
        .\xor_ln124_21_reg_22889_reg[7] (\xor_ln124_21_reg_22889_reg[7] ),
        .\xor_ln124_21_reg_22889_reg[7]_0 (\xor_ln124_21_reg_22889_reg[7]_0 ),
        .\xor_ln124_22_reg_22946_reg[7] (\xor_ln124_22_reg_22946_reg[7] ),
        .\xor_ln124_22_reg_22946_reg[7]_0 (\xor_ln124_22_reg_22946_reg[7]_0 ),
        .\xor_ln124_22_reg_22946_reg[7]_1 (\xor_ln124_22_reg_22946_reg[7]_1 ),
        .\xor_ln124_22_reg_22946_reg[7]_2 (\xor_ln124_22_reg_22946_reg[7]_2 ),
        .\xor_ln124_42_reg_22693_reg[7] (\xor_ln124_42_reg_22693_reg[7] ),
        .\xor_ln124_42_reg_22693_reg[7]_0 (\xor_ln124_42_reg_22693_reg[7]_0 ),
        .\xor_ln124_5_reg_22677_reg[4] (\xor_ln124_5_reg_22677_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ct_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_ct_read0));
  FDRE int_ct_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_read0),
        .Q(int_ct_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ct_shift0[0]_i_1 
       (.I0(\int_ct_shift0[0]_i_2_n_0 ),
        .I1(ct_ce0),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .O(\int_ct_shift0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \int_ct_shift0[0]_i_2 
       (.I0(q4_reg_1[15]),
        .I1(q4_reg_1[14]),
        .I2(q4_reg_1[13]),
        .I3(q4_reg_1[12]),
        .I4(\int_ct_shift0[0]_i_3_n_0 ),
        .I5(q4_reg_1[11]),
        .O(\int_ct_shift0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABABABB)) 
    \int_ct_shift0[0]_i_3 
       (.I0(q4_reg_1[9]),
        .I1(q4_reg_1[8]),
        .I2(q4_reg_1[7]),
        .I3(q4_reg_1[6]),
        .I4(\int_ct_shift0[0]_i_4_n_0 ),
        .I5(q4_reg_1[10]),
        .O(\int_ct_shift0[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55551011)) 
    \int_ct_shift0[0]_i_4 
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[3]),
        .I2(q4_reg_1[2]),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[4]),
        .O(\int_ct_shift0[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01FF0000)) 
    \int_ct_shift0[1]_i_1 
       (.I0(\int_ct_shift0[1]_i_2_n_0 ),
        .I1(q4_reg_1[13]),
        .I2(q4_reg_1[12]),
        .I3(int_ct_n_93),
        .I4(ct_ce0),
        .I5(\int_ct_shift0_reg_n_0_[1] ),
        .O(\int_ct_shift0[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11101111)) 
    \int_ct_shift0[1]_i_2 
       (.I0(q4_reg_1[11]),
        .I1(q4_reg_1[10]),
        .I2(q4_reg_1[9]),
        .I3(q4_reg_1[8]),
        .I4(\int_ct_shift0[1]_i_3_n_0 ),
        .O(\int_ct_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \int_ct_shift0[1]_i_3 
       (.I0(q4_reg_1[2]),
        .I1(q4_reg_1[3]),
        .I2(q4_reg_1[5]),
        .I3(q4_reg_1[4]),
        .I4(q4_reg_1[6]),
        .I5(q4_reg_1[7]),
        .O(\int_ct_shift0[1]_i_3_n_0 ));
  FDRE \int_ct_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ct_shift0[0]_i_1_n_0 ),
        .Q(\int_ct_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ct_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ct_shift0[1]_i_1_n_0 ),
        .Q(\int_ct_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ct_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(p_20_in),
        .I4(int_ct_write_reg_n_0),
        .O(int_ct_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    int_ct_write_i_2
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_20_in));
  FDRE int_ct_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_write_i_1_n_0),
        .Q(int_ct_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_ier[1]_i_2 
       (.I0(p_20_in),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_isr[0]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(ap_ready),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \int_isr[1]_i_2 
       (.I0(q4_reg_1[15]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram__parameterized0 int_pt
       (.Q({int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33,int_pt_n_34,int_pt_n_35,int_pt_n_36,int_pt_n_37,int_pt_n_38,int_pt_n_39}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ar_hs(ar_hs),
        .int_ct_address1(int_ct_address1),
        .mem_reg_0_3_0_0_i_13_0(int_ct_n_92),
        .mem_reg_0_3_0_0_i_15_0({q4_reg_1[15],q4_reg_1[13:0]}),
        .mem_reg_0_3_0_0_i_15_1(q1_reg_1),
        .mem_reg_0_3_0_0_i_1__0_0(mem_reg_0_3_0_0_i_1__0),
        .mem_reg_0_3_1_1_i_1_0(mem_reg_0_3_1_1_i_1),
        .mem_reg_0_3_2_2_i_1_0(mem_reg_0_3_2_2_i_1),
        .mem_reg_0_3_3_3_i_1_0(mem_reg_0_3_3_3_i_1),
        .mem_reg_0_3_3_3_i_1_1(mem_reg_0_3_3_3_i_1_0),
        .mem_reg_0_3_5_5_i_1_0(mem_reg_0_3_5_5_i_1),
        .mem_reg_0_3_6_6_i_1_0(mem_reg_0_3_6_6_i_1),
        .mem_reg_0_3_6_6_i_6_0(mem_reg_0_3_6_6_i_6),
        .mem_reg_0_3_7_7_i_1_0(mem_reg_0_3_7_7_i_1),
        .mem_reg_0_3_7_7_i_1_1(mem_reg_0_3_7_7_i_1_0),
        .mem_reg_0_3_7_7_i_1_2(mem_reg_0_3_7_7_i_1_1),
        .mem_reg_0_3_7_7_i_1_3(mem_reg_0_3_7_7_i_1_2),
        .mem_reg_0_3_7_7_i_1_4(mem_reg_0_3_7_7_i_1_3),
        .mem_reg_0_3_7_7_i_2_0(mem_reg_0_3_7_7_i_2),
        .mem_reg_0_3_7_7_i_2_1(mem_reg_0_3_7_7_i_2_0),
        .mem_reg_0_3_7_7_i_5_0(mem_reg_0_3_7_7_i_5),
        .mem_reg_0_3_7_7_i_5_1(mem_reg_0_3_7_7_i_5_0),
        .mem_reg_0_3_7_7_i_6_0(mem_reg_0_3_7_7_i_6),
        .mem_reg_0_3_7_7_i_6_1(mem_reg_0_3_7_7_i_6_0),
        .mem_reg_0_3_7_7_i_6_2(mem_reg_0_3_7_7_i_6_1),
        .mem_reg_0_3_7_7_i_6_3(mem_reg_0_3_7_7_i_6_2),
        .mem_reg_0_3_7_7_i_6_4(mem_reg_0_3_7_7_i_6_3),
        .mem_reg_0_3_7_7_i_6_5(mem_reg_0_3_7_7_i_6_4),
        .or_ln134_127_fu_20004_p3(or_ln134_127_fu_20004_p3),
        .or_ln134_128_fu_20010_p3(or_ln134_128_fu_20010_p3),
        .or_ln134_131_fu_21773_p3(or_ln134_131_fu_21773_p3),
        .or_ln134_132_fu_21779_p3(or_ln134_132_fu_21779_p3),
        .\q1_reg[4]_0 (\q1_reg[4] ),
        .\q1_reg[7]_0 (\q1_reg[7] ),
        .q3_reg(\xor_ln124_14_reg_22762_reg[7]_1 ),
        .q3_reg_0(q3_reg_3),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .\trunc_ln134_334_reg_25473_reg[5] (\trunc_ln134_334_reg_25473_reg[5] ),
        .\trunc_ln134_334_reg_25473_reg[6] (\trunc_ln134_334_reg_25473_reg[6] ),
        .x_assign_192_reg_25204(x_assign_192_reg_25204),
        .x_assign_194_reg_25226(x_assign_194_reg_25226),
        .x_assign_198_reg_25461(x_assign_198_reg_25461),
        .x_assign_199_reg_25467(x_assign_199_reg_25467),
        .\x_assign_199_reg_25467_reg[6] (\x_assign_199_reg_25467_reg[6] ),
        .\x_assign_199_reg_25467_reg[7] (\x_assign_199_reg_25467_reg[7] ),
        .\xor_ln124_235_reg_24952_reg[0] (\xor_ln124_235_reg_24952_reg[0] ),
        .\xor_ln124_235_reg_24952_reg[1] (\xor_ln124_235_reg_24952_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3B08FFFF3B083B08)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_0_in[2]),
        .I3(ap_done),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_0 ),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    q1_reg_i_1
       (.I0(q1_reg_i_18_n_0),
        .I1(q4_reg_6),
        .I2(q4_reg_1[11]),
        .I3(q1_reg_50),
        .I4(q1_reg_51),
        .I5(ap_enable_reg_pp0_iter0_reg_reg_0),
        .O(clefia_s1_ce3));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    q1_reg_i_18
       (.I0(q3_reg_2),
        .I1(q4_reg_11),
        .I2(q4_reg_1[15]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q4_reg_1[0]),
        .I5(ap_start),
        .O(q1_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    q2_reg_i_1
       (.I0(q4_reg),
        .I1(q2_reg),
        .I2(q4_reg_1[0]),
        .I3(q4_reg_1[2]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg_i_18_n_0),
        .O(clefia_s1_ce2));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEA)) 
    q3_reg_i_1
       (.I0(q3_reg_i_18_n_0),
        .I1(q4_reg_6),
        .I2(q4_reg_1[0]),
        .I3(q3_reg),
        .I4(q4_reg_1[1]),
        .I5(q4_reg_1[9]),
        .O(clefia_s0_ce3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_18
       (.I0(q1_reg_50),
        .I1(q3_reg_0),
        .I2(q3_reg_1),
        .I3(ap_ready),
        .I4(q4_reg_11),
        .I5(q3_reg_2),
        .O(q3_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0E0FFFF)) 
    q4_reg_i_1
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q4_reg_1[2]),
        .I4(q4_reg_i_19__0_n_0),
        .I5(q4_reg_9),
        .O(clefia_s1_ce4));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q4_reg_i_139
       (.I0(q4_reg_1[10]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(q4_reg_i_139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h1F111FFF)) 
    q4_reg_i_140
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[7]),
        .I2(ap_start),
        .I3(q4_reg_1[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(q4_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h0F000FFF1F111FFF)) 
    q4_reg_i_19__0
       (.I0(q4_reg_1[12]),
        .I1(q4_reg_1[15]),
        .I2(ap_start),
        .I3(q4_reg_1[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(q4_reg_1[10]),
        .O(q4_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAFEFAFEFFF)) 
    q4_reg_i_28
       (.I0(q4_reg_i_73_n_0),
        .I1(q4_reg_10[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q4_reg_1[15]),
        .I4(q4_reg_1[12]),
        .I5(q4_reg_1[10]),
        .O(q4_reg_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q4_reg_i_70
       (.I0(q4_reg_1[12]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(q4_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h0000A0A000003000)) 
    q4_reg_i_73
       (.I0(q4_reg_8[5]),
        .I1(q4_reg_i_24__0[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q4_reg_1[10]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_1[12]),
        .O(q4_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000505000003000)) 
    q4_reg_i_74
       (.I0(q4_reg_8[4]),
        .I1(q4_reg_i_24__0[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q4_reg_1[10]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_1[12]),
        .O(q4_reg_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    q4_reg_i_77
       (.I0(q4_reg_1[15]),
        .I1(ap_start),
        .I2(q4_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q4_reg_1[12]),
        .O(q4_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'h50335333)) 
    q4_reg_i_78
       (.I0(q4_reg_10[1]),
        .I1(q4_reg_i_24__0[1]),
        .I2(q4_reg_1[15]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q4_reg_1[12]),
        .O(q4_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h3FAA3AAA30AA3AAA)) 
    q4_reg_i_79
       (.I0(q4_reg_i_24__0[0]),
        .I1(q4_reg_10[0]),
        .I2(q4_reg_1[15]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q4_reg_1[12]),
        .I5(q4_reg_8[0]),
        .O(q4_reg_i_79_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_task_ap_done),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(int_pt_read),
        .I4(int_ct_read),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_106),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_107),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_108),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_109),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_110),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_111),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_112),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_113),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_114),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_115),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_116),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_117),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_118),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_119),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_120),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_121),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_122),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_123),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_124),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_125),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_126),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_127),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_102),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_103),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_104),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_105),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFC0FFC0)) 
    \reg_1816[7]_i_1 
       (.I0(q4_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q4_reg_1[0]),
        .I3(q4_reg),
        .I4(q4_reg_1[9]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \reg_1822[7]_i_1 
       (.I0(q4_reg_1[3]),
        .I1(q4_reg_1[11]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\reg_1822_reg[0] ),
        .I4(\reg_1822_reg[0]_0 ),
        .I5(\reg_1822_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF0FFFEFFF0FF)) 
    \reg_1828[7]_i_1 
       (.I0(q4_reg_1[12]),
        .I1(q4_reg_1[15]),
        .I2(\reg_1828_reg[0] ),
        .I3(\reg_1828_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q4_reg_1[4]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFB)) 
    \reg_1834[7]_i_1 
       (.I0(\reg_1834[7]_i_3_n_0 ),
        .I1(\reg_1834[7]_i_4_n_0 ),
        .I2(\reg_1834_reg[0] ),
        .I3(\reg_1834_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q4_reg_1[12]),
        .O(E));
  LUT5 #(
    .INIT(32'hFFC0EAC0)) 
    \reg_1834[7]_i_3 
       (.I0(q4_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(q4_reg_1[13]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q4_reg_1[4]),
        .O(\reg_1834[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \reg_1834[7]_i_4 
       (.I0(q4_reg_1[5]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q4_reg_1[0]),
        .I3(ap_start),
        .O(\reg_1834[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_1834[7]_i_6 
       (.I0(q4_reg_1[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q4_reg_1[13]),
        .I3(ap_start),
        .I4(q4_reg_1[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFBBBFBBBBBBBBB)) 
    \reg_1842[7]_i_1 
       (.I0(\reg_1842_reg[0] ),
        .I1(\reg_1842_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q4_reg_1[0]),
        .I4(ap_start),
        .I5(q4_reg_1[6]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT5 #(
    .INIT(32'hFF7F7F7F)) 
    \reg_1850[7]_i_1 
       (.I0(\reg_1850_reg[0] ),
        .I1(\reg_1850_reg[0]_0 ),
        .I2(\reg_1828_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q4_reg_1[7]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_1858[7]_i_1 
       (.I0(\reg_1858_reg[0] ),
        .I1(q4_reg_6),
        .I2(q4_reg_1[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q4_reg_1[8]),
        .O(ap_enable_reg_pp0_iter1_reg_rep));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(int_ct_read),
        .I4(int_pt_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_ct_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_pt_read),
        .O(s_axi_control_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram
   (D,
    \reg_1828_reg[7] ,
    ADDRBWRADDR,
    \x_assign_9_reg_22585_reg[7] ,
    \xor_ln124_42_reg_22693_reg[7] ,
    \xor_ln124_42_reg_22693_reg[7]_0 ,
    \x_assign_6_reg_22523_reg[7] ,
    \x_assign_6_reg_22523_reg[7]_0 ,
    ADDRARDADDR,
    \xor_ln124_22_reg_22946_reg[7] ,
    \reg_1816_reg[7] ,
    E,
    clefia_s0_ce4,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[15] ,
    \q1_reg[9]_0 ,
    int_ct_address1,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    Q,
    \xor_ln124_11_reg_22704_reg[0] ,
    \xor_ln124_21_reg_22889_reg[7] ,
    \xor_ln124_21_reg_22889_reg[7]_0 ,
    x_assign_9_reg_22585,
    x_assign_3_reg_22616,
    \xor_ln124_13_reg_22730_reg[7] ,
    x_assign_2_reg_22461,
    x_assign_s_reg_22492,
    or_ln134_4_fu_2660_p3,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    q1_reg_4,
    q1_reg_5,
    q1_reg_6,
    q1_reg_7,
    q1_reg_8,
    q1_reg_i_53_0,
    ap_ready,
    q4_reg,
    q1_reg_i_53_1,
    q1_reg_i_81_0,
    \xor_ln124_22_reg_22946_reg[7]_0 ,
    \xor_ln124_22_reg_22946_reg[7]_1 ,
    \xor_ln124_22_reg_22946_reg[7]_2 ,
    \xor_ln124_19_reg_22804_reg[7] ,
    \xor_ln124_19_reg_22804_reg[7]_0 ,
    \xor_ln124_19_reg_22804_reg[7]_1 ,
    \xor_ln124_20_reg_22846_reg[7] ,
    \xor_ln124_20_reg_22846_reg[7]_0 ,
    x_assign_6_reg_22523,
    \xor_ln124_14_reg_22762_reg[7] ,
    \xor_ln124_14_reg_22762_reg[7]_0 ,
    \xor_ln124_14_reg_22762_reg[7]_1 ,
    \xor_ln124_11_reg_22704_reg[7] ,
    \xor_ln124_11_reg_22704_reg[7]_0 ,
    \xor_ln124_11_reg_22704_reg[7]_1 ,
    q4_reg_0,
    q4_reg_1,
    q4_reg_2,
    q4_reg_3,
    q4_reg_4,
    q4_reg_5,
    q4_reg_6,
    q4_reg_7,
    q4_reg_8,
    q4_reg_9,
    q4_reg_10,
    \xor_ln124_13_reg_22730_reg[1] ,
    q1_reg_9,
    q1_reg_10,
    q1_reg_11,
    q1_reg_12,
    q1_reg_13,
    q1_reg_14,
    x_assign_1_reg_22549,
    q4_reg_11,
    q4_reg_12,
    q4_reg_13,
    q4_reg_14,
    \xor_ln124_19_reg_22804_reg[2] ,
    \xor_ln124_13_reg_22730_reg[4] ,
    \xor_ln124_13_reg_22730_reg[4]_0 ,
    q4_reg_15,
    q4_reg_i_24__0_0,
    \xor_ln124_20_reg_22846_reg[5] ,
    \xor_ln124_19_reg_22804_reg[5] ,
    q1_reg_15,
    q1_reg_16,
    q1_reg_17,
    q1_reg_18,
    q1_reg_19,
    q1_reg_20,
    q1_reg_21,
    q1_reg_22,
    q1_reg_23,
    q1_reg_24,
    q1_reg_25,
    q1_reg_26,
    \xor_ln124_11_reg_22704_reg[3] ,
    q4_reg_16,
    q4_reg_i_30_0,
    \xor_ln124_5_reg_22677_reg[4] ,
    \xor_ln124_11_reg_22704_reg[4] ,
    q4_reg_17,
    q1_reg_27,
    q1_reg_28,
    q1_reg_29,
    q1_reg_30,
    q1_reg_31,
    q1_reg_32,
    \xor_ln124_13_reg_22730_reg[5] ,
    q1_reg_33,
    q1_reg_34,
    q1_reg_35,
    q1_reg_36,
    q1_reg_37,
    q1_reg_38,
    q4_reg_18,
    q4_reg_19,
    \xor_ln124_11_reg_22704_reg[6] ,
    q1_reg_39,
    q1_reg_40,
    q1_reg_41,
    q1_reg_42,
    q1_reg_43,
    \xor_ln124_11_reg_22704_reg[7]_2 ,
    q1_reg_44,
    q1_reg_45,
    q1_reg_46,
    q1_reg_47,
    q1_reg_48,
    q1_reg_49,
    q4_reg_i_24__0_1,
    q4_reg_i_24__0_2,
    \rdata_reg[0] ,
    ar_hs,
    int_ct_read,
    \rdata_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[9] ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \q0_reg[31]_1 ,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    s_axi_control_WDATA,
    ap_clk);
  output [7:0]D;
  output [7:0]\reg_1828_reg[7] ;
  output [7:0]ADDRBWRADDR;
  output [7:0]\x_assign_9_reg_22585_reg[7] ;
  output [7:0]\xor_ln124_42_reg_22693_reg[7] ;
  output [7:0]\xor_ln124_42_reg_22693_reg[7]_0 ;
  output [7:0]\x_assign_6_reg_22523_reg[7] ;
  output [7:0]\x_assign_6_reg_22523_reg[7]_0 ;
  output [7:0]ADDRARDADDR;
  output [7:0]\xor_ln124_22_reg_22946_reg[7] ;
  output [7:0]\reg_1816_reg[7] ;
  output [0:0]E;
  output clefia_s0_ce4;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[15] ;
  output [5:0]\q1_reg[9]_0 ;
  output [1:0]int_ct_address1;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [7:0]Q;
  input \xor_ln124_11_reg_22704_reg[0] ;
  input [7:0]\xor_ln124_21_reg_22889_reg[7] ;
  input [7:0]\xor_ln124_21_reg_22889_reg[7]_0 ;
  input [7:0]x_assign_9_reg_22585;
  input [7:0]x_assign_3_reg_22616;
  input [7:0]\xor_ln124_13_reg_22730_reg[7] ;
  input [7:0]x_assign_2_reg_22461;
  input [7:0]x_assign_s_reg_22492;
  input [6:0]or_ln134_4_fu_2660_p3;
  input q1_reg;
  input q1_reg_0;
  input q1_reg_1;
  input q1_reg_2;
  input q1_reg_3;
  input q1_reg_4;
  input q1_reg_5;
  input q1_reg_6;
  input q1_reg_7;
  input q1_reg_8;
  input [7:0]q1_reg_i_53_0;
  input ap_ready;
  input q4_reg;
  input [7:0]q1_reg_i_53_1;
  input q1_reg_i_81_0;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_22946_reg[7]_2 ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7] ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_22804_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_22846_reg[7] ;
  input [7:0]\xor_ln124_20_reg_22846_reg[7]_0 ;
  input [7:0]x_assign_6_reg_22523;
  input [7:0]\xor_ln124_14_reg_22762_reg[7] ;
  input [7:0]\xor_ln124_14_reg_22762_reg[7]_0 ;
  input [7:0]\xor_ln124_14_reg_22762_reg[7]_1 ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7] ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_22704_reg[7]_1 ;
  input [7:0]q4_reg_0;
  input [15:0]q4_reg_1;
  input [7:0]q4_reg_2;
  input [7:0]q4_reg_3;
  input [7:0]q4_reg_4;
  input [7:0]q4_reg_5;
  input q4_reg_6;
  input [7:0]q4_reg_7;
  input q4_reg_8;
  input q4_reg_9;
  input q4_reg_10;
  input \xor_ln124_13_reg_22730_reg[1] ;
  input q1_reg_9;
  input q1_reg_10;
  input q1_reg_11;
  input q1_reg_12;
  input q1_reg_13;
  input q1_reg_14;
  input [3:0]x_assign_1_reg_22549;
  input q4_reg_11;
  input [4:0]q4_reg_12;
  input q4_reg_13;
  input q4_reg_14;
  input \xor_ln124_19_reg_22804_reg[2] ;
  input [2:0]\xor_ln124_13_reg_22730_reg[4] ;
  input [2:0]\xor_ln124_13_reg_22730_reg[4]_0 ;
  input [4:0]q4_reg_15;
  input [3:0]q4_reg_i_24__0_0;
  input [3:0]\xor_ln124_20_reg_22846_reg[5] ;
  input [3:0]\xor_ln124_19_reg_22804_reg[5] ;
  input q1_reg_15;
  input q1_reg_16;
  input q1_reg_17;
  input q1_reg_18;
  input q1_reg_19;
  input q1_reg_20;
  input q1_reg_21;
  input q1_reg_22;
  input q1_reg_23;
  input q1_reg_24;
  input q1_reg_25;
  input q1_reg_26;
  input \xor_ln124_11_reg_22704_reg[3] ;
  input q4_reg_16;
  input q4_reg_i_30_0;
  input [2:0]\xor_ln124_5_reg_22677_reg[4] ;
  input \xor_ln124_11_reg_22704_reg[4] ;
  input q4_reg_17;
  input q1_reg_27;
  input q1_reg_28;
  input q1_reg_29;
  input q1_reg_30;
  input q1_reg_31;
  input q1_reg_32;
  input \xor_ln124_13_reg_22730_reg[5] ;
  input q1_reg_33;
  input q1_reg_34;
  input q1_reg_35;
  input q1_reg_36;
  input q1_reg_37;
  input q1_reg_38;
  input q4_reg_18;
  input q4_reg_19;
  input \xor_ln124_11_reg_22704_reg[6] ;
  input q1_reg_39;
  input q1_reg_40;
  input q1_reg_41;
  input q1_reg_42;
  input q1_reg_43;
  input \xor_ln124_11_reg_22704_reg[7]_2 ;
  input q1_reg_44;
  input q1_reg_45;
  input q1_reg_46;
  input q1_reg_47;
  input q1_reg_48;
  input q1_reg_49;
  input q4_reg_i_24__0_1;
  input q4_reg_i_24__0_2;
  input \rdata_reg[0] ;
  input ar_hs;
  input int_ct_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input \rdata_reg[9] ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\q0_reg[31]_1 ;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_ready;
  wire ar_hs;
  wire clefia_s0_ce4;
  wire [1:0]int_ct_address1;
  wire [3:3]int_ct_be1;
  wire int_ct_ce1;
  wire int_ct_read;
  wire mem_reg_0_3_0_0_i_2_n_0;
  wire mem_reg_0_3_0_0_i_3__0_n_0;
  wire [6:0]or_ln134_4_fu_2660_p3;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire [31:0]q00;
  wire \q0[31]_i_2_n_0 ;
  wire [31:0]\q0_reg[31]_0 ;
  wire [1:0]\q0_reg[31]_1 ;
  wire [31:0]q1;
  wire [31:0]q10__0;
  wire q1_reg;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [5:0]\q1_reg[9]_0 ;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_10;
  wire q1_reg_11;
  wire q1_reg_12;
  wire q1_reg_13;
  wire q1_reg_14;
  wire q1_reg_15;
  wire q1_reg_16;
  wire q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire q1_reg_2;
  wire q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire q1_reg_27;
  wire q1_reg_28;
  wire q1_reg_29;
  wire q1_reg_3;
  wire q1_reg_30;
  wire q1_reg_31;
  wire q1_reg_32;
  wire q1_reg_33;
  wire q1_reg_34;
  wire q1_reg_35;
  wire q1_reg_36;
  wire q1_reg_37;
  wire q1_reg_38;
  wire q1_reg_39;
  wire q1_reg_4;
  wire q1_reg_40;
  wire q1_reg_41;
  wire q1_reg_42;
  wire q1_reg_43;
  wire q1_reg_44;
  wire q1_reg_45;
  wire q1_reg_46;
  wire q1_reg_47;
  wire q1_reg_48;
  wire q1_reg_49;
  wire q1_reg_5;
  wire q1_reg_6;
  wire q1_reg_7;
  wire q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_141_n_0;
  wire q1_reg_i_146_n_0;
  wire q1_reg_i_151_n_0;
  wire q1_reg_i_155_n_0;
  wire q1_reg_i_159_n_0;
  wire q1_reg_i_164_n_0;
  wire q1_reg_i_167_n_0;
  wire q1_reg_i_171_n_0;
  wire [7:0]q1_reg_i_53_0;
  wire [7:0]q1_reg_i_53_1;
  wire q1_reg_i_53_n_0;
  wire q1_reg_i_57_n_0;
  wire q1_reg_i_61_n_0;
  wire q1_reg_i_65_n_0;
  wire q1_reg_i_69_n_0;
  wire q1_reg_i_73_n_0;
  wire q1_reg_i_77_n_0;
  wire q1_reg_i_81_0;
  wire q1_reg_i_81_n_0;
  wire q4_reg;
  wire [7:0]q4_reg_0;
  wire [15:0]q4_reg_1;
  wire q4_reg_10;
  wire q4_reg_11;
  wire [4:0]q4_reg_12;
  wire q4_reg_13;
  wire q4_reg_14;
  wire [4:0]q4_reg_15;
  wire q4_reg_16;
  wire q4_reg_17;
  wire q4_reg_18;
  wire q4_reg_19;
  wire [7:0]q4_reg_2;
  wire [7:0]q4_reg_3;
  wire [7:0]q4_reg_4;
  wire [7:0]q4_reg_5;
  wire q4_reg_6;
  wire [7:0]q4_reg_7;
  wire q4_reg_8;
  wire q4_reg_9;
  wire q4_reg_i_10__0_n_0;
  wire q4_reg_i_11_n_0;
  wire q4_reg_i_12_n_0;
  wire q4_reg_i_13_n_0;
  wire q4_reg_i_14_n_0;
  wire q4_reg_i_15_n_0;
  wire q4_reg_i_16_n_0;
  wire q4_reg_i_17_n_0;
  wire q4_reg_i_18_n_0;
  wire q4_reg_i_19_n_0;
  wire q4_reg_i_20_n_0;
  wire q4_reg_i_21_n_0;
  wire q4_reg_i_22_n_0;
  wire q4_reg_i_23_n_0;
  wire [3:0]q4_reg_i_24__0_0;
  wire q4_reg_i_24__0_1;
  wire q4_reg_i_24__0_2;
  wire q4_reg_i_24__0_n_0;
  wire q4_reg_i_24_n_0;
  wire q4_reg_i_25__0_n_0;
  wire q4_reg_i_25_n_0;
  wire q4_reg_i_27_n_0;
  wire q4_reg_i_29_n_0;
  wire q4_reg_i_30_0;
  wire q4_reg_i_30_n_0;
  wire q4_reg_i_31_n_0;
  wire q4_reg_i_32_n_0;
  wire q4_reg_i_33_n_0;
  wire q4_reg_i_71_n_0;
  wire q4_reg_i_72_n_0;
  wire q4_reg_i_75_n_0;
  wire q4_reg_i_76_n_0;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[9] ;
  wire [7:0]\reg_1816_reg[7] ;
  wire [7:0]\reg_1828_reg[7] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire [3:0]x_assign_1_reg_22549;
  wire [7:0]x_assign_2_reg_22461;
  wire [7:0]x_assign_3_reg_22616;
  wire [7:0]x_assign_6_reg_22523;
  wire [7:0]\x_assign_6_reg_22523_reg[7] ;
  wire [7:0]\x_assign_6_reg_22523_reg[7]_0 ;
  wire [7:0]x_assign_9_reg_22585;
  wire [7:0]\x_assign_9_reg_22585_reg[7] ;
  wire [7:0]x_assign_s_reg_22492;
  wire \xor_ln124_11_reg_22704_reg[0] ;
  wire \xor_ln124_11_reg_22704_reg[3] ;
  wire \xor_ln124_11_reg_22704_reg[4] ;
  wire \xor_ln124_11_reg_22704_reg[6] ;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_22704_reg[7]_1 ;
  wire \xor_ln124_11_reg_22704_reg[7]_2 ;
  wire \xor_ln124_13_reg_22730_reg[1] ;
  wire [2:0]\xor_ln124_13_reg_22730_reg[4] ;
  wire [2:0]\xor_ln124_13_reg_22730_reg[4]_0 ;
  wire \xor_ln124_13_reg_22730_reg[5] ;
  wire [7:0]\xor_ln124_13_reg_22730_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7]_0 ;
  wire [7:0]\xor_ln124_14_reg_22762_reg[7]_1 ;
  wire \xor_ln124_19_reg_22804_reg[2] ;
  wire [3:0]\xor_ln124_19_reg_22804_reg[5] ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7] ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7]_0 ;
  wire [7:0]\xor_ln124_19_reg_22804_reg[7]_1 ;
  wire [3:0]\xor_ln124_20_reg_22846_reg[5] ;
  wire [7:0]\xor_ln124_20_reg_22846_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_22846_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_22889_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_22889_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_22946_reg[7]_2 ;
  wire [7:0]\xor_ln124_42_reg_22693_reg[7] ;
  wire [7:0]\xor_ln124_42_reg_22693_reg[7]_0 ;
  wire [2:0]\xor_ln124_5_reg_22677_reg[4] ;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    mem_reg_0_3_0_0_i_2
       (.I0(q4_reg_1[10]),
        .I1(q4_reg_1[11]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q4_reg_1[13]),
        .I4(q4_reg_1[12]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(mem_reg_0_3_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(q4_reg_1[6]),
        .I2(q4_reg_1[7]),
        .I3(q4_reg_1[4]),
        .I4(q4_reg_1[5]),
        .I5(\ap_CS_fsm_reg[14] ),
        .O(mem_reg_0_3_0_0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(q4_reg_1[9]),
        .I1(q4_reg_1[8]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [0]),
        .O(int_ct_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(q4_reg_1[15]),
        .I1(q4_reg_1[14]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [1]),
        .O(int_ct_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_6__0
       (.I0(q4_reg_1[8]),
        .I1(q4_reg_1[9]),
        .I2(q4_reg_1[11]),
        .I3(q4_reg_1[10]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_7__0
       (.I0(q4_reg_1[14]),
        .I1(q4_reg_1[15]),
        .I2(q4_reg_1[12]),
        .I3(q4_reg_1[13]),
        .O(\ap_CS_fsm_reg[14] ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_3
       (.I0(\q1_reg[0]_0 ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_ct_be1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    \q0[31]_i_1 
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[7]),
        .I2(q4_reg_8),
        .I3(q4_reg_1[2]),
        .I4(\q0[31]_i_2_n_0 ),
        .I5(clefia_s0_ce4),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \q0[31]_i_2 
       (.I0(q4_reg_1[10]),
        .I1(q4_reg_1[4]),
        .I2(q4_reg_1[12]),
        .I3(q4_reg_1[9]),
        .I4(q4_reg_1[0]),
        .I5(q4_reg_8),
        .O(\q0[31]_i_2_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_ct_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h07F7FFFF07F707F7)) 
    q1_reg_i_10
       (.I0(q1_reg_44),
        .I1(q1_reg_45),
        .I2(q1_reg_1),
        .I3(q1_reg_46),
        .I4(q1_reg_i_53_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    q1_reg_i_11
       (.I0(q1_reg_39),
        .I1(q1_reg_1),
        .I2(q1_reg_40),
        .I3(q1_reg_i_57_n_0),
        .I4(q1_reg_3),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hF707FFFFF707F707)) 
    q1_reg_i_12
       (.I0(q1_reg_33),
        .I1(q1_reg_34),
        .I2(q1_reg_1),
        .I3(q1_reg_35),
        .I4(q1_reg_i_61_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'h07F7FFFF07F707F7)) 
    q1_reg_i_13
       (.I0(q1_reg_27),
        .I1(q1_reg_28),
        .I2(q1_reg_1),
        .I3(q1_reg_29),
        .I4(q1_reg_i_65_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'h07F7FFFF07F707F7)) 
    q1_reg_i_14
       (.I0(q1_reg_21),
        .I1(q1_reg_22),
        .I2(q1_reg_1),
        .I3(q1_reg_23),
        .I4(q1_reg_i_69_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h00000000FFB100B1)) 
    q1_reg_i_141
       (.I0(ap_ready),
        .I1(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I2(q1_reg_i_53_0[7]),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[7]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE400E4)) 
    q1_reg_i_146
       (.I0(ap_ready),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(q1_reg_i_53_0[6]),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[6]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFEEAAAAAAAA)) 
    q1_reg_i_15
       (.I0(q1_reg_15),
        .I1(q1_reg_16),
        .I2(q1_reg_17),
        .I3(q1_reg_18),
        .I4(q1_reg_i_73_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h00000000FF470047)) 
    q1_reg_i_151
       (.I0(q1_reg_i_53_0[5]),
        .I1(ap_ready),
        .I2(\xor_ln124_13_reg_22730_reg[5] ),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[5]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF7474)) 
    q1_reg_i_155
       (.I0(q1_reg_i_53_0[4]),
        .I1(ap_ready),
        .I2(\xor_ln124_11_reg_22704_reg[4] ),
        .I3(q1_reg_i_53_1[4]),
        .I4(q4_reg),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    q1_reg_i_159
       (.I0(q1_reg_i_53_0[3]),
        .I1(ap_ready),
        .I2(\xor_ln124_11_reg_22704_reg[3] ),
        .I3(q1_reg_i_53_1[3]),
        .I4(q4_reg),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hF707FFFFF707F707)) 
    q1_reg_i_16
       (.I0(q1_reg_9),
        .I1(q1_reg_10),
        .I2(q1_reg_1),
        .I3(q1_reg_11),
        .I4(q1_reg_i_77_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h00000000FF740074)) 
    q1_reg_i_164
       (.I0(q1_reg_i_53_0[2]),
        .I1(ap_ready),
        .I2(\xor_ln124_19_reg_22804_reg[2] ),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[2]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB100B1)) 
    q1_reg_i_167
       (.I0(ap_ready),
        .I1(\xor_ln124_13_reg_22730_reg[1] ),
        .I2(q1_reg_i_53_0[1]),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[1]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hF707FFFFF707F707)) 
    q1_reg_i_17
       (.I0(q1_reg),
        .I1(q1_reg_0),
        .I2(q1_reg_1),
        .I3(q1_reg_2),
        .I4(q1_reg_i_81_n_0),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h00000000FF470047)) 
    q1_reg_i_171
       (.I0(q1_reg_i_53_0[0]),
        .I1(ap_ready),
        .I2(\xor_ln124_11_reg_22704_reg[0] ),
        .I3(q4_reg),
        .I4(q1_reg_i_53_1[0]),
        .I5(q1_reg_i_81_0),
        .O(q1_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h00000000BBBAFFFF)) 
    q1_reg_i_53
       (.I0(q1_reg_i_141_n_0),
        .I1(q1_reg_47),
        .I2(q1_reg_48),
        .I3(q1_reg_6),
        .I4(q1_reg_5),
        .I5(q1_reg_49),
        .O(q1_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000DFDFDFDD)) 
    q1_reg_i_57
       (.I0(q1_reg_5),
        .I1(q1_reg_i_146_n_0),
        .I2(q1_reg_41),
        .I3(q1_reg_42),
        .I4(q1_reg_6),
        .I5(q1_reg_43),
        .O(q1_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8AAAAAAA8A)) 
    q1_reg_i_61
       (.I0(q1_reg_36),
        .I1(q1_reg_i_151_n_0),
        .I2(q1_reg_5),
        .I3(q1_reg_6),
        .I4(q1_reg_37),
        .I5(q1_reg_38),
        .O(q1_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8AAA8AAAAA)) 
    q1_reg_i_65
       (.I0(q1_reg_30),
        .I1(q1_reg_i_155_n_0),
        .I2(q1_reg_5),
        .I3(q1_reg_6),
        .I4(q1_reg_31),
        .I5(q1_reg_32),
        .O(q1_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8AAAAAAA8A)) 
    q1_reg_i_69
       (.I0(q1_reg_24),
        .I1(q1_reg_i_159_n_0),
        .I2(q1_reg_5),
        .I3(q1_reg_6),
        .I4(q1_reg_25),
        .I5(q1_reg_26),
        .O(q1_reg_i_69_n_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    q1_reg_i_73
       (.I0(q1_reg_19),
        .I1(q1_reg_20),
        .I2(q1_reg_6),
        .I3(q1_reg_5),
        .I4(q1_reg_i_164_n_0),
        .O(q1_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8AAA8AAAAA)) 
    q1_reg_i_77
       (.I0(q1_reg_12),
        .I1(q1_reg_i_167_n_0),
        .I2(q1_reg_5),
        .I3(q1_reg_6),
        .I4(q1_reg_13),
        .I5(q1_reg_14),
        .O(q1_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8AAAAAAA8A)) 
    q1_reg_i_81
       (.I0(q1_reg_4),
        .I1(q1_reg_i_171_n_0),
        .I2(q1_reg_5),
        .I3(q1_reg_6),
        .I4(q1_reg_7),
        .I5(q1_reg_8),
        .O(q1_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hFF35555500355555)) 
    q4_reg_i_10
       (.I0(q4_reg_i_33_n_0),
        .I1(q4_reg_5[0]),
        .I2(q4_reg_1[1]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_6),
        .I5(q4_reg_7[0]),
        .O(\xor_ln124_22_reg_22946_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q4_reg_i_10__0
       (.I0(q4_reg_1[14]),
        .I1(q4_reg_1[13]),
        .I2(q4_reg_1[8]),
        .I3(q4_reg_1[6]),
        .O(q4_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000000101010100)) 
    q4_reg_i_11
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[6]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .O(q4_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFB0B0000FB0B)) 
    q4_reg_i_12
       (.I0(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I1(q4_reg_1[8]),
        .I2(q4_reg_1[11]),
        .I3(q4_reg_3[7]),
        .I4(q4_reg_1[13]),
        .I5(q4_reg_4[7]),
        .O(q4_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'h01000001)) 
    q4_reg_i_13
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(\xor_ln124_11_reg_22704_reg[6] ),
        .I4(q4_reg_1[6]),
        .O(q4_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CFF0F)) 
    q4_reg_i_14
       (.I0(q4_reg_3[6]),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(q4_reg_1[13]),
        .I3(q4_reg_4[6]),
        .I4(q4_reg_1[8]),
        .I5(q4_reg_1[11]),
        .O(q4_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000101010100)) 
    q4_reg_i_15
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[6]),
        .I5(\xor_ln124_13_reg_22730_reg[5] ),
        .O(q4_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFF477700004777)) 
    q4_reg_i_16
       (.I0(q4_reg_3[5]),
        .I1(q4_reg_1[11]),
        .I2(\xor_ln124_13_reg_22730_reg[5] ),
        .I3(q4_reg_1[8]),
        .I4(q4_reg_1[13]),
        .I5(q4_reg_4[5]),
        .O(q4_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000000101010100)) 
    q4_reg_i_17
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[6]),
        .I5(\xor_ln124_11_reg_22704_reg[4] ),
        .O(q4_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h0AFA0AFA03F30FFF)) 
    q4_reg_i_18
       (.I0(q4_reg_3[4]),
        .I1(\xor_ln124_11_reg_22704_reg[4] ),
        .I2(q4_reg_1[13]),
        .I3(q4_reg_4[4]),
        .I4(q4_reg_1[8]),
        .I5(q4_reg_1[11]),
        .O(q4_reg_i_18_n_0));
  LUT5 #(
    .INIT(32'h3530353F)) 
    q4_reg_i_19
       (.I0(q4_reg_3[3]),
        .I1(q4_reg_4[3]),
        .I2(q4_reg_1[13]),
        .I3(q4_reg_1[11]),
        .I4(\xor_ln124_11_reg_22704_reg[3] ),
        .O(q4_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    q4_reg_i_1__0
       (.I0(q4_reg_8),
        .I1(q4_reg_i_10__0_n_0),
        .I2(q4_reg_1[11]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_1[1]),
        .O(clefia_s0_ce4));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    q4_reg_i_2
       (.I0(q4_reg_i_11_n_0),
        .I1(q4_reg_i_12_n_0),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFFFEFF)) 
    q4_reg_i_20
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_1[6]),
        .I5(\xor_ln124_19_reg_22804_reg[2] ),
        .O(q4_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    q4_reg_i_21
       (.I0(q4_reg_4[2]),
        .I1(q4_reg_1[13]),
        .I2(q4_reg_3[2]),
        .I3(q4_reg_1[11]),
        .I4(\xor_ln124_19_reg_22804_reg[2] ),
        .I5(q4_reg_1[8]),
        .O(q4_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF8BBB8BBB)) 
    q4_reg_i_22
       (.I0(q4_reg_3[1]),
        .I1(q4_reg_1[11]),
        .I2(\xor_ln124_13_reg_22730_reg[1] ),
        .I3(q4_reg_1[8]),
        .I4(q4_reg_4[1]),
        .I5(q4_reg_1[13]),
        .O(q4_reg_i_22_n_0));
  LUT5 #(
    .INIT(32'h00010100)) 
    q4_reg_i_23
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(\xor_ln124_13_reg_22730_reg[1] ),
        .I4(q4_reg_1[6]),
        .O(q4_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    q4_reg_i_24
       (.I0(q4_reg_3[0]),
        .I1(q4_reg_1[11]),
        .I2(\xor_ln124_11_reg_22704_reg[0] ),
        .I3(q4_reg_1[8]),
        .I4(q4_reg_4[0]),
        .I5(q4_reg_1[13]),
        .O(q4_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B0B0)) 
    q4_reg_i_24__0
       (.I0(q4_reg_12[4]),
        .I1(q4_reg_16),
        .I2(q4_reg_i_71_n_0),
        .I3(q4_reg_15[4]),
        .I4(ap_ready),
        .I5(q4_reg_14),
        .O(q4_reg_i_24__0_n_0));
  LUT5 #(
    .INIT(32'h01000001)) 
    q4_reg_i_25
       (.I0(q4_reg_1[13]),
        .I1(q4_reg_1[11]),
        .I2(q4_reg_1[8]),
        .I3(\xor_ln124_11_reg_22704_reg[0] ),
        .I4(q4_reg_1[6]),
        .O(q4_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00270F0FFF270F0F)) 
    q4_reg_i_25__0
       (.I0(q4_reg_1[12]),
        .I1(q4_reg_12[3]),
        .I2(q4_reg_i_72_n_0),
        .I3(q4_reg_1[15]),
        .I4(q4_reg_8),
        .I5(q4_reg_15[3]),
        .O(q4_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h0100000000FF01FF)) 
    q4_reg_i_27
       (.I0(q4_reg_1[10]),
        .I1(q4_reg_1[15]),
        .I2(q4_reg_1[12]),
        .I3(q4_reg_8),
        .I4(q4_reg_1[7]),
        .I5(\xor_ln124_13_reg_22730_reg[5] ),
        .O(q4_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h0000000000F8FFF8)) 
    q4_reg_i_29
       (.I0(ap_ready),
        .I1(q4_reg_15[2]),
        .I2(q4_reg_17),
        .I3(q4_reg_9),
        .I4(\xor_ln124_11_reg_22704_reg[4] ),
        .I5(q4_reg_14),
        .O(q4_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000F044FFFFF044)) 
    q4_reg_i_3
       (.I0(q4_reg_i_13_n_0),
        .I1(q4_reg_i_14_n_0),
        .I2(q4_reg_0[6]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    q4_reg_i_30
       (.I0(q4_reg_16),
        .I1(q4_reg_12[2]),
        .I2(q4_reg_i_75_n_0),
        .I3(ap_ready),
        .I4(q4_reg_15[1]),
        .I5(q4_reg_14),
        .O(q4_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h8BBBFFFF8B880000)) 
    q4_reg_i_31
       (.I0(q4_reg_15[0]),
        .I1(q4_reg_1[15]),
        .I2(q4_reg_12[1]),
        .I3(q4_reg_1[12]),
        .I4(q4_reg_8),
        .I5(q4_reg_i_76_n_0),
        .O(q4_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    q4_reg_i_32
       (.I0(q4_reg_11),
        .I1(q4_reg_12[0]),
        .I2(q4_reg_13),
        .I3(q4_reg_9),
        .I4(\xor_ln124_13_reg_22730_reg[1] ),
        .I5(q4_reg_14),
        .O(q4_reg_i_32_n_0));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    q4_reg_i_33
       (.I0(\xor_ln124_11_reg_22704_reg[0] ),
        .I1(q4_reg_1[7]),
        .I2(q4_reg_8),
        .I3(q4_reg_9),
        .I4(q4_reg_10),
        .O(q4_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hAAAA2AAA0A0A2AAA)) 
    q4_reg_i_3__0
       (.I0(q4_reg_i_24__0_n_0),
        .I1(q4_reg_5[7]),
        .I2(q4_reg_6),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_7[7]),
        .O(\xor_ln124_22_reg_22946_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    q4_reg_i_4
       (.I0(q4_reg_i_15_n_0),
        .I1(q4_reg_i_16_n_0),
        .I2(q4_reg_0[5]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFAFA3AAA0A0A3AAA)) 
    q4_reg_i_4__0
       (.I0(q4_reg_i_25__0_n_0),
        .I1(q4_reg_5[6]),
        .I2(q4_reg_6),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_7[6]),
        .O(\xor_ln124_22_reg_22946_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q4_reg_i_5
       (.I0(q4_reg_i_17_n_0),
        .I1(q4_reg_i_18_n_0),
        .I2(q4_reg_0[4]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hC5C0C5CFC5C0C5C0)) 
    q4_reg_i_5__0
       (.I0(q4_reg_5[5]),
        .I1(q4_reg_7[5]),
        .I2(q4_reg_18),
        .I3(q4_reg),
        .I4(q4_reg_i_27_n_0),
        .I5(q4_reg_19),
        .O(\xor_ln124_22_reg_22946_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    q4_reg_i_6
       (.I0(q4_reg_i_19_n_0),
        .I1(q4_reg_0[3]),
        .I2(q4_reg_1[14]),
        .I3(q4_reg_1[15]),
        .I4(q4_reg_2[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hAAAABAAAFAFABAAA)) 
    q4_reg_i_6__0
       (.I0(q4_reg_i_29_n_0),
        .I1(q4_reg_5[4]),
        .I2(q4_reg_6),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_7[4]),
        .O(\xor_ln124_22_reg_22946_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF0770000F077)) 
    q4_reg_i_7
       (.I0(q4_reg_i_20_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_0[2]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005656)) 
    q4_reg_i_71
       (.I0(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I1(q4_reg_i_24__0_1),
        .I2(q4_reg_1[7]),
        .I3(q4_reg_i_24__0_0[3]),
        .I4(q4_reg_i_24__0_2),
        .I5(q4_reg_16),
        .O(q4_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h53535353C3C3C333)) 
    q4_reg_i_72
       (.I0(q4_reg_i_24__0_0[2]),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(q4_reg_8),
        .I3(q4_reg_1[7]),
        .I4(q4_reg_1[5]),
        .I5(q4_reg_1[10]),
        .O(q4_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFF66FF66F0666666)) 
    q4_reg_i_75
       (.I0(\xor_ln124_11_reg_22704_reg[3] ),
        .I1(q4_reg_i_30_0),
        .I2(q4_reg_i_24__0_0[1]),
        .I3(q4_reg_8),
        .I4(q4_reg_1[10]),
        .I5(q4_reg_1[12]),
        .O(q4_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h80BF80BFB08F80BF)) 
    q4_reg_i_76
       (.I0(q4_reg_i_24__0_0[0]),
        .I1(q4_reg_1[10]),
        .I2(q4_reg_8),
        .I3(\xor_ln124_19_reg_22804_reg[2] ),
        .I4(q4_reg_1[5]),
        .I5(q4_reg_1[7]),
        .O(q4_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAAAA8AAA0A0A8AAA)) 
    q4_reg_i_7__0
       (.I0(q4_reg_i_30_n_0),
        .I1(q4_reg_5[3]),
        .I2(q4_reg_6),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_7[3]),
        .O(\xor_ln124_22_reg_22946_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    q4_reg_i_8
       (.I0(q4_reg_i_22_n_0),
        .I1(q4_reg_i_23_n_0),
        .I2(q4_reg_0[1]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0A0A3AAAFAFA3AAA)) 
    q4_reg_i_8__0
       (.I0(q4_reg_i_31_n_0),
        .I1(q4_reg_5[2]),
        .I2(q4_reg_6),
        .I3(q4_reg_1[1]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_7[2]),
        .O(\xor_ln124_22_reg_22946_reg[7] [2]));
  LUT6 #(
    .INIT(64'h00000FDDFFFF0FDD)) 
    q4_reg_i_9
       (.I0(q4_reg_i_24_n_0),
        .I1(q4_reg_i_25_n_0),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_1[14]),
        .I4(q4_reg_1[15]),
        .I5(q4_reg_2[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAAEAAAAAEEEAEEAA)) 
    q4_reg_i_9__0
       (.I0(q4_reg_i_32_n_0),
        .I1(q4_reg_6),
        .I2(q4_reg_1[1]),
        .I3(q4_reg_1[3]),
        .I4(q4_reg_5[1]),
        .I5(q4_reg_7[1]),
        .O(\xor_ln124_22_reg_22946_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(ar_hs),
        .I2(q1[0]),
        .I3(int_ct_read),
        .I4(\rdata_reg[31] [0]),
        .O(\q1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(q1[10]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [10]),
        .O(\q1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(q1[11]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [11]),
        .O(\q1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(q1[12]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [12]),
        .O(\q1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(q1[13]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [13]),
        .O(\q1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(q1[14]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [14]),
        .O(\q1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(q1[15]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [15]),
        .O(\q1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(q1[16]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [16]),
        .O(\q1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(q1[17]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [17]),
        .O(\q1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(q1[18]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [18]),
        .O(\q1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(q1[19]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[1]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [1]),
        .O(\q1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(q1[20]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [20]),
        .O(\q1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(q1[21]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [21]),
        .O(\q1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(q1[22]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [22]),
        .O(\q1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(q1[23]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [23]),
        .O(\q1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(q1[24]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [24]),
        .O(\q1_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(q1[25]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [25]),
        .O(\q1_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(q1[26]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [26]),
        .O(\q1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(q1[27]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [27]),
        .O(\q1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(q1[28]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [28]),
        .O(\q1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(q1[29]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[2]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [2]),
        .O(\q1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(q1[30]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [30]),
        .O(\q1_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(q1[31]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [31]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[3]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [3]),
        .O(\q1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(q1[4]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [4]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(q1[5]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [5]),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(q1[6]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[7]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [7]),
        .O(\q1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(q1[8]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[9]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [9]),
        .O(\q1_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_22704[0]_i_1 
       (.I0(x_assign_6_reg_22523[0]),
        .I1(x_assign_2_reg_22461[0]),
        .I2(\xor_ln124_11_reg_22704_reg[0] ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [0]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [0]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [0]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_22704[1]_i_1 
       (.I0(x_assign_6_reg_22523[1]),
        .I1(x_assign_2_reg_22461[1]),
        .I2(\xor_ln124_13_reg_22730_reg[1] ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [1]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [1]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [1]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_22704[2]_i_1 
       (.I0(x_assign_6_reg_22523[2]),
        .I1(x_assign_2_reg_22461[2]),
        .I2(\xor_ln124_19_reg_22804_reg[2] ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [2]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [2]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [2]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_22704[3]_i_1 
       (.I0(x_assign_6_reg_22523[3]),
        .I1(x_assign_2_reg_22461[3]),
        .I2(\xor_ln124_11_reg_22704_reg[3] ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [3]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [3]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [3]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_22704[4]_i_1 
       (.I0(x_assign_6_reg_22523[4]),
        .I1(x_assign_2_reg_22461[4]),
        .I2(\xor_ln124_11_reg_22704_reg[4] ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [4]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [4]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [4]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_22704[5]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[7] [5]),
        .I1(\xor_ln124_13_reg_22730_reg[5] ),
        .I2(\xor_ln124_11_reg_22704_reg[7]_0 [5]),
        .I3(\xor_ln124_11_reg_22704_reg[7]_1 [5]),
        .I4(x_assign_2_reg_22461[5]),
        .I5(x_assign_6_reg_22523[5]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_22704[6]_i_1 
       (.I0(x_assign_6_reg_22523[6]),
        .I1(x_assign_2_reg_22461[6]),
        .I2(\xor_ln124_11_reg_22704_reg[7]_0 [6]),
        .I3(\xor_ln124_11_reg_22704_reg[7]_1 [6]),
        .I4(\xor_ln124_11_reg_22704_reg[6] ),
        .I5(\xor_ln124_11_reg_22704_reg[7] [6]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_22704[7]_i_1 
       (.I0(x_assign_6_reg_22523[7]),
        .I1(x_assign_2_reg_22461[7]),
        .I2(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I3(\xor_ln124_11_reg_22704_reg[7] [7]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_0 [7]),
        .I5(\xor_ln124_11_reg_22704_reg[7]_1 [7]),
        .O(\x_assign_6_reg_22523_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_22730[0]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [0]),
        .I1(\xor_ln124_11_reg_22704_reg[0] ),
        .I2(x_assign_2_reg_22461[7]),
        .I3(x_assign_s_reg_22492[0]),
        .I4(x_assign_s_reg_22492[7]),
        .I5(or_ln134_4_fu_2660_p3[0]),
        .O(\reg_1828_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_22730[1]_i_1 
       (.I0(x_assign_s_reg_22492[0]),
        .I1(x_assign_2_reg_22461[0]),
        .I2(x_assign_s_reg_22492[1]),
        .I3(x_assign_1_reg_22549[0]),
        .I4(\xor_ln124_13_reg_22730_reg[1] ),
        .I5(\xor_ln124_13_reg_22730_reg[7] [1]),
        .O(\reg_1828_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_22730[2]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [2]),
        .I1(\xor_ln124_19_reg_22804_reg[2] ),
        .I2(x_assign_s_reg_22492[2]),
        .I3(\xor_ln124_13_reg_22730_reg[4] [0]),
        .I4(x_assign_1_reg_22549[1]),
        .I5(\xor_ln124_13_reg_22730_reg[4]_0 [0]),
        .O(\reg_1828_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_22730[3]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [3]),
        .I1(\xor_ln124_11_reg_22704_reg[3] ),
        .I2(x_assign_s_reg_22492[3]),
        .I3(\xor_ln124_13_reg_22730_reg[4] [1]),
        .I4(x_assign_1_reg_22549[2]),
        .I5(\xor_ln124_13_reg_22730_reg[4]_0 [1]),
        .O(\reg_1828_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_22730[4]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [4]),
        .I1(\xor_ln124_11_reg_22704_reg[4] ),
        .I2(x_assign_s_reg_22492[4]),
        .I3(\xor_ln124_13_reg_22730_reg[4] [2]),
        .I4(or_ln134_4_fu_2660_p3[4]),
        .I5(\xor_ln124_13_reg_22730_reg[4]_0 [2]),
        .O(\reg_1828_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_22730[5]_i_1 
       (.I0(x_assign_s_reg_22492[4]),
        .I1(x_assign_2_reg_22461[4]),
        .I2(x_assign_s_reg_22492[5]),
        .I3(or_ln134_4_fu_2660_p3[5]),
        .I4(\xor_ln124_13_reg_22730_reg[5] ),
        .I5(\xor_ln124_13_reg_22730_reg[7] [5]),
        .O(\reg_1828_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_22730[6]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [6]),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(x_assign_s_reg_22492[6]),
        .I3(or_ln134_4_fu_2660_p3[6]),
        .I4(x_assign_2_reg_22461[5]),
        .I5(x_assign_s_reg_22492[5]),
        .O(\reg_1828_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_22730[7]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[7] [7]),
        .I1(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I2(x_assign_2_reg_22461[6]),
        .I3(x_assign_s_reg_22492[7]),
        .I4(x_assign_s_reg_22492[6]),
        .I5(x_assign_1_reg_22549[3]),
        .O(\reg_1828_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[0]_i_1 
       (.I0(x_assign_6_reg_22523[0]),
        .I1(x_assign_2_reg_22461[0]),
        .I2(\xor_ln124_14_reg_22762_reg[7] [0]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [0]),
        .I4(\xor_ln124_11_reg_22704_reg[0] ),
        .I5(\xor_ln124_14_reg_22762_reg[7]_1 [0]),
        .O(\x_assign_6_reg_22523_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[1]_i_1 
       (.I0(\xor_ln124_14_reg_22762_reg[7] [1]),
        .I1(\xor_ln124_14_reg_22762_reg[7]_1 [1]),
        .I2(\xor_ln124_13_reg_22730_reg[1] ),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [1]),
        .I4(x_assign_2_reg_22461[1]),
        .I5(x_assign_6_reg_22523[1]),
        .O(\x_assign_6_reg_22523_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_22762[2]_i_1 
       (.I0(\xor_ln124_14_reg_22762_reg[7]_1 [2]),
        .I1(\xor_ln124_19_reg_22804_reg[2] ),
        .I2(\xor_ln124_14_reg_22762_reg[7] [2]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [2]),
        .I4(x_assign_2_reg_22461[2]),
        .I5(x_assign_6_reg_22523[2]),
        .O(\x_assign_6_reg_22523_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[3]_i_1 
       (.I0(\xor_ln124_14_reg_22762_reg[7] [3]),
        .I1(\xor_ln124_14_reg_22762_reg[7]_1 [3]),
        .I2(\xor_ln124_11_reg_22704_reg[3] ),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [3]),
        .I4(x_assign_2_reg_22461[3]),
        .I5(x_assign_6_reg_22523[3]),
        .O(\x_assign_6_reg_22523_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[4]_i_1 
       (.I0(x_assign_6_reg_22523[4]),
        .I1(x_assign_2_reg_22461[4]),
        .I2(\xor_ln124_14_reg_22762_reg[7] [4]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [4]),
        .I4(\xor_ln124_11_reg_22704_reg[4] ),
        .I5(\xor_ln124_14_reg_22762_reg[7]_1 [4]),
        .O(\x_assign_6_reg_22523_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[5]_i_1 
       (.I0(x_assign_6_reg_22523[5]),
        .I1(x_assign_2_reg_22461[5]),
        .I2(\xor_ln124_14_reg_22762_reg[7] [5]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [5]),
        .I4(\xor_ln124_13_reg_22730_reg[5] ),
        .I5(\xor_ln124_14_reg_22762_reg[7]_1 [5]),
        .O(\x_assign_6_reg_22523_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_22762[6]_i_1 
       (.I0(x_assign_6_reg_22523[6]),
        .I1(x_assign_2_reg_22461[6]),
        .I2(\xor_ln124_14_reg_22762_reg[7] [6]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [6]),
        .I4(\xor_ln124_11_reg_22704_reg[6] ),
        .I5(\xor_ln124_14_reg_22762_reg[7]_1 [6]),
        .O(\x_assign_6_reg_22523_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_22762[7]_i_1 
       (.I0(x_assign_6_reg_22523[7]),
        .I1(x_assign_2_reg_22461[7]),
        .I2(\xor_ln124_14_reg_22762_reg[7] [7]),
        .I3(\xor_ln124_14_reg_22762_reg[7]_0 [7]),
        .I4(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I5(\xor_ln124_14_reg_22762_reg[7]_1 [7]),
        .O(\x_assign_6_reg_22523_reg[7] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_22804[0]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [0]),
        .I1(\xor_ln124_11_reg_22704_reg[0] ),
        .I2(\xor_ln124_19_reg_22804_reg[7]_0 [0]),
        .I3(x_assign_3_reg_22616[6]),
        .I4(\xor_ln124_19_reg_22804_reg[7]_1 [0]),
        .O(\xor_ln124_42_reg_22693_reg[7] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_22804[1]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [1]),
        .I1(\xor_ln124_13_reg_22730_reg[1] ),
        .I2(\xor_ln124_19_reg_22804_reg[7]_0 [1]),
        .I3(x_assign_3_reg_22616[7]),
        .I4(\xor_ln124_19_reg_22804_reg[7]_1 [1]),
        .O(\xor_ln124_42_reg_22693_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_22804[2]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[2] ),
        .I1(\xor_ln124_19_reg_22804_reg[7]_1 [2]),
        .I2(\xor_ln124_19_reg_22804_reg[5] [0]),
        .I3(\xor_ln124_19_reg_22804_reg[7]_0 [2]),
        .I4(\xor_ln124_19_reg_22804_reg[7] [2]),
        .O(\xor_ln124_42_reg_22693_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_22804[3]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[3] ),
        .I1(\xor_ln124_19_reg_22804_reg[7]_1 [3]),
        .I2(\xor_ln124_19_reg_22804_reg[5] [1]),
        .I3(\xor_ln124_19_reg_22804_reg[7]_0 [3]),
        .I4(\xor_ln124_19_reg_22804_reg[7] [3]),
        .O(\xor_ln124_42_reg_22693_reg[7] [3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_22804[4]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[4] ),
        .I1(\xor_ln124_19_reg_22804_reg[7]_1 [4]),
        .I2(\xor_ln124_19_reg_22804_reg[5] [2]),
        .I3(\xor_ln124_19_reg_22804_reg[7]_0 [4]),
        .I4(\xor_ln124_19_reg_22804_reg[7] [4]),
        .O(\xor_ln124_42_reg_22693_reg[7] [4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_22804[5]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[5] ),
        .I1(\xor_ln124_19_reg_22804_reg[7]_1 [5]),
        .I2(\xor_ln124_19_reg_22804_reg[5] [3]),
        .I3(\xor_ln124_19_reg_22804_reg[7]_0 [5]),
        .I4(\xor_ln124_19_reg_22804_reg[7] [5]),
        .O(\xor_ln124_42_reg_22693_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_22804[6]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [6]),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(\xor_ln124_19_reg_22804_reg[7]_0 [6]),
        .I3(x_assign_3_reg_22616[4]),
        .I4(\xor_ln124_19_reg_22804_reg[7]_1 [6]),
        .O(\xor_ln124_42_reg_22693_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_22804[7]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [7]),
        .I1(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I2(\xor_ln124_19_reg_22804_reg[7]_0 [7]),
        .I3(x_assign_3_reg_22616[5]),
        .I4(\xor_ln124_19_reg_22804_reg[7]_1 [7]),
        .O(\xor_ln124_42_reg_22693_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[0]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [0]),
        .I1(\xor_ln124_11_reg_22704_reg[0] ),
        .I2(x_assign_9_reg_22585[6]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [0]),
        .I4(\xor_ln124_20_reg_22846_reg[7]_0 [0]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_22846[1]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [1]),
        .I1(\xor_ln124_13_reg_22730_reg[1] ),
        .I2(x_assign_9_reg_22585[7]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [1]),
        .I4(\xor_ln124_20_reg_22846_reg[7]_0 [1]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[2]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[2] ),
        .I1(\xor_ln124_20_reg_22846_reg[7]_0 [2]),
        .I2(\xor_ln124_19_reg_22804_reg[7] [2]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [2]),
        .I4(\xor_ln124_20_reg_22846_reg[5] [0]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[3]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[3] ),
        .I1(\xor_ln124_20_reg_22846_reg[7]_0 [3]),
        .I2(\xor_ln124_19_reg_22804_reg[7] [3]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [3]),
        .I4(\xor_ln124_20_reg_22846_reg[5] [1]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[4]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[4] ),
        .I1(\xor_ln124_20_reg_22846_reg[7]_0 [4]),
        .I2(\xor_ln124_19_reg_22804_reg[7] [4]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [4]),
        .I4(\xor_ln124_20_reg_22846_reg[5] [2]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_22846[5]_i_1 
       (.I0(\xor_ln124_13_reg_22730_reg[5] ),
        .I1(\xor_ln124_20_reg_22846_reg[7]_0 [5]),
        .I2(\xor_ln124_19_reg_22804_reg[7] [5]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [5]),
        .I4(\xor_ln124_20_reg_22846_reg[5] [3]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[6]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [6]),
        .I1(\xor_ln124_11_reg_22704_reg[6] ),
        .I2(x_assign_9_reg_22585[4]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [6]),
        .I4(\xor_ln124_20_reg_22846_reg[7]_0 [6]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_22846[7]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[7] [7]),
        .I1(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I2(x_assign_9_reg_22585[5]),
        .I3(\xor_ln124_20_reg_22846_reg[7] [7]),
        .I4(\xor_ln124_20_reg_22846_reg[7]_0 [7]),
        .O(\xor_ln124_42_reg_22693_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_21_reg_22889[0]_i_1 
       (.I0(Q[0]),
        .I1(\xor_ln124_11_reg_22704_reg[0] ),
        .I2(\xor_ln124_21_reg_22889_reg[7] [0]),
        .I3(\xor_ln124_21_reg_22889_reg[7]_0 [0]),
        .I4(x_assign_9_reg_22585[0]),
        .I5(x_assign_3_reg_22616[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[1]_i_1 
       (.I0(x_assign_3_reg_22616[1]),
        .I1(x_assign_9_reg_22585[1]),
        .I2(\xor_ln124_13_reg_22730_reg[1] ),
        .I3(Q[1]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [1]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[2]_i_1 
       (.I0(x_assign_3_reg_22616[2]),
        .I1(x_assign_9_reg_22585[2]),
        .I2(\xor_ln124_19_reg_22804_reg[2] ),
        .I3(Q[2]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [2]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[3]_i_1 
       (.I0(x_assign_3_reg_22616[3]),
        .I1(x_assign_9_reg_22585[3]),
        .I2(\xor_ln124_11_reg_22704_reg[3] ),
        .I3(Q[3]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [3]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_21_reg_22889[4]_i_1 
       (.I0(Q[4]),
        .I1(\xor_ln124_11_reg_22704_reg[4] ),
        .I2(\xor_ln124_21_reg_22889_reg[7] [4]),
        .I3(\xor_ln124_21_reg_22889_reg[7]_0 [4]),
        .I4(x_assign_9_reg_22585[4]),
        .I5(x_assign_3_reg_22616[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[5]_i_1 
       (.I0(x_assign_3_reg_22616[5]),
        .I1(x_assign_9_reg_22585[5]),
        .I2(\xor_ln124_13_reg_22730_reg[5] ),
        .I3(Q[5]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [5]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[6]_i_1 
       (.I0(x_assign_3_reg_22616[6]),
        .I1(x_assign_9_reg_22585[6]),
        .I2(\xor_ln124_11_reg_22704_reg[6] ),
        .I3(Q[6]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [6]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_22889[7]_i_1 
       (.I0(x_assign_3_reg_22616[7]),
        .I1(x_assign_9_reg_22585[7]),
        .I2(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I3(Q[7]),
        .I4(\xor_ln124_21_reg_22889_reg[7] [7]),
        .I5(\xor_ln124_21_reg_22889_reg[7]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[0]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_0 [0]),
        .I1(x_assign_9_reg_22585[0]),
        .I2(x_assign_3_reg_22616[0]),
        .I3(\xor_ln124_22_reg_22946_reg[7]_1 [0]),
        .I4(\xor_ln124_11_reg_22704_reg[0] ),
        .I5(\xor_ln124_22_reg_22946_reg[7]_2 [0]),
        .O(\x_assign_9_reg_22585_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[1]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_0 [1]),
        .I1(x_assign_9_reg_22585[1]),
        .I2(x_assign_3_reg_22616[1]),
        .I3(\xor_ln124_22_reg_22946_reg[7]_1 [1]),
        .I4(\xor_ln124_13_reg_22730_reg[1] ),
        .I5(\xor_ln124_22_reg_22946_reg[7]_2 [1]),
        .O(\x_assign_9_reg_22585_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[2]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_0 [2]),
        .I1(x_assign_9_reg_22585[2]),
        .I2(x_assign_3_reg_22616[2]),
        .I3(\xor_ln124_22_reg_22946_reg[7]_1 [2]),
        .I4(\xor_ln124_22_reg_22946_reg[7]_2 [2]),
        .I5(\xor_ln124_19_reg_22804_reg[2] ),
        .O(\x_assign_9_reg_22585_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[3]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_0 [3]),
        .I1(x_assign_9_reg_22585[3]),
        .I2(x_assign_3_reg_22616[3]),
        .I3(\xor_ln124_22_reg_22946_reg[7]_1 [3]),
        .I4(\xor_ln124_11_reg_22704_reg[3] ),
        .I5(\xor_ln124_22_reg_22946_reg[7]_2 [3]),
        .O(\x_assign_9_reg_22585_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[4]_i_1 
       (.I0(x_assign_9_reg_22585[4]),
        .I1(\xor_ln124_22_reg_22946_reg[7]_0 [4]),
        .I2(\xor_ln124_22_reg_22946_reg[7]_2 [4]),
        .I3(\xor_ln124_11_reg_22704_reg[4] ),
        .I4(\xor_ln124_22_reg_22946_reg[7]_1 [4]),
        .I5(x_assign_3_reg_22616[4]),
        .O(\x_assign_9_reg_22585_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[5]_i_1 
       (.I0(x_assign_9_reg_22585[5]),
        .I1(\xor_ln124_22_reg_22946_reg[7]_0 [5]),
        .I2(\xor_ln124_13_reg_22730_reg[5] ),
        .I3(\xor_ln124_22_reg_22946_reg[7]_2 [5]),
        .I4(\xor_ln124_22_reg_22946_reg[7]_1 [5]),
        .I5(x_assign_3_reg_22616[5]),
        .O(\x_assign_9_reg_22585_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[6]_i_1 
       (.I0(x_assign_9_reg_22585[6]),
        .I1(\xor_ln124_22_reg_22946_reg[7]_0 [6]),
        .I2(\xor_ln124_22_reg_22946_reg[7]_2 [6]),
        .I3(\xor_ln124_11_reg_22704_reg[6] ),
        .I4(\xor_ln124_22_reg_22946_reg[7]_1 [6]),
        .I5(x_assign_3_reg_22616[6]),
        .O(\x_assign_9_reg_22585_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_22946[7]_i_1 
       (.I0(x_assign_9_reg_22585[7]),
        .I1(\xor_ln124_22_reg_22946_reg[7]_0 [7]),
        .I2(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I3(\xor_ln124_22_reg_22946_reg[7]_2 [7]),
        .I4(\xor_ln124_22_reg_22946_reg[7]_1 [7]),
        .I5(x_assign_3_reg_22616[7]),
        .O(\x_assign_9_reg_22585_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[0]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_2 [0]),
        .I1(\xor_ln124_11_reg_22704_reg[0] ),
        .I2(or_ln134_4_fu_2660_p3[0]),
        .I3(x_assign_1_reg_22549[3]),
        .I4(x_assign_6_reg_22523[7]),
        .I5(x_assign_s_reg_22492[0]),
        .O(\reg_1816_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[1]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_2 [1]),
        .I1(\xor_ln124_13_reg_22730_reg[1] ),
        .I2(x_assign_6_reg_22523[0]),
        .I3(or_ln134_4_fu_2660_p3[0]),
        .I4(x_assign_s_reg_22492[1]),
        .I5(x_assign_1_reg_22549[0]),
        .O(\reg_1816_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[2]_i_1 
       (.I0(\xor_ln124_19_reg_22804_reg[2] ),
        .I1(\xor_ln124_22_reg_22946_reg[7]_2 [2]),
        .I2(or_ln134_4_fu_2660_p3[1]),
        .I3(\xor_ln124_5_reg_22677_reg[4] [0]),
        .I4(x_assign_s_reg_22492[2]),
        .I5(x_assign_1_reg_22549[1]),
        .O(\reg_1816_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_22677[3]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_2 [3]),
        .I1(\xor_ln124_11_reg_22704_reg[3] ),
        .I2(x_assign_s_reg_22492[3]),
        .I3(x_assign_1_reg_22549[2]),
        .I4(or_ln134_4_fu_2660_p3[2]),
        .I5(\xor_ln124_5_reg_22677_reg[4] [1]),
        .O(\reg_1816_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[4]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[4] ),
        .I1(\xor_ln124_22_reg_22946_reg[7]_2 [4]),
        .I2(or_ln134_4_fu_2660_p3[3]),
        .I3(\xor_ln124_5_reg_22677_reg[4] [2]),
        .I4(x_assign_s_reg_22492[4]),
        .I5(or_ln134_4_fu_2660_p3[4]),
        .O(\reg_1816_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[5]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_2 [5]),
        .I1(\xor_ln124_13_reg_22730_reg[5] ),
        .I2(x_assign_6_reg_22523[4]),
        .I3(or_ln134_4_fu_2660_p3[4]),
        .I4(x_assign_s_reg_22492[5]),
        .I5(or_ln134_4_fu_2660_p3[5]),
        .O(\reg_1816_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_22677[6]_i_1 
       (.I0(\xor_ln124_11_reg_22704_reg[6] ),
        .I1(\xor_ln124_22_reg_22946_reg[7]_2 [6]),
        .I2(x_assign_6_reg_22523[5]),
        .I3(or_ln134_4_fu_2660_p3[5]),
        .I4(x_assign_s_reg_22492[6]),
        .I5(or_ln134_4_fu_2660_p3[6]),
        .O(\reg_1816_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_22677[7]_i_1 
       (.I0(\xor_ln124_22_reg_22946_reg[7]_2 [7]),
        .I1(\xor_ln124_11_reg_22704_reg[7]_2 ),
        .I2(or_ln134_4_fu_2660_p3[6]),
        .I3(x_assign_1_reg_22549[3]),
        .I4(x_assign_6_reg_22523[6]),
        .I5(x_assign_s_reg_22492[7]),
        .O(\reg_1816_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "clefia_dec_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram__parameterized0
   (ap_done,
    \x_assign_199_reg_25467_reg[7] ,
    \x_assign_199_reg_25467_reg[6] ,
    \trunc_ln134_334_reg_25473_reg[6] ,
    \trunc_ln134_334_reg_25473_reg[5] ,
    \xor_ln124_235_reg_24952_reg[1] ,
    \xor_ln124_235_reg_24952_reg[0] ,
    ar_hs,
    Q,
    \q1_reg[7]_0 ,
    mem_reg_0_3_7_7_i_1_0,
    \q1_reg[4]_0 ,
    mem_reg_0_3_7_7_i_6_0,
    ap_enable_reg_pp0_iter3,
    mem_reg_0_3_0_0_i_15_0,
    mem_reg_0_3_0_0_i_15_1,
    ap_enable_reg_pp0_iter2,
    mem_reg_0_3_7_7_i_6_1,
    mem_reg_0_3_7_7_i_6_2,
    mem_reg_0_3_7_7_i_6_3,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_2_0,
    mem_reg_0_3_7_7_i_2_1,
    mem_reg_0_3_7_7_i_6_4,
    mem_reg_0_3_7_7_i_6_5,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_6_6_i_1_0,
    mem_reg_0_3_5_5_i_1_0,
    mem_reg_0_3_3_3_i_1_0,
    mem_reg_0_3_3_3_i_1_1,
    mem_reg_0_3_2_2_i_1_0,
    mem_reg_0_3_1_1_i_1_0,
    mem_reg_0_3_0_0_i_1__0_0,
    mem_reg_0_3_6_6_i_6_0,
    mem_reg_0_3_0_0_i_13_0,
    x_assign_199_reg_25467,
    x_assign_198_reg_25461,
    q3_reg,
    q3_reg_0,
    or_ln134_131_fu_21773_p3,
    or_ln134_132_fu_21779_p3,
    or_ln134_128_fu_20010_p3,
    or_ln134_127_fu_20004_p3,
    x_assign_192_reg_25204,
    x_assign_194_reg_25226,
    rstate,
    s_axi_control_ARVALID,
    ap_clk,
    int_ct_address1);
  output ap_done;
  output \x_assign_199_reg_25467_reg[7] ;
  output \x_assign_199_reg_25467_reg[6] ;
  output \trunc_ln134_334_reg_25473_reg[6] ;
  output \trunc_ln134_334_reg_25473_reg[5] ;
  output \xor_ln124_235_reg_24952_reg[1] ;
  output \xor_ln124_235_reg_24952_reg[0] ;
  output ar_hs;
  output [31:0]Q;
  input \q1_reg[7]_0 ;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input \q1_reg[4]_0 ;
  input [7:0]mem_reg_0_3_7_7_i_6_0;
  input ap_enable_reg_pp0_iter3;
  input [14:0]mem_reg_0_3_0_0_i_15_0;
  input mem_reg_0_3_0_0_i_15_1;
  input ap_enable_reg_pp0_iter2;
  input [7:0]mem_reg_0_3_7_7_i_6_1;
  input [7:0]mem_reg_0_3_7_7_i_6_2;
  input [7:0]mem_reg_0_3_7_7_i_6_3;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_2_0;
  input [7:0]mem_reg_0_3_7_7_i_2_1;
  input [7:0]mem_reg_0_3_7_7_i_6_4;
  input [7:0]mem_reg_0_3_7_7_i_6_5;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input mem_reg_0_3_7_7_i_1_3;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input mem_reg_0_3_6_6_i_1_0;
  input mem_reg_0_3_5_5_i_1_0;
  input mem_reg_0_3_3_3_i_1_0;
  input mem_reg_0_3_3_3_i_1_1;
  input mem_reg_0_3_2_2_i_1_0;
  input mem_reg_0_3_1_1_i_1_0;
  input mem_reg_0_3_0_0_i_1__0_0;
  input [4:0]mem_reg_0_3_6_6_i_6_0;
  input mem_reg_0_3_0_0_i_13_0;
  input [5:0]x_assign_199_reg_25467;
  input [7:0]x_assign_198_reg_25461;
  input [7:0]q3_reg;
  input [7:0]q3_reg_0;
  input [7:0]or_ln134_131_fu_21773_p3;
  input [5:0]or_ln134_132_fu_21779_p3;
  input [4:0]or_ln134_128_fu_20010_p3;
  input [4:0]or_ln134_127_fu_20004_p3;
  input [4:0]x_assign_192_reg_25204;
  input [2:0]x_assign_194_reg_25226;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ap_clk;
  input [1:0]int_ct_address1;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ar_hs;
  wire [1:0]int_ct_address1;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_11_n_0;
  wire mem_reg_0_3_0_0_i_12_n_0;
  wire mem_reg_0_3_0_0_i_13_0;
  wire mem_reg_0_3_0_0_i_13_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire [14:0]mem_reg_0_3_0_0_i_15_0;
  wire mem_reg_0_3_0_0_i_15_1;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_17_n_0;
  wire mem_reg_0_3_0_0_i_18_n_0;
  wire mem_reg_0_3_0_0_i_19_n_0;
  wire mem_reg_0_3_0_0_i_1__0_0;
  wire mem_reg_0_3_0_0_i_1__0_n_0;
  wire mem_reg_0_3_0_0_i_20_n_0;
  wire mem_reg_0_3_0_0_i_21_n_0;
  wire mem_reg_0_3_0_0_i_22_n_0;
  wire mem_reg_0_3_0_0_i_23_n_0;
  wire mem_reg_0_3_0_0_i_24_n_0;
  wire mem_reg_0_3_0_0_i_25_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_27_n_0;
  wire mem_reg_0_3_0_0_i_28_n_0;
  wire mem_reg_0_3_0_0_i_29_n_0;
  wire mem_reg_0_3_0_0_i_30_n_0;
  wire mem_reg_0_3_0_0_i_31_n_0;
  wire mem_reg_0_3_0_0_i_32_n_0;
  wire mem_reg_0_3_0_0_i_33_n_0;
  wire mem_reg_0_3_0_0_i_34_n_0;
  wire mem_reg_0_3_0_0_i_35_n_0;
  wire mem_reg_0_3_0_0_i_36_n_0;
  wire mem_reg_0_3_0_0_i_37_n_0;
  wire mem_reg_0_3_0_0_i_38_n_0;
  wire mem_reg_0_3_0_0_i_39_n_0;
  wire mem_reg_0_3_0_0_i_3_n_0;
  wire mem_reg_0_3_0_0_i_40_n_0;
  wire mem_reg_0_3_0_0_i_41_n_0;
  wire mem_reg_0_3_0_0_i_42_n_0;
  wire mem_reg_0_3_0_0_i_43_n_0;
  wire mem_reg_0_3_0_0_i_44_n_0;
  wire mem_reg_0_3_0_0_i_45_n_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_10_n_0;
  wire mem_reg_0_3_1_1_i_11_n_0;
  wire mem_reg_0_3_1_1_i_12_n_0;
  wire mem_reg_0_3_1_1_i_13_n_0;
  wire mem_reg_0_3_1_1_i_14_n_0;
  wire mem_reg_0_3_1_1_i_1_0;
  wire mem_reg_0_3_1_1_i_1_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_6_n_0;
  wire mem_reg_0_3_1_1_i_7_n_0;
  wire mem_reg_0_3_1_1_i_9_n_0;
  wire mem_reg_0_3_24_24_i_1_n_0;
  wire mem_reg_0_3_25_25_i_1_n_0;
  wire mem_reg_0_3_26_26_i_1_n_0;
  wire mem_reg_0_3_27_27_i_1_n_0;
  wire mem_reg_0_3_28_28_i_1_n_0;
  wire mem_reg_0_3_29_29_i_1_n_0;
  wire mem_reg_0_3_2_2_i_10_n_0;
  wire mem_reg_0_3_2_2_i_11_n_0;
  wire mem_reg_0_3_2_2_i_12_n_0;
  wire mem_reg_0_3_2_2_i_13_n_0;
  wire mem_reg_0_3_2_2_i_1_0;
  wire mem_reg_0_3_2_2_i_1_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_6_n_0;
  wire mem_reg_0_3_2_2_i_7_n_0;
  wire mem_reg_0_3_2_2_i_8_n_0;
  wire mem_reg_0_3_2_2_i_9_n_0;
  wire mem_reg_0_3_30_30_i_1_n_0;
  wire mem_reg_0_3_31_31_i_1_n_0;
  wire mem_reg_0_3_3_3_i_10_n_0;
  wire mem_reg_0_3_3_3_i_13_n_0;
  wire mem_reg_0_3_3_3_i_1_0;
  wire mem_reg_0_3_3_3_i_1_1;
  wire mem_reg_0_3_3_3_i_1_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_6_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_3_3_i_8_n_0;
  wire mem_reg_0_3_3_3_i_9_n_0;
  wire mem_reg_0_3_4_4_i_10_n_0;
  wire mem_reg_0_3_4_4_i_11_n_0;
  wire mem_reg_0_3_4_4_i_12_n_0;
  wire mem_reg_0_3_4_4_i_1_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_6_n_0;
  wire mem_reg_0_3_4_4_i_7_n_0;
  wire mem_reg_0_3_4_4_i_8_n_0;
  wire mem_reg_0_3_4_4_i_9_n_0;
  wire mem_reg_0_3_5_5_i_10_n_0;
  wire mem_reg_0_3_5_5_i_11_n_0;
  wire mem_reg_0_3_5_5_i_1_0;
  wire mem_reg_0_3_5_5_i_1_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_6_n_0;
  wire mem_reg_0_3_5_5_i_7_n_0;
  wire mem_reg_0_3_5_5_i_8_n_0;
  wire mem_reg_0_3_5_5_i_9_n_0;
  wire mem_reg_0_3_6_6_i_10_n_0;
  wire mem_reg_0_3_6_6_i_11_n_0;
  wire mem_reg_0_3_6_6_i_12_n_0;
  wire mem_reg_0_3_6_6_i_1_0;
  wire mem_reg_0_3_6_6_i_1_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire [4:0]mem_reg_0_3_6_6_i_6_0;
  wire mem_reg_0_3_6_6_i_6_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire mem_reg_0_3_6_6_i_8_n_0;
  wire mem_reg_0_3_6_6_i_9_n_0;
  wire mem_reg_0_3_7_7_i_10_n_0;
  wire mem_reg_0_3_7_7_i_11_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire mem_reg_0_3_7_7_i_1_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_2_0;
  wire [7:0]mem_reg_0_3_7_7_i_2_1;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_6_0;
  wire [7:0]mem_reg_0_3_7_7_i_6_1;
  wire [7:0]mem_reg_0_3_7_7_i_6_2;
  wire [7:0]mem_reg_0_3_7_7_i_6_3;
  wire [7:0]mem_reg_0_3_7_7_i_6_4;
  wire [7:0]mem_reg_0_3_7_7_i_6_5;
  wire mem_reg_0_3_7_7_i_6_n_0;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire mem_reg_0_3_7_7_i_8_n_0;
  wire mem_reg_0_3_7_7_i_9_n_0;
  wire [4:0]or_ln134_127_fu_20004_p3;
  wire [4:0]or_ln134_128_fu_20010_p3;
  wire [7:0]or_ln134_131_fu_21773_p3;
  wire [5:0]or_ln134_132_fu_21779_p3;
  wire [24:0]p_0_in0_out;
  wire pt_ce0;
  wire [31:0]q10;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[7]_0 ;
  wire [7:0]q3_reg;
  wire [7:0]q3_reg_0;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire \trunc_ln134_334_reg_25473_reg[5] ;
  wire \trunc_ln134_334_reg_25473_reg[6] ;
  wire [4:0]x_assign_192_reg_25204;
  wire [2:0]x_assign_194_reg_25226;
  wire [7:0]x_assign_198_reg_25461;
  wire [5:0]x_assign_199_reg_25467;
  wire \x_assign_199_reg_25467_reg[6] ;
  wire \x_assign_199_reg_25467_reg[7] ;
  wire \xor_ln124_235_reg_24952_reg[0] ;
  wire \xor_ln124_235_reg_24952_reg[1] ;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ap_done));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[0]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_0_0_i_10
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\xor_ln124_235_reg_24952_reg[0] ),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_0_0_i_11
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(mem_reg_0_3_7_7_i_1_0[0]),
        .O(mem_reg_0_3_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000AEAAAEAE)) 
    mem_reg_0_3_0_0_i_12
       (.I0(mem_reg_0_3_0_0_i_26_n_0),
        .I1(mem_reg_0_3_0_0_i_27_n_0),
        .I2(mem_reg_0_3_0_0_i_28_n_0),
        .I3(mem_reg_0_3_0_0_i_29_n_0),
        .I4(mem_reg_0_3_7_7_i_6_0[0]),
        .I5(mem_reg_0_3_0_0_i_30_n_0),
        .O(mem_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hEFEF0F0FEEEF0000)) 
    mem_reg_0_3_0_0_i_13
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(mem_reg_0_3_0_0_i_31_n_0),
        .I3(mem_reg_0_3_0_0_i_32_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_33_n_0),
        .O(mem_reg_0_3_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBFFBF)) 
    mem_reg_0_3_0_0_i_14
       (.I0(ap_done),
        .I1(mem_reg_0_3_0_0_i_34_n_0),
        .I2(mem_reg_0_3_0_0_i_35_n_0),
        .I3(mem_reg_0_3_0_0_i_36_n_0),
        .I4(mem_reg_0_3_0_0_i_37_n_0),
        .I5(mem_reg_0_3_0_0_i_38_n_0),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    mem_reg_0_3_0_0_i_15
       (.I0(mem_reg_0_3_0_0_i_39_n_0),
        .I1(mem_reg_0_3_0_0_i_40_n_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[7]),
        .I5(mem_reg_0_3_0_0_i_15_0[6]),
        .O(pt_ce0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_16
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(mem_reg_0_3_0_0_i_15_0[4]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    mem_reg_0_3_0_0_i_17
       (.I0(mem_reg_0_3_0_0_i_15_0[7]),
        .I1(mem_reg_0_3_0_0_i_15_0[9]),
        .I2(mem_reg_0_3_0_0_i_15_0[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    mem_reg_0_3_0_0_i_18
       (.I0(mem_reg_0_3_0_0_i_15_0[10]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[12]),
        .I4(mem_reg_0_3_0_0_i_15_0[13]),
        .O(mem_reg_0_3_0_0_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_19
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_0_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_0_0_i_12_n_0),
        .O(mem_reg_0_3_0_0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_3_0_0_i_2
       (.I0(mem_reg_0_3_0_0_i_13_n_0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(pt_ce0),
        .O(p_0_in0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_20
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .O(mem_reg_0_3_0_0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_21
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .O(mem_reg_0_3_0_0_i_21_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    mem_reg_0_3_0_0_i_22
       (.I0(or_ln134_128_fu_20010_p3[0]),
        .I1(x_assign_192_reg_25204[0]),
        .I2(x_assign_194_reg_25226[2]),
        .I3(or_ln134_127_fu_20004_p3[0]),
        .O(mem_reg_0_3_0_0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    mem_reg_0_3_0_0_i_23
       (.I0(mem_reg_0_3_0_0_i_15_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[2]),
        .I3(mem_reg_0_3_0_0_i_15_0[3]),
        .O(mem_reg_0_3_0_0_i_23_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_0_0_i_24
       (.I0(mem_reg_0_3_7_7_i_1_4[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[0]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_0_0_i_24_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_0_0_i_25
       (.I0(mem_reg_0_3_7_7_i_5_0[0]),
        .I1(mem_reg_0_3_7_7_i_5_1[0]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_0_0_i_25_n_0));
  LUT6 #(
    .INIT(64'hA0B0F0B0A0A0F0A0)) 
    mem_reg_0_3_0_0_i_26
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_6_4[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_6_5[0]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    mem_reg_0_3_0_0_i_27
       (.I0(mem_reg_0_3_0_0_i_15_0[10]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_0_0_i_15_0[7]),
        .O(mem_reg_0_3_0_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hA0A000C0A0A00000)) 
    mem_reg_0_3_0_0_i_28
       (.I0(mem_reg_0_3_7_7_i_6_2[0]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_7_7_i_6_3[0]),
        .O(mem_reg_0_3_0_0_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    mem_reg_0_3_0_0_i_29
       (.I0(mem_reg_0_3_0_0_i_15_0[9]),
        .I1(mem_reg_0_3_0_0_i_15_0[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_7_n_0),
        .O(mem_reg_0_3_0_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    mem_reg_0_3_0_0_i_30
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[12]),
        .I3(mem_reg_0_3_7_7_i_6_1[0]),
        .O(mem_reg_0_3_0_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h333F3333333B3333)) 
    mem_reg_0_3_0_0_i_31
       (.I0(mem_reg_0_3_0_0_i_15_0[7]),
        .I1(mem_reg_0_3_0_0_i_41_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_0_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_0_0_i_32
       (.I0(mem_reg_0_3_0_0_i_15_0[5]),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .O(mem_reg_0_3_0_0_i_32_n_0));
  LUT6 #(
    .INIT(64'hF010F010F010F000)) 
    mem_reg_0_3_0_0_i_33
       (.I0(mem_reg_0_3_0_0_i_15_0[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_13_0),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_0_0_i_15_0[1]),
        .O(mem_reg_0_3_0_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_34
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .O(mem_reg_0_3_0_0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_35
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[9]),
        .O(mem_reg_0_3_0_0_i_35_n_0));
  LUT6 #(
    .INIT(64'h555500FC005400FC)) 
    mem_reg_0_3_0_0_i_36
       (.I0(mem_reg_0_3_0_0_i_15_0[8]),
        .I1(mem_reg_0_3_0_0_i_42_n_0),
        .I2(mem_reg_0_3_0_0_i_43_n_0),
        .I3(mem_reg_0_3_0_0_i_44_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_15_0[7]),
        .O(mem_reg_0_3_0_0_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_37
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_0_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_38
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_0_0_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF0F0F0F0F)) 
    mem_reg_0_3_0_0_i_39
       (.I0(mem_reg_0_3_0_0_i_15_0[5]),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .I2(mem_reg_0_3_0_0_i_41_n_0),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_39_n_0));
  LUT6 #(
    .INIT(64'h00570000FFFFFFFF)) 
    mem_reg_0_3_0_0_i_4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[2]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(mem_reg_0_3_0_0_i_16_n_0),
        .I4(mem_reg_0_3_0_0_i_17_n_0),
        .I5(mem_reg_0_3_0_0_i_18_n_0),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_0_3_0_0_i_40
       (.I0(mem_reg_0_3_0_0_i_15_1),
        .I1(mem_reg_0_3_0_0_i_15_0[14]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_45_n_0),
        .O(mem_reg_0_3_0_0_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    mem_reg_0_3_0_0_i_41
       (.I0(mem_reg_0_3_0_0_i_15_0[11]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_41_n_0));
  LUT6 #(
    .INIT(64'h7377404040404040)) 
    mem_reg_0_3_0_0_i_42
       (.I0(mem_reg_0_3_0_0_i_15_0[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[0]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_0_0_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_43
       (.I0(mem_reg_0_3_0_0_i_15_0[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    mem_reg_0_3_0_0_i_44
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[4]),
        .I3(mem_reg_0_3_0_0_i_15_0[5]),
        .O(mem_reg_0_3_0_0_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_45
       (.I0(mem_reg_0_3_0_0_i_15_0[9]),
        .I1(mem_reg_0_3_0_0_i_15_0[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[4]),
        .I4(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_0_0_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hDDDDDDD5)) 
    mem_reg_0_3_0_0_i_7
       (.I0(mem_reg_0_3_0_0_i_18_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[8]),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_0_0_i_15_0[7]),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB888B888BB8BB888)) 
    mem_reg_0_3_0_0_i_8
       (.I0(mem_reg_0_3_7_7_i_1_1[0]),
        .I1(mem_reg_0_3_0_0_i_19_n_0),
        .I2(mem_reg_0_3_0_0_i_20_n_0),
        .I3(mem_reg_0_3_7_7_i_2_0[0]),
        .I4(mem_reg_0_3_7_7_i_2_1[0]),
        .I5(mem_reg_0_3_0_0_i_21_n_0),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4114FFFF)) 
    mem_reg_0_3_0_0_i_9
       (.I0(mem_reg_0_3_4_4_i_5_n_0),
        .I1(mem_reg_0_3_0_0_i_22_n_0),
        .I2(mem_reg_0_3_0_0_i_1__0_0),
        .I3(mem_reg_0_3_6_6_i_6_0[0]),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_0_0_i_24_n_0),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[10]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[11]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[12]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[13]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[14]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[15]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[16]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_3_16_16_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(pt_ce0),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[17]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[18]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[19]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[1]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    mem_reg_0_3_1_1_i_1
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_1_1_i_2_n_0),
        .I2(mem_reg_0_3_1_1_i_3_n_0),
        .I3(mem_reg_0_3_1_1_i_4_n_0),
        .I4(mem_reg_0_3_1_1_i_5_n_0),
        .I5(mem_reg_0_3_1_1_i_6_n_0),
        .O(mem_reg_0_3_1_1_i_1_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_1_1_i_10
       (.I0(mem_reg_0_3_7_7_i_1_4[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[1]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_1_1_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFF33BF333333BF)) 
    mem_reg_0_3_1_1_i_11
       (.I0(mem_reg_0_3_7_7_i_5_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[3]),
        .I5(mem_reg_0_3_7_7_i_5_1[1]),
        .O(mem_reg_0_3_1_1_i_11_n_0));
  LUT6 #(
    .INIT(64'hA0B0F0B0A0A0F0A0)) 
    mem_reg_0_3_1_1_i_12
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_6_4[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_6_5[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_1_1_i_12_n_0));
  LUT6 #(
    .INIT(64'hA0A000C0A0A00000)) 
    mem_reg_0_3_1_1_i_13
       (.I0(mem_reg_0_3_7_7_i_6_2[1]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_7_7_i_6_3[1]),
        .O(mem_reg_0_3_1_1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    mem_reg_0_3_1_1_i_14
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[12]),
        .I3(mem_reg_0_3_7_7_i_6_1[1]),
        .O(mem_reg_0_3_1_1_i_14_n_0));
  LUT6 #(
    .INIT(64'hB888B888BB8BB888)) 
    mem_reg_0_3_1_1_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[1]),
        .I1(mem_reg_0_3_0_0_i_19_n_0),
        .I2(mem_reg_0_3_0_0_i_20_n_0),
        .I3(mem_reg_0_3_7_7_i_2_0[1]),
        .I4(mem_reg_0_3_7_7_i_2_1[1]),
        .I5(mem_reg_0_3_0_0_i_21_n_0),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0440FFFF)) 
    mem_reg_0_3_1_1_i_3
       (.I0(mem_reg_0_3_7_7_i_1_3),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_1_1_i_1_0),
        .I3(mem_reg_0_3_1_1_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_1_1_i_10_n_0),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_1_1_i_11_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\xor_ln124_235_reg_24952_reg[1] ),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_1_1_i_5
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(mem_reg_0_3_7_7_i_1_0[1]),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000AEAAAEAE)) 
    mem_reg_0_3_1_1_i_6
       (.I0(mem_reg_0_3_1_1_i_12_n_0),
        .I1(mem_reg_0_3_0_0_i_27_n_0),
        .I2(mem_reg_0_3_1_1_i_13_n_0),
        .I3(mem_reg_0_3_0_0_i_29_n_0),
        .I4(mem_reg_0_3_7_7_i_6_0[1]),
        .I5(mem_reg_0_3_1_1_i_14_n_0),
        .O(mem_reg_0_3_1_1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_1_1_i_7
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(mem_reg_0_3_0_0_i_15_0[14]),
        .O(mem_reg_0_3_1_1_i_7_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    mem_reg_0_3_1_1_i_9
       (.I0(mem_reg_0_3_6_6_i_6_0[1]),
        .I1(or_ln134_127_fu_20004_p3[1]),
        .I2(or_ln134_128_fu_20010_p3[0]),
        .I3(x_assign_194_reg_25226[0]),
        .I4(x_assign_192_reg_25204[1]),
        .O(mem_reg_0_3_1_1_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[20]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[21]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[22]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[23]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_24_24_i_1_n_0),
        .DPO(q10[24]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_0_0_i_1__0_n_0),
        .O(mem_reg_0_3_24_24_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_24_24_i_2
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(pt_ce0),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_25_25_i_1_n_0),
        .DPO(q10[25]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_1_1_i_1_n_0),
        .O(mem_reg_0_3_25_25_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_26_26_i_1_n_0),
        .DPO(q10[26]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_2_2_i_1_n_0),
        .O(mem_reg_0_3_26_26_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_27_27_i_1_n_0),
        .DPO(q10[27]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_3_3_i_1_n_0),
        .O(mem_reg_0_3_27_27_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_28_28_i_1_n_0),
        .DPO(q10[28]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_4_4_i_1_n_0),
        .O(mem_reg_0_3_28_28_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_29_29_i_1_n_0),
        .DPO(q10[29]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_5_5_i_1_n_0),
        .O(mem_reg_0_3_29_29_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[2]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    mem_reg_0_3_2_2_i_1
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_2_2_i_2_n_0),
        .I2(mem_reg_0_3_2_2_i_3_n_0),
        .I3(mem_reg_0_3_2_2_i_4_n_0),
        .I4(mem_reg_0_3_2_2_i_5_n_0),
        .I5(mem_reg_0_3_2_2_i_6_n_0),
        .O(mem_reg_0_3_2_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_2_2_i_10
       (.I0(x_assign_199_reg_25467[2]),
        .I1(x_assign_198_reg_25461[2]),
        .I2(q3_reg[2]),
        .I3(q3_reg_0[2]),
        .I4(or_ln134_131_fu_21773_p3[2]),
        .I5(or_ln134_132_fu_21779_p3[0]),
        .O(mem_reg_0_3_2_2_i_10_n_0));
  LUT6 #(
    .INIT(64'hA0B0F0B0A0A0F0A0)) 
    mem_reg_0_3_2_2_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_6_4[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_6_5[2]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_2_2_i_11_n_0));
  LUT6 #(
    .INIT(64'hA0A000C0A0A00000)) 
    mem_reg_0_3_2_2_i_12
       (.I0(mem_reg_0_3_7_7_i_6_2[2]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_7_7_i_6_3[2]),
        .O(mem_reg_0_3_2_2_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    mem_reg_0_3_2_2_i_13
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[12]),
        .I3(mem_reg_0_3_7_7_i_6_1[2]),
        .O(mem_reg_0_3_2_2_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    mem_reg_0_3_2_2_i_2
       (.I0(mem_reg_0_3_7_7_i_2_0[2]),
        .I1(mem_reg_0_3_0_0_i_20_n_0),
        .I2(mem_reg_0_3_0_0_i_21_n_0),
        .I3(mem_reg_0_3_7_7_i_2_1[2]),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_7_7_i_1_1[2]),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0440FFFF)) 
    mem_reg_0_3_2_2_i_3
       (.I0(mem_reg_0_3_7_7_i_1_3),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_2_2_i_1_0),
        .I3(mem_reg_0_3_2_2_i_7_n_0),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_2_2_i_8_n_0),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_2_2_i_4
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_2_2_i_9_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_2_2_i_10_n_0),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_2_2_i_5
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(mem_reg_0_3_7_7_i_1_0[2]),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000AEAAAEAE)) 
    mem_reg_0_3_2_2_i_6
       (.I0(mem_reg_0_3_2_2_i_11_n_0),
        .I1(mem_reg_0_3_0_0_i_27_n_0),
        .I2(mem_reg_0_3_2_2_i_12_n_0),
        .I3(mem_reg_0_3_0_0_i_29_n_0),
        .I4(mem_reg_0_3_7_7_i_6_0[2]),
        .I5(mem_reg_0_3_2_2_i_13_n_0),
        .O(mem_reg_0_3_2_2_i_6_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_2_2_i_7
       (.I0(or_ln134_128_fu_20010_p3[1]),
        .I1(or_ln134_127_fu_20004_p3[2]),
        .I2(x_assign_194_reg_25226[1]),
        .I3(x_assign_192_reg_25204[2]),
        .I4(mem_reg_0_3_6_6_i_6_0[2]),
        .O(mem_reg_0_3_2_2_i_7_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_2_2_i_8
       (.I0(mem_reg_0_3_7_7_i_1_4[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_2_2_i_8_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_2_2_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[2]),
        .I1(mem_reg_0_3_7_7_i_5_1[2]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_2_2_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_30_30_i_1_n_0),
        .DPO(q10[30]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_6_6_i_1_n_0),
        .O(mem_reg_0_3_30_30_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_31_31_i_1_n_0),
        .DPO(q10[31]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_7_7_i_1_n_0),
        .O(mem_reg_0_3_31_31_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[3]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hDFDDDFDDDFDDDFDF)) 
    mem_reg_0_3_3_3_i_1
       (.I0(mem_reg_0_3_3_3_i_2_n_0),
        .I1(mem_reg_0_3_3_3_i_3_n_0),
        .I2(mem_reg_0_3_0_0_i_7_n_0),
        .I3(mem_reg_0_3_3_3_i_4_n_0),
        .I4(mem_reg_0_3_3_3_i_5_n_0),
        .I5(mem_reg_0_3_3_3_i_6_n_0),
        .O(mem_reg_0_3_3_3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_3_3_i_10
       (.I0(x_assign_199_reg_25467[3]),
        .I1(x_assign_198_reg_25461[3]),
        .I2(q3_reg[3]),
        .I3(q3_reg_0[3]),
        .I4(or_ln134_131_fu_21773_p3[3]),
        .I5(or_ln134_132_fu_21779_p3[1]),
        .O(mem_reg_0_3_3_3_i_10_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_3_3_i_13
       (.I0(mem_reg_0_3_7_7_i_1_4[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[3]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_3_3_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hABBB3333)) 
    mem_reg_0_3_3_3_i_2
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(mem_reg_0_3_3_3_i_7_n_0),
        .I2(mem_reg_0_3_7_7_i_6_1[3]),
        .I3(mem_reg_0_3_0_0_i_15_0[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    mem_reg_0_3_3_3_i_3
       (.I0(mem_reg_0_3_7_7_i_6_0[3]),
        .I1(mem_reg_0_3_0_0_i_29_n_0),
        .I2(mem_reg_0_3_3_3_i_8_n_0),
        .I3(mem_reg_0_3_0_0_i_18_n_0),
        .I4(ap_done),
        .I5(mem_reg_0_3_7_7_i_1_0[3]),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    mem_reg_0_3_3_3_i_4
       (.I0(mem_reg_0_3_7_7_i_2_0[3]),
        .I1(mem_reg_0_3_0_0_i_20_n_0),
        .I2(mem_reg_0_3_0_0_i_21_n_0),
        .I3(mem_reg_0_3_7_7_i_2_1[3]),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_7_7_i_1_1[3]),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_3_3_i_5
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_3_3_i_9_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_3_3_i_10_n_0),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000BFFB0000)) 
    mem_reg_0_3_3_3_i_6
       (.I0(mem_reg_0_3_7_7_i_1_3),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_3_3_i_1_0),
        .I3(mem_reg_0_3_3_3_i_1_1),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_3_3_i_13_n_0),
        .O(mem_reg_0_3_3_3_i_6_n_0));
  LUT6 #(
    .INIT(64'h00000000F0880000)) 
    mem_reg_0_3_3_3_i_7
       (.I0(mem_reg_0_3_7_7_i_6_4[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(mem_reg_0_3_7_7_i_6_5[3]),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'hA0A000C0A0A00000)) 
    mem_reg_0_3_3_3_i_8
       (.I0(mem_reg_0_3_7_7_i_6_2[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_7_7_i_6_3[3]),
        .O(mem_reg_0_3_3_3_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF33BF333333BF)) 
    mem_reg_0_3_3_3_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[3]),
        .I5(mem_reg_0_3_7_7_i_5_1[3]),
        .O(mem_reg_0_3_3_3_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[4]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    mem_reg_0_3_4_4_i_1
       (.I0(mem_reg_0_3_4_4_i_2_n_0),
        .I1(mem_reg_0_3_4_4_i_3_n_0),
        .I2(\q1_reg[4]_0 ),
        .I3(mem_reg_0_3_4_4_i_5_n_0),
        .I4(mem_reg_0_3_4_4_i_6_n_0),
        .I5(mem_reg_0_3_4_4_i_7_n_0),
        .O(mem_reg_0_3_4_4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    mem_reg_0_3_4_4_i_10
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[12]),
        .I3(mem_reg_0_3_7_7_i_6_1[4]),
        .O(mem_reg_0_3_4_4_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFFFEC0023FF2000)) 
    mem_reg_0_3_4_4_i_11
       (.I0(mem_reg_0_3_7_7_i_6_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[9]),
        .I2(mem_reg_0_3_0_0_i_15_0[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_7_7_i_6_3[4]),
        .I5(mem_reg_0_3_7_7_i_6_2[4]),
        .O(mem_reg_0_3_4_4_i_11_n_0));
  LUT6 #(
    .INIT(64'hA0B0F0B0A0A0F0A0)) 
    mem_reg_0_3_4_4_i_12
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_6_4[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_6_5[4]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_4_4_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7777777)) 
    mem_reg_0_3_4_4_i_2
       (.I0(mem_reg_0_3_0_0_i_17_n_0),
        .I1(mem_reg_0_3_0_0_i_18_n_0),
        .I2(mem_reg_0_3_7_7_i_1_1[4]),
        .I3(mem_reg_0_3_0_0_i_15_0[6]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_4_4_i_8_n_0),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF800080FFFFFFFF)) 
    mem_reg_0_3_4_4_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(mem_reg_0_3_0_0_i_15_0[14]),
        .I2(mem_reg_0_3_7_7_i_1_2[4]),
        .I3(mem_reg_0_3_7_7_i_1_3),
        .I4(mem_reg_0_3_7_7_i_1_4[4]),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_0_3_4_4_i_5
       (.I0(mem_reg_0_3_0_0_i_15_0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[14]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_4_4_i_6
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_4_4_i_9_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\trunc_ln134_334_reg_25473_reg[5] ),
        .O(mem_reg_0_3_4_4_i_6_n_0));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    mem_reg_0_3_4_4_i_7
       (.I0(mem_reg_0_3_4_4_i_10_n_0),
        .I1(mem_reg_0_3_4_4_i_11_n_0),
        .I2(mem_reg_0_3_0_0_i_27_n_0),
        .I3(mem_reg_0_3_4_4_i_12_n_0),
        .I4(mem_reg_0_3_7_7_i_1_0[4]),
        .I5(ap_done),
        .O(mem_reg_0_3_4_4_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    mem_reg_0_3_4_4_i_8
       (.I0(mem_reg_0_3_7_7_i_2_1[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .I2(mem_reg_0_3_0_0_i_15_0[5]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_7_7_i_2_0[4]),
        .I5(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_4_4_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF33BF333333BF)) 
    mem_reg_0_3_4_4_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[3]),
        .I5(mem_reg_0_3_7_7_i_5_1[4]),
        .O(mem_reg_0_3_4_4_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[5]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEEEFEEEE)) 
    mem_reg_0_3_5_5_i_1
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(mem_reg_0_3_5_5_i_3_n_0),
        .I2(mem_reg_0_3_0_0_i_7_n_0),
        .I3(mem_reg_0_3_5_5_i_4_n_0),
        .I4(mem_reg_0_3_5_5_i_5_n_0),
        .I5(mem_reg_0_3_5_5_i_6_n_0),
        .O(mem_reg_0_3_5_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    mem_reg_0_3_5_5_i_10
       (.I0(or_ln134_128_fu_20010_p3[2]),
        .I1(or_ln134_127_fu_20004_p3[3]),
        .I2(x_assign_192_reg_25204[3]),
        .I3(or_ln134_128_fu_20010_p3[3]),
        .I4(mem_reg_0_3_6_6_i_6_0[3]),
        .O(mem_reg_0_3_5_5_i_10_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_5_5_i_11
       (.I0(mem_reg_0_3_7_7_i_1_4[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[5]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_5_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hBFBFBFBFB0808080)) 
    mem_reg_0_3_5_5_i_2
       (.I0(mem_reg_0_3_7_7_i_1_0[5]),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[12]),
        .I4(mem_reg_0_3_7_7_i_6_1[5]),
        .I5(mem_reg_0_3_5_5_i_7_n_0),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT5 #(
    .INIT(32'hA8888888)) 
    mem_reg_0_3_5_5_i_3
       (.I0(mem_reg_0_3_0_0_i_18_n_0),
        .I1(mem_reg_0_3_5_5_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_7_7_i_6_2[5]),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_5_5_i_4
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_5_5_i_9_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\trunc_ln134_334_reg_25473_reg[6] ),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0440FFFF)) 
    mem_reg_0_3_5_5_i_5
       (.I0(mem_reg_0_3_7_7_i_1_3),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_5_5_i_1_0),
        .I3(mem_reg_0_3_5_5_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_5_5_i_11_n_0),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    mem_reg_0_3_5_5_i_6
       (.I0(mem_reg_0_3_7_7_i_2_0[5]),
        .I1(mem_reg_0_3_0_0_i_20_n_0),
        .I2(mem_reg_0_3_0_0_i_21_n_0),
        .I3(mem_reg_0_3_7_7_i_2_1[5]),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_7_7_i_1_1[5]),
        .O(mem_reg_0_3_5_5_i_6_n_0));
  LUT6 #(
    .INIT(64'h00000000B0808080)) 
    mem_reg_0_3_5_5_i_7
       (.I0(mem_reg_0_3_7_7_i_6_5[5]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[10]),
        .I4(mem_reg_0_3_7_7_i_6_4[5]),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_5_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000A0C00000A000)) 
    mem_reg_0_3_5_5_i_8
       (.I0(mem_reg_0_3_7_7_i_6_0[5]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_7_7_i_6_3[5]),
        .O(mem_reg_0_3_5_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF33BF333333BF)) 
    mem_reg_0_3_5_5_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[3]),
        .I5(mem_reg_0_3_7_7_i_5_1[5]),
        .O(mem_reg_0_3_5_5_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[6]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hDFDDDFDDDFDDDFDF)) 
    mem_reg_0_3_6_6_i_1
       (.I0(mem_reg_0_3_6_6_i_2_n_0),
        .I1(mem_reg_0_3_6_6_i_3_n_0),
        .I2(mem_reg_0_3_0_0_i_7_n_0),
        .I3(mem_reg_0_3_6_6_i_4_n_0),
        .I4(mem_reg_0_3_6_6_i_5_n_0),
        .I5(mem_reg_0_3_6_6_i_6_n_0),
        .O(mem_reg_0_3_6_6_i_1_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_6_6_i_10
       (.I0(mem_reg_0_3_7_7_i_5_0[6]),
        .I1(mem_reg_0_3_7_7_i_5_1[6]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_6_6_i_10_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    mem_reg_0_3_6_6_i_11
       (.I0(or_ln134_128_fu_20010_p3[3]),
        .I1(or_ln134_127_fu_20004_p3[4]),
        .I2(x_assign_192_reg_25204[4]),
        .I3(or_ln134_128_fu_20010_p3[4]),
        .I4(mem_reg_0_3_6_6_i_6_0[4]),
        .O(mem_reg_0_3_6_6_i_11_n_0));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    mem_reg_0_3_6_6_i_12
       (.I0(mem_reg_0_3_7_7_i_1_4[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_7_7_i_1_2[6]),
        .I4(mem_reg_0_3_0_0_i_15_0[14]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mem_reg_0_3_6_6_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFABAFAAA)) 
    mem_reg_0_3_6_6_i_2
       (.I0(mem_reg_0_3_6_6_i_7_n_0),
        .I1(mem_reg_0_3_7_7_i_6_1[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    mem_reg_0_3_6_6_i_3
       (.I0(mem_reg_0_3_7_7_i_6_3[6]),
        .I1(mem_reg_0_3_6_6_i_8_n_0),
        .I2(mem_reg_0_3_6_6_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_18_n_0),
        .I4(ap_done),
        .I5(mem_reg_0_3_7_7_i_1_0[6]),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT6 #(
    .INIT(64'hB888B888BB8BB888)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_7_7_i_1_1[6]),
        .I1(mem_reg_0_3_0_0_i_19_n_0),
        .I2(mem_reg_0_3_0_0_i_20_n_0),
        .I3(mem_reg_0_3_7_7_i_2_0[6]),
        .I4(mem_reg_0_3_7_7_i_2_1[6]),
        .I5(mem_reg_0_3_0_0_i_21_n_0),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_6_6_i_5
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_6_6_i_10_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\x_assign_199_reg_25467_reg[6] ),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000BFFB0000)) 
    mem_reg_0_3_6_6_i_6
       (.I0(mem_reg_0_3_7_7_i_1_3),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_6_6_i_1_0),
        .I3(mem_reg_0_3_6_6_i_11_n_0),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(mem_reg_0_3_6_6_i_12_n_0),
        .O(mem_reg_0_3_6_6_i_6_n_0));
  LUT6 #(
    .INIT(64'h3377373733777777)) 
    mem_reg_0_3_6_6_i_7
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[10]),
        .I3(mem_reg_0_3_7_7_i_6_5[6]),
        .I4(mem_reg_0_3_0_0_i_15_0[11]),
        .I5(mem_reg_0_3_7_7_i_6_4[6]),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    mem_reg_0_3_6_6_i_8
       (.I0(mem_reg_0_3_0_0_i_15_0[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[8]),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .O(mem_reg_0_3_6_6_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    mem_reg_0_3_6_6_i_9
       (.I0(mem_reg_0_3_7_7_i_6_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_7_7_i_6_2[6]),
        .O(mem_reg_0_3_6_6_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[7]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    mem_reg_0_3_7_7_i_1
       (.I0(mem_reg_0_3_7_7_i_2_n_0),
        .I1(mem_reg_0_3_7_7_i_3_n_0),
        .I2(\q1_reg[7]_0 ),
        .I3(mem_reg_0_3_4_4_i_5_n_0),
        .I4(mem_reg_0_3_7_7_i_5_n_0),
        .I5(mem_reg_0_3_7_7_i_6_n_0),
        .O(mem_reg_0_3_7_7_i_1_n_0));
  LUT6 #(
    .INIT(64'hCFAACAAAC0AACAAA)) 
    mem_reg_0_3_7_7_i_10
       (.I0(mem_reg_0_3_7_7_i_6_3[7]),
        .I1(mem_reg_0_3_7_7_i_6_2[7]),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[8]),
        .I5(mem_reg_0_3_7_7_i_6_0[7]),
        .O(mem_reg_0_3_7_7_i_10_n_0));
  LUT6 #(
    .INIT(64'hA0B0F0B0A0A0F0A0)) 
    mem_reg_0_3_7_7_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_6_4[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_6_5[7]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_7_7_i_11_n_0));
  LUT6 #(
    .INIT(64'h7F777F7F7F7F7F7F)) 
    mem_reg_0_3_7_7_i_2
       (.I0(mem_reg_0_3_0_0_i_17_n_0),
        .I1(mem_reg_0_3_0_0_i_18_n_0),
        .I2(mem_reg_0_3_7_7_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_1[7]),
        .I4(mem_reg_0_3_0_0_i_15_0[6]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF800080FFFFFFFF)) 
    mem_reg_0_3_7_7_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(mem_reg_0_3_0_0_i_15_0[14]),
        .I2(mem_reg_0_3_7_7_i_1_2[7]),
        .I3(mem_reg_0_3_7_7_i_1_3),
        .I4(mem_reg_0_3_7_7_i_1_4[7]),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_7_7_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(\x_assign_199_reg_25467_reg[7] ),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    mem_reg_0_3_7_7_i_6
       (.I0(mem_reg_0_3_7_7_i_9_n_0),
        .I1(mem_reg_0_3_7_7_i_10_n_0),
        .I2(mem_reg_0_3_0_0_i_27_n_0),
        .I3(mem_reg_0_3_7_7_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_1_0[7]),
        .I5(ap_done),
        .O(mem_reg_0_3_7_7_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0F77FFFF)) 
    mem_reg_0_3_7_7_i_7
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_7_7_i_2_1[7]),
        .I2(mem_reg_0_3_7_7_i_2_0[7]),
        .I3(mem_reg_0_3_0_0_i_15_0[5]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_7_7_i_8
       (.I0(mem_reg_0_3_7_7_i_5_0[7]),
        .I1(mem_reg_0_3_7_7_i_5_1[7]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_7_7_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    mem_reg_0_3_7_7_i_9
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[12]),
        .I3(mem_reg_0_3_7_7_i_6_1[7]),
        .O(mem_reg_0_3_7_7_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[8]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_3_8_8_i_1
       (.I0(mem_reg_0_3_0_0_i_13_n_0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(pt_ce0),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[9]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \q1[31]_i_1__0 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_57
       (.I0(x_assign_199_reg_25467[5]),
        .I1(x_assign_198_reg_25461[7]),
        .I2(q3_reg[7]),
        .I3(q3_reg_0[7]),
        .I4(or_ln134_131_fu_21773_p3[7]),
        .I5(or_ln134_132_fu_21779_p3[5]),
        .O(\x_assign_199_reg_25467_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_60
       (.I0(x_assign_199_reg_25467[4]),
        .I1(x_assign_198_reg_25461[6]),
        .I2(q3_reg[6]),
        .I3(q3_reg_0[6]),
        .I4(or_ln134_131_fu_21773_p3[6]),
        .I5(or_ln134_132_fu_21779_p3[4]),
        .O(\x_assign_199_reg_25467_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_65
       (.I0(or_ln134_132_fu_21779_p3[5]),
        .I1(x_assign_198_reg_25461[5]),
        .I2(q3_reg[5]),
        .I3(q3_reg_0[5]),
        .I4(or_ln134_131_fu_21773_p3[5]),
        .I5(or_ln134_132_fu_21779_p3[3]),
        .O(\trunc_ln134_334_reg_25473_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_70
       (.I0(or_ln134_132_fu_21779_p3[4]),
        .I1(x_assign_198_reg_25461[4]),
        .I2(q3_reg[4]),
        .I3(q3_reg_0[4]),
        .I4(or_ln134_131_fu_21773_p3[4]),
        .I5(or_ln134_132_fu_21779_p3[2]),
        .O(\trunc_ln134_334_reg_25473_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_85
       (.I0(q3_reg_0[1]),
        .I1(q3_reg[1]),
        .I2(x_assign_198_reg_25461[1]),
        .I3(x_assign_199_reg_25467[1]),
        .I4(or_ln134_131_fu_21773_p3[1]),
        .I5(x_assign_199_reg_25467[5]),
        .O(\xor_ln124_235_reg_24952_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_89
       (.I0(q3_reg_0[0]),
        .I1(q3_reg[0]),
        .I2(x_assign_198_reg_25461[0]),
        .I3(x_assign_199_reg_25467[0]),
        .I4(or_ln134_131_fu_21773_p3[0]),
        .I5(x_assign_199_reg_25467[4]),
        .O(\xor_ln124_235_reg_24952_reg[0] ));
endmodule

(* CHECK_LICENSE_TYPE = "design_dec_clefia_dec_0_0,clefia_dec,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia_dec,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_dec_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_dec_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) 
  (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
