{
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_hard_block_generated.blif",
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 63.9,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 73.3,
        "simulation_time(ms)": 16.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 34.1,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 68,
        "simulation_time(ms)": 17,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 27.4,
        "simulation_time(ms)": 18.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 171.3,
        "simulation_time(ms)": 110.7,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 136.4,
        "simulation_time(ms)": 111.9,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 170.8,
        "simulation_time(ms)": 110.7,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 132.1,
        "simulation_time(ms)": 112.8,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 172,
        "exec_time(ms)": 1291.2,
        "simulation_time(ms)": 1085.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 232,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 232,
        "Total Node": 565
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 624.3,
        "exec_time(ms)": 4378.5,
        "simulation_time(ms)": 4175.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 181.4,
        "exec_time(ms)": 1282.3,
        "simulation_time(ms)": 1151.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 496,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 496,
        "Total Node": 645
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 622.4,
        "exec_time(ms)": 4497.7,
        "simulation_time(ms)": 4295.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 308.1,
        "simulation_time(ms)": 224.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 92.5,
        "exec_time(ms)": 856,
        "simulation_time(ms)": 802.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 302,
        "simulation_time(ms)": 220.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 90.1,
        "exec_time(ms)": 871.2,
        "simulation_time(ms)": 819.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 72,
        "simulation_time(ms)": 21.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 32.2,
        "simulation_time(ms)": 20.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 66.5,
        "simulation_time(ms)": 20.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 81.7,
        "simulation_time(ms)": 32.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 21,
        "exec_time(ms)": 47,
        "simulation_time(ms)": 34.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 79.5,
        "simulation_time(ms)": 32.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 40.9,
        "simulation_time(ms)": 32.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 28,
        "simulation_time(ms)": 20.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 81.6,
        "simulation_time(ms)": 26.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 19.7,
        "exec_time(ms)": 41.3,
        "simulation_time(ms)": 29,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 76,
        "simulation_time(ms)": 26.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 34.3,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 86.1,
        "simulation_time(ms)": 35.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 21.1,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 35.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 30.6,
        "exec_time(ms)": 82.9,
        "simulation_time(ms)": 35.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 43.9,
        "simulation_time(ms)": 35.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 29.8,
        "exec_time(ms)": 66.4,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 28.9,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 63.8,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 30.8,
        "exec_time(ms)": 79,
        "simulation_time(ms)": 29.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 43.7,
        "simulation_time(ms)": 30.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 80.4,
        "simulation_time(ms)": 32.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 38.7,
        "simulation_time(ms)": 30.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 26.2,
        "simulation_time(ms)": 19,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 75.1,
        "simulation_time(ms)": 21.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 33,
        "simulation_time(ms)": 21.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 68.6,
        "simulation_time(ms)": 21.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 28.7,
        "simulation_time(ms)": 21.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 31,
        "exec_time(ms)": 82.6,
        "simulation_time(ms)": 32,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 42.1,
        "simulation_time(ms)": 29.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 77.2,
        "simulation_time(ms)": 29.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 37.9,
        "simulation_time(ms)": 29.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 22
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 74.2,
        "simulation_time(ms)": 24.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 34.5,
        "simulation_time(ms)": 23.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 71.4,
        "simulation_time(ms)": 24.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 103.4,
        "simulation_time(ms)": 50.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 30,
        "latch": 16,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 47
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 22.3,
        "exec_time(ms)": 62.7,
        "simulation_time(ms)": 49.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 30,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 47
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 103.7,
        "simulation_time(ms)": 53.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 30,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 47
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 57.7,
        "simulation_time(ms)": 48.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 30,
        "latch": 16,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 47
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 30.3,
        "simulation_time(ms)": 23.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 91.2,
        "simulation_time(ms)": 30.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 41.6,
        "simulation_time(ms)": 29.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 77.7,
        "simulation_time(ms)": 30.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 84.5,
        "simulation_time(ms)": 29.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 14,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 20,
        "exec_time(ms)": 39.6,
        "simulation_time(ms)": 27.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 74.6,
        "simulation_time(ms)": 28.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 107,
        "simulation_time(ms)": 52.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 29,
        "latch": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 52
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 22.7,
        "exec_time(ms)": 65.9,
        "simulation_time(ms)": 52.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 32,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 32,
        "Total Node": 49
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 100.3,
        "simulation_time(ms)": 53.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 32,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 32,
        "Total Node": 49
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 19.5,
        "exec_time(ms)": 58.5,
        "simulation_time(ms)": 51,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 32,
        "latch": 16,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 32,
        "Total Node": 49
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 34.7,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 130.2,
        "simulation_time(ms)": 68.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 18,
        "Adder": 49,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 84
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 87.4,
        "simulation_time(ms)": 70.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 55,
        "latch": 18,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 55,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 121.8,
        "simulation_time(ms)": 71.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 55,
        "latch": 18,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 55,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 20.9,
        "exec_time(ms)": 80.3,
        "simulation_time(ms)": 71,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 55,
        "latch": 18,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 55,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 37.4,
        "simulation_time(ms)": 30,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 104.4,
        "simulation_time(ms)": 52.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 28,
        "latch": 23,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 52
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 22.5,
        "exec_time(ms)": 63.6,
        "simulation_time(ms)": 50.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 28,
        "latch": 23,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 52
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 99.3,
        "simulation_time(ms)": 51.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 28,
        "latch": 23,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 52
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 54.6,
        "simulation_time(ms)": 46.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 28,
        "latch": 23,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 52
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 31.3,
        "exec_time(ms)": 87.6,
        "simulation_time(ms)": 36.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 21.3,
        "exec_time(ms)": 51,
        "simulation_time(ms)": 38,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 78.9,
        "simulation_time(ms)": 34.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 41,
        "simulation_time(ms)": 33.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 141.5,
        "simulation_time(ms)": 93.7,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 101,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 7,
        "Estimated LUTs": 101,
        "Total Node": 101
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 109.8,
        "simulation_time(ms)": 97.4,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 101,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 7,
        "Estimated LUTs": 101,
        "Total Node": 101
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 144.9,
        "simulation_time(ms)": 94.8,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 101,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 7,
        "Estimated LUTs": 101,
        "Total Node": 101
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 23.4,
        "exec_time(ms)": 100.2,
        "simulation_time(ms)": 90.7,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 101,
        "Longest Path": 14,
        "Average Path": 7,
        "Estimated LUTs": 101,
        "Total Node": 101
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 57.4,
        "simulation_time(ms)": 10,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 21.1,
        "simulation_time(ms)": 10.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 57.7,
        "simulation_time(ms)": 10.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 17.1,
        "simulation_time(ms)": 10.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 75.5,
        "simulation_time(ms)": 27,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 44.2,
        "simulation_time(ms)": 31.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 68,
        "simulation_time(ms)": 30,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 38.3,
        "simulation_time(ms)": 30.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 54.6,
        "simulation_time(ms)": 11.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 12,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 60.4,
        "simulation_time(ms)": 11.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 15.7,
        "simulation_time(ms)": 9.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 159.6,
        "simulation_time(ms)": 105.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 121,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 181,
        "Total Node": 121
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 125.9,
        "simulation_time(ms)": 108.3,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 121,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 161,
        "Total Node": 121
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 160.7,
        "simulation_time(ms)": 108.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 121,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 161,
        "Total Node": 121
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 26.6,
        "exec_time(ms)": 125.3,
        "simulation_time(ms)": 112.6,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 121,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 121,
        "Total Node": 121
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 67.4,
        "simulation_time(ms)": 17.6,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 19,
        "exec_time(ms)": 28.5,
        "simulation_time(ms)": 17.6,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 60.5,
        "simulation_time(ms)": 13.2,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 24,
        "simulation_time(ms)": 17.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 89.6,
        "simulation_time(ms)": 39.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 36,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 36,
        "Total Node": 36
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 21.3,
        "exec_time(ms)": 54,
        "simulation_time(ms)": 41.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 36,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 36,
        "Total Node": 36
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 85.8,
        "simulation_time(ms)": 38.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 36,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 36,
        "Total Node": 36
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 43.7,
        "simulation_time(ms)": 34.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 36,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 36,
        "Total Node": 36
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 81.5,
        "simulation_time(ms)": 29.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 20.7,
        "exec_time(ms)": 41.7,
        "simulation_time(ms)": 29.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 71.1,
        "simulation_time(ms)": 29.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 36.5,
        "simulation_time(ms)": 28.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 124.1,
        "simulation_time(ms)": 67,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 60,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 76,
        "Total Node": 75
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 88.1,
        "simulation_time(ms)": 74.4,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 81,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 81
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 116.2,
        "simulation_time(ms)": 70.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 81,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 81
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 20.9,
        "exec_time(ms)": 82.9,
        "simulation_time(ms)": 73.7,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 81,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 81
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 117.1,
        "simulation_time(ms)": 65.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 65
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 70.1,
        "simulation_time(ms)": 55.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 95,
        "Total Node": 65
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 111.3,
        "simulation_time(ms)": 63.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 95,
        "Total Node": 65
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 74,
        "simulation_time(ms)": 63.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 65,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 106.4,
        "simulation_time(ms)": 45.9,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 27,
        "Adder": 18,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 27,
        "Total Node": 45
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 23,
        "exec_time(ms)": 76.9,
        "simulation_time(ms)": 60.1,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 54,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 54,
        "Total Node": 54
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 112.9,
        "simulation_time(ms)": 59.4,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 54,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 54,
        "Total Node": 54
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 20,
        "exec_time(ms)": 71.9,
        "simulation_time(ms)": 60,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 54,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 54,
        "Total Node": 54
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 72,
        "simulation_time(ms)": 14.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 28.1,
        "simulation_time(ms)": 16.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 62.2,
        "simulation_time(ms)": 15.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 23.1,
        "simulation_time(ms)": 16.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 49.6,
        "simulation_time(ms)": 7.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 20.8,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 58.9,
        "simulation_time(ms)": 12.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 19.6,
        "simulation_time(ms)": 13.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 28.8,
        "exec_time(ms)": 55.8,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 9.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 52.6,
        "simulation_time(ms)": 9.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 15.5,
        "simulation_time(ms)": 9.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 98.1,
        "simulation_time(ms)": 43.9,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 23.3,
        "exec_time(ms)": 58.4,
        "simulation_time(ms)": 43.3,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 91.8,
        "simulation_time(ms)": 43.3,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 56.6,
        "simulation_time(ms)": 46.2,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 33,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 65.7,
        "simulation_time(ms)": 15.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 26.6,
        "simulation_time(ms)": 15.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 62.3,
        "simulation_time(ms)": 16.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 20.7,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 61.9,
        "simulation_time(ms)": 16,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 28.9,
        "simulation_time(ms)": 15.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 46.6,
        "simulation_time(ms)": 9.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 22,
        "simulation_time(ms)": 14.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 71.7,
        "simulation_time(ms)": 21,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 29.8,
        "simulation_time(ms)": 17.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 72.2,
        "simulation_time(ms)": 21.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 28,
        "simulation_time(ms)": 20.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 62.9,
        "simulation_time(ms)": 12.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 25.1,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 60,
        "simulation_time(ms)": 13.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 16,
        "simulation_time(ms)": 10.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 347.3,
        "exec_time(ms)": 3371,
        "simulation_time(ms)": 3017.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1826,
        "latch": 555,
        "Adder": 132,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 5,
        "Estimated LUTs": 1996,
        "Total Node": 2514
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 359.3,
        "exec_time(ms)": 3533.9,
        "simulation_time(ms)": 3272.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2141,
        "latch": 555,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2243,
        "Total Node": 2697
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 368.8,
        "exec_time(ms)": 3604.4,
        "simulation_time(ms)": 3299.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2141,
        "latch": 555,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2243,
        "Total Node": 2697
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 356.8,
        "exec_time(ms)": 3463.3,
        "simulation_time(ms)": 3188.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2141,
        "latch": 555,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2141,
        "Total Node": 2697
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 561.4,
        "simulation_time(ms)": 471.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 340,
        "latch": 40,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 503,
        "Total Node": 430
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 90.1,
        "exec_time(ms)": 905.8,
        "simulation_time(ms)": 863.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 785,
        "latch": 40,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 5,
        "Estimated LUTs": 882,
        "Total Node": 826
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 72.5,
        "exec_time(ms)": 567.5,
        "simulation_time(ms)": 494.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 419,
        "latch": 40,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 5,
        "Estimated LUTs": 516,
        "Total Node": 462
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 87,
        "exec_time(ms)": 912.5,
        "simulation_time(ms)": 870.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 785,
        "latch": 40,
        "Longest Path": 53,
        "Average Path": 5,
        "Estimated LUTs": 785,
        "Total Node": 826
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 114.7,
        "simulation_time(ms)": 60.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 44,
        "latch": 11,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 52,
        "Total Node": 56
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 23,
        "exec_time(ms)": 75.3,
        "simulation_time(ms)": 59.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 44,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 52,
        "Total Node": 56
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 124.3,
        "simulation_time(ms)": 66.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 44,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 52,
        "Total Node": 56
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 82.1,
        "simulation_time(ms)": 69.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 44,
        "latch": 11,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 44,
        "Total Node": 56
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 122,
        "simulation_time(ms)": 60,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 11,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 44
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 22.3,
        "exec_time(ms)": 73.3,
        "simulation_time(ms)": 56.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 44
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 113.6,
        "simulation_time(ms)": 55.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 44
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 68.8,
        "simulation_time(ms)": 56.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 11,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 44
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 89.8,
        "simulation_time(ms)": 31.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 30.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 85.3,
        "simulation_time(ms)": 30.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 40.3,
        "simulation_time(ms)": 31.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 140.3,
        "exec_time(ms)": 1516.4,
        "simulation_time(ms)": 1302.9,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1032,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 1112,
        "Total Node": 1131
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 141.3,
        "exec_time(ms)": 1620.1,
        "simulation_time(ms)": 1486.2,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1284,
        "generic logic size": 6,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 1332,
        "Total Node": 1284
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 150.2,
        "exec_time(ms)": 1676,
        "simulation_time(ms)": 1504.1,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1284,
        "generic logic size": 6,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 1332,
        "Total Node": 1284
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 139.2,
        "exec_time(ms)": 1643.2,
        "simulation_time(ms)": 1516.3,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1284,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 1284,
        "Total Node": 1284
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 69.8,
        "exec_time(ms)": 552.2,
        "simulation_time(ms)": 417.3,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 500,
        "simulation_time(ms)": 404.2,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 535.8,
        "simulation_time(ms)": 403.1,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 491.9,
        "simulation_time(ms)": 403.8,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 481.9,
        "simulation_time(ms)": 365.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 459.5,
        "exec_time(ms)": 4285.1,
        "simulation_time(ms)": 4073.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3872,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 3872,
        "Total Node": 3945
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 491.4,
        "simulation_time(ms)": 377.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 457.6,
        "exec_time(ms)": 4191.9,
        "simulation_time(ms)": 3991.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3872,
        "latch": 72,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 3872,
        "Total Node": 3945
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 70.2,
        "exec_time(ms)": 601.6,
        "simulation_time(ms)": 417,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 331
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 361.7,
        "exec_time(ms)": 3515,
        "simulation_time(ms)": 3353.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3211,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 3211,
        "Total Node": 3266
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 693,
        "simulation_time(ms)": 583.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 415,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 415,
        "Total Node": 474
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 359.1,
        "exec_time(ms)": 3428,
        "simulation_time(ms)": 3270.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3211,
        "latch": 54,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 3211,
        "Total Node": 3266
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 52,
        "exec_time(ms)": 340,
        "simulation_time(ms)": 232.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 503.1,
        "simulation_time(ms)": 460.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 344.3,
        "simulation_time(ms)": 262,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 142,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 142,
        "Total Node": 198
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 519.2,
        "simulation_time(ms)": 480.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 84.4,
        "exec_time(ms)": 778.4,
        "simulation_time(ms)": 599.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 165.1,
        "exec_time(ms)": 1793,
        "simulation_time(ms)": 1669.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1367,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1367,
        "Total Node": 1476
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 88.5,
        "exec_time(ms)": 823.1,
        "simulation_time(ms)": 682.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 162.6,
        "exec_time(ms)": 1749.3,
        "simulation_time(ms)": 1631,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1367,
        "latch": 108,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1367,
        "Total Node": 1476
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 483.6,
        "simulation_time(ms)": 336.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 240
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 229,
        "exec_time(ms)": 2350.1,
        "simulation_time(ms)": 2249.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2147,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 2147,
        "Total Node": 2202
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 528.9,
        "simulation_time(ms)": 435.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 283,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 283,
        "Total Node": 344
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 226.2,
        "exec_time(ms)": 2376.3,
        "simulation_time(ms)": 2279.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2147,
        "latch": 54,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 2147,
        "Total Node": 2202
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 313.3,
        "simulation_time(ms)": 205.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 142
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 75.3,
        "exec_time(ms)": 754.1,
        "simulation_time(ms)": 707.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 609,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 609,
        "Total Node": 646
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 331.2,
        "simulation_time(ms)": 249.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 143,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 182
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 72.8,
        "exec_time(ms)": 762.4,
        "simulation_time(ms)": 713.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 609,
        "latch": 36,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 609,
        "Total Node": 646
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 189,
        "simulation_time(ms)": 118.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 144.2,
        "simulation_time(ms)": 118.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 184.9,
        "simulation_time(ms)": 117.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 142.4,
        "simulation_time(ms)": 120.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 28.8,
        "exec_time(ms)": 74.2,
        "simulation_time(ms)": 15,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 13.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 66,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 21.9,
        "simulation_time(ms)": 14.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 67.1,
        "simulation_time(ms)": 9.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 22.5,
        "simulation_time(ms)": 10.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 61.8,
        "simulation_time(ms)": 9.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 266.9,
        "simulation_time(ms)": 193.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 153,
        "latch": 25,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 217,
        "Total Node": 179
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 221.7,
        "simulation_time(ms)": 191.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 153,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 180,
        "Total Node": 179
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 264.8,
        "simulation_time(ms)": 192.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 153,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 180,
        "Total Node": 179
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 205.1,
        "simulation_time(ms)": 180.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 153,
        "latch": 25,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 153,
        "Total Node": 179
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 184.2,
        "simulation_time(ms)": 118.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 96,
        "latch": 15,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 128,
        "Total Node": 112
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 148.3,
        "simulation_time(ms)": 125.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 96,
        "latch": 15,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 112
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 193.5,
        "simulation_time(ms)": 127.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 96,
        "latch": 15,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 112
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 143.8,
        "simulation_time(ms)": 125.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 96,
        "latch": 15,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 112
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 164.4,
        "simulation_time(ms)": 101.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 89,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 141,
        "Total Node": 94
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 109,
        "simulation_time(ms)": 93.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 89,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 116,
        "Total Node": 94
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 151.9,
        "simulation_time(ms)": 94.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 89,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 116,
        "Total Node": 94
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 107.4,
        "simulation_time(ms)": 95.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 89,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 94
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 55.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 53.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 46.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 27,
        "exec_time(ms)": 44.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 87,
        "simulation_time(ms)": 20.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 36,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 36,
        "Total Node": 70
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 38.8,
        "simulation_time(ms)": 24.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 67,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 67,
        "Total Node": 84
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 72.3,
        "simulation_time(ms)": 22.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 67,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 67,
        "Total Node": 84
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 38.4,
        "simulation_time(ms)": 26.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 67,
        "latch": 16,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 67,
        "Total Node": 84
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 55.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 49.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 30.8,
        "exec_time(ms)": 55.5,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 29.8,
        "exec_time(ms)": 61.4,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 136.2,
        "simulation_time(ms)": 58,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 21.9,
        "exec_time(ms)": 88.1,
        "simulation_time(ms)": 66.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 137.5,
        "simulation_time(ms)": 71.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 88.9,
        "simulation_time(ms)": 69.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 143.3,
        "simulation_time(ms)": 58.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 22.3,
        "exec_time(ms)": 97.9,
        "simulation_time(ms)": 72.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 134.1,
        "simulation_time(ms)": 68.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 91.9,
        "simulation_time(ms)": 71.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 93.3,
        "simulation_time(ms)": 15.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 53
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 20,
        "exec_time(ms)": 47,
        "simulation_time(ms)": 29.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 111,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 111,
        "Total Node": 111
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 31.3,
        "exec_time(ms)": 71,
        "simulation_time(ms)": 11.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 68,
        "Total Node": 69
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 37.9,
        "simulation_time(ms)": 27.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 111,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 111,
        "Total Node": 111
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hard_adder_cin_propagation_generated.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 104.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 5,
        "logic element": 5,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 13
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
