
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009826                       # Number of seconds simulated
sim_ticks                                  9825961200                       # Number of ticks simulated
final_tick                                 9825961200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35341                       # Simulator instruction rate (inst/s)
host_op_rate                                    70383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29775623                       # Simulator tick rate (ticks/s)
host_mem_usage                                1350132                       # Number of bytes of host memory used
host_seconds                                   330.00                       # Real time elapsed on the host
sim_insts                                    11662610                       # Number of instructions simulated
sim_ops                                      23226371                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          386944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          775424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1162368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       386944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        386944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       107328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          107328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39379761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           78915842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118295602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39379761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39379761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10922901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10922901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10922901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39379761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          78915842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129218503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1677                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1161472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  105664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1162368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               107328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9825942800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.449740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.224403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.122109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2074     41.53%     41.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1192     23.87%     65.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          530     10.61%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      6.85%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          246      4.93%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          173      3.46%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      2.36%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      1.22%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          258      5.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4994                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           97                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.948454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.947121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1251.231372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            95     97.94%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      1.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            97                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.020619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.987564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.070235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     50.52%     50.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.06%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     42.27%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      5.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    405429250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               745704250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22340.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41090.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       118.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13765                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     495284.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15850800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8409720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                61503960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3231180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         662581920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            274581540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26487840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2177692980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       749184480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        659032230                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4638745620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            472.090771                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9154535150                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     41487200                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     281120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2427773000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1951054600                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     348818850                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4775707550                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19870620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10542510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                68072760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5387040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         637381680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            281786340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26736000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2026795170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       730142400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        749778180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4556809650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            463.752048                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9137618400                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     42818800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     270502000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2791539650                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1901418150                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     374974350                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4444708250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5560522                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5560522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            896918                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4993409                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  352111                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             132795                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4993409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             955533                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          4037876                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       645456                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  102                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24564904                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7775801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23591206                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5560522                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1307644                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14114180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1796937                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4260                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3372276                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                274012                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           22793444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.064134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9970968     43.74%     43.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   762281      3.34%     47.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   592083      2.60%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   770173      3.38%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10697939     46.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22793444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226360                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.960362                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6184406                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1898131                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13609249                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                203190                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 898468                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               40364205                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 898468                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6934383                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1209469                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13050329                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                698052                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               38172181                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2671                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9626                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12801                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 658920                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            41682329                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              92326031                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54089860                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            413088                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25654366                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16027963                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                125                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            101                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     88049                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4212752                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2522180                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56315                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59057                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   33686330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               39004                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  31474712                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10498963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11713222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          36501                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22793444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.380867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.510435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10603887     46.52%     46.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1978111      8.68%     55.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4015396     17.62%     72.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3966653     17.40%     90.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1690826      7.42%     97.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              428880      1.88%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              109691      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22793444                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    66      0.92%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2569     35.97%     36.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3312     46.37%     83.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1000     14.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              196      2.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            337822      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              24760048     78.67%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  682      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   562      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              170035      0.54%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3871972     12.30%     92.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2284250      7.26%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42085      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7256      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               31474712                       # Type of FU issued
system.cpu.iq.rate                           1.281288                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        7143                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           85275124                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          43935972                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     28892708                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              479170                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             289735                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       229080                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               30903859                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  240174                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138966                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1449721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        18269                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1441                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       730184                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1411                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 898468                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  928518                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                181583                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            33725334                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            694052                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4212752                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2522180                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12605                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    912                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                179745                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1441                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         216629                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       779837                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               996466                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              29630872                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3659933                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1843840                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5806205                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3160350                       # Number of branches executed
system.cpu.iew.exec_stores                    2146272                       # Number of stores executed
system.cpu.iew.exec_rate                     1.206228                       # Inst execution rate
system.cpu.iew.wb_sent                       29303759                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      29121788                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19910815                       # num instructions producing a value
system.cpu.iew.wb_consumers                  29350085                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.185504                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.678390                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10499156                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            897349                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21034707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.104193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.320293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11305891     53.75%     53.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2277298     10.83%     64.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1405481      6.68%     71.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6046037     28.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21034707                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11662610                       # Number of instructions committed
system.cpu.commit.committedOps               23226371                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4555027                       # Number of memory references committed
system.cpu.commit.loads                       2763031                       # Number of loads committed
system.cpu.commit.membars                        1600                       # Number of memory barriers committed
system.cpu.commit.branches                    2738364                       # Number of branches committed
system.cpu.commit.fp_insts                     208091                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  22956664                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201129                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       130288      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         18384573     79.15%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             578      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              560      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         155345      0.67%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2732068     11.76%     92.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1788266      7.70%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30963      0.13%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3730      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23226371                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6046037                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48714197                       # The number of ROB reads
system.cpu.rob.rob_writes                    69222505                       # The number of ROB writes
system.cpu.timesIdled                          144953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1771460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11662610                       # Number of Instructions Simulated
system.cpu.committedOps                      23226371                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.106296                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.106296                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.474767                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.474767                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 40887771                       # number of integer regfile reads
system.cpu.int_regfile_writes                23487649                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    376151                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   184500                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  14859556                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8337555                       # number of cc regfile writes
system.cpu.misc_regfile_reads                13322420                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             80589                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.467494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5139018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.365655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          66295600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.467494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42142549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42142549                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3364800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3364800                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1774133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1774133                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5138933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5138933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5138933                       # number of overall hits
system.cpu.dcache.overall_hits::total         5138933                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       100814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17934                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       118748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       118748                       # number of overall misses
system.cpu.dcache.overall_misses::total        118748                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1341634800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1341634800                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    953962398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    953962398                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2295597198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2295597198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2295597198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2295597198                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3465614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3465614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1792067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1792067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5257681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5257681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5257681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5257681                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029090                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010007                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022586                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13308.020711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13308.020711                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53192.951823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53192.951823                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19331.670411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19331.670411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19331.670411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19331.670411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2607                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.993865                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        56990                       # number of writebacks
system.cpu.dcache.writebacks::total             56990                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        37456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37456                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        37571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        37571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37571                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        63358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63358                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17819                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        81177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        81177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81177                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    796350800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    796350800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    937837598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    937837598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1734188398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1734188398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1734188398                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1734188398                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015440                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015440                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12569.064680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12569.064680                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52631.326000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52631.326000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21363.051086                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21363.051086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21363.051086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21363.051086                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            312139                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.953621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3018778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            312651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.655424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         191258400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.953621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27290915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27290915                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3018778                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3018778                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3018778                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3018778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3018778                       # number of overall hits
system.cpu.icache.overall_hits::total         3018778                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       353497                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353497                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       353497                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353497                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       353497                       # number of overall misses
system.cpu.icache.overall_misses::total        353497                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4092617595                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4092617595                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4092617595                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4092617595                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4092617595                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4092617595                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3372275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3372275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3372275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3372275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3372275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3372275                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.104824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104824                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.104824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.104824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104824                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11577.517193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11577.517193                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11577.517193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11577.517193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11577.517193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11577.517193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1799                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.546392                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    59.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       312139                       # number of writebacks
system.cpu.icache.writebacks::total            312139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        40781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40781                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        40781                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40781                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        40781                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40781                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       312716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       312716                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       312716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       312716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       312716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       312716                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3509569996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3509569996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3509569996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3509569996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3509569996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3509569996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.092731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.092731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.092731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.092731                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.092731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.092731                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11222.866742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11222.866742                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11222.866742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11222.866742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11222.866742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11222.866742                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2415                       # number of replacements
system.l2.tags.tagsinuse                 11577.586407                       # Cycle average of tags in use
system.l2.tags.total_refs                      768151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.282765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.961475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       4310.559020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7266.065912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.263096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.443485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.706640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15150                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.961426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6308719                       # Number of tag accesses
system.l2.tags.data_accesses                  6308719                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        56990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56990                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       311998                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           311998                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               7341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7341                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          306531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             306531                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          61644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61644                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                306531                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 68985                       # number of demand (read+write) hits
system.l2.demand_hits::total                   375516                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               306531                       # number of overall hits
system.l2.overall_hits::cpu.data                68985                       # number of overall hits
system.l2.overall_hits::total                  375516                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            10410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6047                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1706                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6047                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12116                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18163                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6047                       # number of overall misses
system.l2.overall_misses::cpu.data              12116                       # number of overall misses
system.l2.overall_misses::total                 18163                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    853648800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     853648800                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    552365200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    552365200                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    198704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    198704000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     552365200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1052352800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1604718000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    552365200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1052352800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1604718000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        56990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       311998                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       311998                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       312578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        63350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            312578                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             81101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               393679                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           312578                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            81101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              393679                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.586446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586446                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.019346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019346                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.026930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026930                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.019346                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.149394                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046137                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.019346                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.149394                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046137                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82002.766571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82002.766571                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91345.328262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91345.328262                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 116473.622509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116473.622509                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91345.328262                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86856.454275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88350.933216                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91345.328262                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86856.454275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88350.933216                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1677                       # number of writebacks
system.l2.writebacks::total                      1677                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        10410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10410                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6047                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1706                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18163                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    769013200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    769013200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    503294600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    503294600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    184864200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    184864200                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    503294600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    953877400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1457172000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    503294600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    953877400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1457172000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.586446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.019346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.026930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026930                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.019346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.149394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.019346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.149394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046137                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73872.545629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73872.545629                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83230.461386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83230.461386                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 108361.195780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108361.195780                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83230.461386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78728.738858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80227.495458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83230.461386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78728.738858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80227.495458                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         20571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1677                       # Transaction distribution
system.membus.trans_dist::CleanEvict              732                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10410                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1269696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1269696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1269696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18162                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36157200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96571300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       786621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       392807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              6                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9825961200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            376065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        58667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       312139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24337                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63350                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       937432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       242943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1180375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     39981824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8837824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48819648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2553                       # Total snoops (count)
system.tol2bus.snoopTraffic                    116160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           396308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028047                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 395996     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    312      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             396308                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          609951600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         375287127                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          97397086                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
