0.6
2017.4
Dec 15 2017
20:57:24
/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.sim/sim_1/impl/func/xsim/aurora_top_func_impl.v,1530054498,verilog,,,,aurora_top;ber;ber_scrambler;bitslip_fsm;block_sync;clk_wiz_3;clk_wiz_3_clk_wiz_3_clk_wiz;clk_wiz_5;clk_wiz_5_clk_wiz_5_clk_wiz;cmd_oserdes;cmd_oserdes_cmd_oserdes_selectio_wiz;dbg_hub_CV;dbg_hub_CVclk_x_pntrs;dbg_hub_CVclk_x_pntrs_8;dbg_hub_CVdmem;dbg_hub_CVdmem_14;dbg_hub_CVfifo_generator_ramfifo;dbg_hub_CVfifo_generator_ramfifo__parameterized0;dbg_hub_CVfifo_generator_top;dbg_hub_CVfifo_generator_top__parameterized0;dbg_hub_CVfifo_generator_v13_1_4;dbg_hub_CVfifo_generator_v13_1_4__parameterized0;dbg_hub_CVfifo_generator_v13_1_4_synth;dbg_hub_CVfifo_generator_v13_1_4_synth__parameterized0;dbg_hub_CVltlib_v1_0_0_bscan;dbg_hub_CVltlib_v1_0_0_generic_mux;dbg_hub_CVmemory;dbg_hub_CVmemory__parameterized0;dbg_hub_CVrd_bin_cntr;dbg_hub_CVrd_bin_cntr_18;dbg_hub_CVrd_fwft;dbg_hub_CVrd_logic;dbg_hub_CVrd_logic__parameterized0;dbg_hub_CVrd_status_flags_as;dbg_hub_CVrd_status_flags_as_17;dbg_hub_CVreset_blk_ramfifo;dbg_hub_CVreset_blk_ramfifo_9;dbg_hub_CVsynchronizer_ff;dbg_hub_CVsynchronizer_ff_10;dbg_hub_CVsynchronizer_ff_11;dbg_hub_CVsynchronizer_ff_12;dbg_hub_CVsynchronizer_ff_13;dbg_hub_CVsynchronizer_ff_2;dbg_hub_CVsynchronizer_ff_3;dbg_hub_CVsynchronizer_ff_4;dbg_hub_CVsynchronizer_ff__parameterized0;dbg_hub_CVsynchronizer_ff__parameterized0_19;dbg_hub_CVsynchronizer_ff__parameterized0_20;dbg_hub_CVsynchronizer_ff__parameterized0_21;dbg_hub_CVsynchronizer_ff__parameterized0_22;dbg_hub_CVsynchronizer_ff__parameterized0_5;dbg_hub_CVsynchronizer_ff__parameterized0_6;dbg_hub_CVsynchronizer_ff__parameterized0_7;dbg_hub_CVwr_bin_cntr;dbg_hub_CVwr_bin_cntr_16;dbg_hub_CVwr_logic;dbg_hub_CVwr_logic__parameterized0;dbg_hub_CVwr_status_flags_as;dbg_hub_CVwr_status_flags_as_15;dbg_hub_CVxsdbm_v3_0_0_addr_ctl;dbg_hub_CVxsdbm_v3_0_0_bscan_switch;dbg_hub_CVxsdbm_v3_0_0_burst_wdlen_ctl;dbg_hub_CVxsdbm_v3_0_0_bus_ctl;dbg_hub_CVxsdbm_v3_0_0_bus_ctl_cnt;dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg;dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg__parameterized0;dbg_hub_CVxsdbm_v3_0_0_bus_mstr2sl_if;dbg_hub_CVxsdbm_v3_0_0_cmd_decode;dbg_hub_CVxsdbm_v3_0_0_ctl_reg;dbg_hub_CVxsdbm_v3_0_0_ctl_reg_1;dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized0;dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized1;dbg_hub_CVxsdbm_v3_0_0_icon;dbg_hub_CVxsdbm_v3_0_0_icon2xsdb;dbg_hub_CVxsdbm_v3_0_0_if;dbg_hub_CVxsdbm_v3_0_0_if_static_status;dbg_hub_CVxsdbm_v3_0_0_rdfifo;dbg_hub_CVxsdbm_v3_0_0_rdreg;dbg_hub_CVxsdbm_v3_0_0_stat;dbg_hub_CVxsdbm_v3_0_0_stat_reg;dbg_hub_CVxsdbm_v3_0_0_stat_reg_0;dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0;dbg_hub_CVxsdbm_v3_0_0_sync;dbg_hub_CVxsdbm_v3_0_0_wrfifo;dbg_hub_CVxsdbm_v3_0_0_wrreg;dbg_hub_CVxsdbm_v3_0_0_xsdbm;dbg_hub_CVxsdbm_v3_0_0_xsdbm_id;delay_controller_wrap;descrambler;gearbox32to66;gearbox66to32;glbl;ila_1;ila_1_blk_mem_gen_generic_cstr;ila_1_blk_mem_gen_prim_width;ila_1_blk_mem_gen_prim_width__parameterized0;ila_1_blk_mem_gen_prim_width__parameterized1;ila_1_blk_mem_gen_prim_width__parameterized2;ila_1_blk_mem_gen_prim_width__parameterized3;ila_1_blk_mem_gen_prim_wrapper;ila_1_blk_mem_gen_prim_wrapper__parameterized0;ila_1_blk_mem_gen_prim_wrapper__parameterized1;ila_1_blk_mem_gen_prim_wrapper__parameterized2;ila_1_blk_mem_gen_prim_wrapper__parameterized3;ila_1_blk_mem_gen_top;ila_1_blk_mem_gen_v8_3_6;ila_1_blk_mem_gen_v8_3_6_synth;ila_1_ila_v6_2_5_ila;ila_1_ila_v6_2_5_ila_cap_addrgen;ila_1_ila_v6_2_5_ila_cap_ctrl_legacy;ila_1_ila_v6_2_5_ila_cap_sample_counter;ila_1_ila_v6_2_5_ila_cap_window_counter;ila_1_ila_v6_2_5_ila_core;ila_1_ila_v6_2_5_ila_register;ila_1_ila_v6_2_5_ila_reset_ctrl;ila_1_ila_v6_2_5_ila_trace_memory;ila_1_ila_v6_2_5_ila_trig_match;ila_1_ila_v6_2_5_ila_trigger;ila_1_ltlib_v1_0_0_all_typeA;ila_1_ltlib_v1_0_0_all_typeA__parameterized0;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_11;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_14;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_35;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_38;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_6;ila_1_ltlib_v1_0_0_all_typeA__parameterized1;ila_1_ltlib_v1_0_0_all_typeA__parameterized1_25;ila_1_ltlib_v1_0_0_all_typeA__parameterized2;ila_1_ltlib_v1_0_0_all_typeA__parameterized3;ila_1_ltlib_v1_0_0_all_typeA__parameterized3_67;ila_1_ltlib_v1_0_0_all_typeA__parameterized3_75;ila_1_ltlib_v1_0_0_all_typeA_slice;ila_1_ltlib_v1_0_0_all_typeA_slice_16;ila_1_ltlib_v1_0_0_all_typeA_slice_17;ila_1_ltlib_v1_0_0_all_typeA_slice_18;ila_1_ltlib_v1_0_0_all_typeA_slice_19;ila_1_ltlib_v1_0_0_all_typeA_slice_20;ila_1_ltlib_v1_0_0_all_typeA_slice_21;ila_1_ltlib_v1_0_0_all_typeA_slice_22;ila_1_ltlib_v1_0_0_all_typeA_slice_26;ila_1_ltlib_v1_0_0_all_typeA_slice_27;ila_1_ltlib_v1_0_0_all_typeA_slice_28;ila_1_ltlib_v1_0_0_all_typeA_slice_29;ila_1_ltlib_v1_0_0_all_typeA_slice_30;ila_1_ltlib_v1_0_0_all_typeA_slice_31;ila_1_ltlib_v1_0_0_all_typeA_slice_32;ila_1_ltlib_v1_0_0_all_typeA_slice_40;ila_1_ltlib_v1_0_0_all_typeA_slice_8;ila_1_ltlib_v1_0_0_all_typeA_slice_9;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_10;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_12;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_15;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_23;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_33;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_36;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_39;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_41;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_7;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_68;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_76;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_69;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_77;ila_1_ltlib_v1_0_0_allx_typeA;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_13;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_34;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_37;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_5;ila_1_ltlib_v1_0_0_allx_typeA__parameterized1;ila_1_ltlib_v1_0_0_allx_typeA__parameterized1_24;ila_1_ltlib_v1_0_0_allx_typeA__parameterized2;ila_1_ltlib_v1_0_0_allx_typeA__parameterized3;ila_1_ltlib_v1_0_0_allx_typeA_nodelay;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_66;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_74;ila_1_ltlib_v1_0_0_async_edge_xfer;ila_1_ltlib_v1_0_0_async_edge_xfer_42;ila_1_ltlib_v1_0_0_async_edge_xfer_43;ila_1_ltlib_v1_0_0_async_edge_xfer_44;ila_1_ltlib_v1_0_0_cfglut4;ila_1_ltlib_v1_0_0_cfglut4_70;ila_1_ltlib_v1_0_0_cfglut5;ila_1_ltlib_v1_0_0_cfglut5_64;ila_1_ltlib_v1_0_0_cfglut5_71;ila_1_ltlib_v1_0_0_cfglut6;ila_1_ltlib_v1_0_0_cfglut6_72;ila_1_ltlib_v1_0_0_cfglut6__parameterized0;ila_1_ltlib_v1_0_0_cfglut7;ila_1_ltlib_v1_0_0_cfglut7_63;ila_1_ltlib_v1_0_0_generic_memrd;ila_1_ltlib_v1_0_0_match;ila_1_ltlib_v1_0_0_match__parameterized0;ila_1_ltlib_v1_0_0_match__parameterized0_0;ila_1_ltlib_v1_0_0_match__parameterized0_2;ila_1_ltlib_v1_0_0_match__parameterized0_3;ila_1_ltlib_v1_0_0_match__parameterized0_4;ila_1_ltlib_v1_0_0_match__parameterized1;ila_1_ltlib_v1_0_0_match__parameterized1_1;ila_1_ltlib_v1_0_0_match__parameterized2;ila_1_ltlib_v1_0_0_match__parameterized3;ila_1_ltlib_v1_0_0_match_nodelay;ila_1_ltlib_v1_0_0_match_nodelay_65;ila_1_ltlib_v1_0_0_match_nodelay_73;ila_1_ltlib_v1_0_0_rising_edge_detection;ila_1_ltlib_v1_0_0_rising_edge_detection_45;ila_1_xsdbs_v1_0_2_reg__parameterized27;ila_1_xsdbs_v1_0_2_reg__parameterized28;ila_1_xsdbs_v1_0_2_reg__parameterized29;ila_1_xsdbs_v1_0_2_reg__parameterized30;ila_1_xsdbs_v1_0_2_reg__parameterized42;ila_1_xsdbs_v1_0_2_reg__parameterized43;ila_1_xsdbs_v1_0_2_reg__parameterized44;ila_1_xsdbs_v1_0_2_reg__parameterized45;ila_1_xsdbs_v1_0_2_reg__parameterized46;ila_1_xsdbs_v1_0_2_reg__parameterized47;ila_1_xsdbs_v1_0_2_reg__parameterized48;ila_1_xsdbs_v1_0_2_reg__parameterized49;ila_1_xsdbs_v1_0_2_reg__parameterized50;ila_1_xsdbs_v1_0_2_reg__parameterized51;ila_1_xsdbs_v1_0_2_reg__parameterized52;ila_1_xsdbs_v1_0_2_reg__parameterized53;ila_1_xsdbs_v1_0_2_reg__parameterized55;ila_1_xsdbs_v1_0_2_reg__parameterized57;ila_1_xsdbs_v1_0_2_reg__parameterized60;ila_1_xsdbs_v1_0_2_reg_ctl;ila_1_xsdbs_v1_0_2_reg_ctl_49;ila_1_xsdbs_v1_0_2_reg_ctl_50;ila_1_xsdbs_v1_0_2_reg_ctl_51;ila_1_xsdbs_v1_0_2_reg_ctl_52;ila_1_xsdbs_v1_0_2_reg_ctl_55;ila_1_xsdbs_v1_0_2_reg_ctl_57;ila_1_xsdbs_v1_0_2_reg_ctl_58;ila_1_xsdbs_v1_0_2_reg_ctl_59;ila_1_xsdbs_v1_0_2_reg_ctl_60;ila_1_xsdbs_v1_0_2_reg_ctl_61;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_53;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_56;ila_1_xsdbs_v1_0_2_reg_p2s;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized9;ila_1_xsdbs_v1_0_2_reg_stat;ila_1_xsdbs_v1_0_2_reg_stat_46;ila_1_xsdbs_v1_0_2_reg_stat_47;ila_1_xsdbs_v1_0_2_reg_stat_48;ila_1_xsdbs_v1_0_2_reg_stat_54;ila_1_xsdbs_v1_0_2_reg_stat_62;ila_1_xsdbs_v1_0_2_reg_stream;ila_1_xsdbs_v1_0_2_reg_stream__parameterized0;ila_1_xsdbs_v1_0_2_xsdbs;scrambler;serdes_1_to_468_idelay_ddr;vio_0;vio_0_vio_v3_0_17_decoder;vio_0_vio_v3_0_17_probe_out_all;vio_0_vio_v3_0_17_probe_out_one;vio_0_vio_v3_0_17_probe_out_one_0;vio_0_vio_v3_0_17_probe_out_one_1;vio_0_vio_v3_0_17_probe_out_one__parameterized0;vio_0_vio_v3_0_17_probe_width;vio_0_vio_v3_0_17_vio;vio_0_xsdbs_v1_0_2_xsdbs,,xil_defaultlib,../../../../../../aurora.srcs/sources_1/ip/clk_wiz_3;../../../../../../aurora.srcs/sources_1/ip/clk_wiz_5;/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
