// Seed: 2605449560
module module_0 (
    output wor  id_0,
    output wire id_1,
    output wor  id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wand id_6,
    input  wor  id_7,
    output wand id_8,
    input  wire id_9,
    input  wire id_10
);
  assign id_0 = id_10 < id_5;
  wire id_12;
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri0  id_5,
    output tri   id_6
    , id_10,
    input  wor   id_7,
    input  tri1  id_8
);
  supply0 id_11 = 1;
  module_0(
      id_0, id_6, id_1, id_8, id_8, id_5, id_0, id_7, id_2, id_5, id_8
  );
endmodule
