<stg><name>IDCT::thread</name>


<trans_list>

<trans id="544" from="1" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="2" to="3">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="3" to="4">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="4" to="5">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="5" to="6">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="6" to="7">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="7" to="8">
<condition id="111">
<or_exp><and_exp><literal name="indvar1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="7" to="11">
<condition id="119">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="8" to="9">
<condition id="112">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="8" to="8">
<condition id="114">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="9" to="10">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="10" to="7">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="11" to="12">
<condition id="123">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="11" to="6">
<condition id="132">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="11" to="15">
<condition id="134">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="12" to="13">
<condition id="124">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="12" to="12">
<condition id="126">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="13" to="14">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="14" to="11">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="15" to="6">
<condition id="136">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="15" to="16">
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="16" to="17">
<condition id="142">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="16" to="20">
<condition id="140">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="17" to="18">
<condition id="143">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="17" to="17">
<condition id="145">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="18" to="19">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="19" to="16">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="20" to="36">
<condition id="151">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="20" to="21">
<condition id="153">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="21" to="22">
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="21" to="23">
<condition id="154">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="22" to="21">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="23" to="24">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="24" to="25">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="25" to="26">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="26" to="27">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="27" to="28">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="28" to="29">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="29" to="30">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="30" to="31">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="31" to="32">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="32" to="33">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="33" to="34">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="34" to="35">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="35" to="20">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="36" to="37">
<condition id="175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="36" to="56">
<condition id="205">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="37" to="38">
<condition id="177">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="37" to="39">
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="38" to="37">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="39" to="40">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="40" to="41">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="41" to="42">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="42" to="43">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="43" to="44">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="44" to="45">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="45" to="46">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="46" to="47">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="47" to="48">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="48" to="49">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="49" to="50">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="50" to="51">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="51" to="52">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="52" to="36">
<condition id="197">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="52" to="53">
<condition id="198">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="53" to="54">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="54" to="55">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="55" to="52">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="56" to="15">
<condition id="207">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="56" to="57">
<condition id="209">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="57" to="58">
<condition id="210">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="57" to="57">
<condition id="212">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="58" to="59">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="59" to="60">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="60" to="61">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="61" to="56">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %NBLOCKS = alloca i32                           ; <i32*> [#uses=3]

]]></node>
<StgValue><ssdm name="NBLOCKS"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %uiCommand = alloca i32                         ; <i32*> [#uses=3]

]]></node>
<StgValue><ssdm name="uiCommand"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %Y = alloca [64 x i32], align 4                 ; <[64 x i32]*> [#uses=10]

]]></node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %in = alloca [64 x i16], align 2                ; <[64 x i16]*> [#uses=3]

]]></node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %Idct = alloca [64 x i8], align 1               ; <[64 x i8]*> [#uses=5]

]]></node>
<StgValue><ssdm name="Idct"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:5  %Yc = alloca [8 x i32], align 4                 ; <[8 x i32]*> [#uses=10]

]]></node>
<StgValue><ssdm name="Yc"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [11 x i8]* @p_str3, i32 0, i32 0, i1* %nResetPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [10 x i8]* @p_str4, i32 0, i32 0, i1* %ClockPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str6, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str7, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str9, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [18 x i8]* @p_str10, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str11, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [19 x i8]* @p_str8, [16 x i8]* @p_str12, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str13, i32 0, i32 0, i1* %ReadEnablePort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str14, i32 0, i32 0, i1* %ReadEmptyPort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str15, i32 0, i32 0, i32* %ReadDataPort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str1, i32 2, [7 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:18  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str17) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:21  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:22  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:23  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:24  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:28  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str17, i32 %tmp_1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  %Yc_addr_9 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 0 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:30  %Yc_addr = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 4 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  %Yc_addr_1 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 6 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:32  %Yc_addr_2 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 2 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33  %Yc_addr_3 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 1 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:34  %Yc_addr_4 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 7 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  %Yc_addr_5 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 3 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:36  %Yc_addr_6 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 5 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  store i32 0, i32* %NBLOCKS

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
entry:38  br label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
bb:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb:1  %val_V_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_0"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
bb:2  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
bb11.i:0  %indvar1 = phi i1 [ %indvar_next1, %bb7.i ], [ false, %bb ] ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb11.i:2  %indvar_next1 = xor i1 %indvar1, true           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i:3  br i1 %indvar1, label %ModuleRead_1.exit, label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
ModuleRead_1.exit:0  %uiCommand_load = load i32* %uiCommand          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="uiCommand_load"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ModuleRead_1.exit:1  %tmp_4 = icmp eq i32 %uiCommand_load, 1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ModuleRead_1.exit:2  br i1 %tmp_4, label %bb1, label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="indvar1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:0  %val_V_1_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_1_0"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="indvar1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
bb1:1  br label %bb11.i43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i:0  %tmp_V = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i:1  br i1 %tmp_V, label %bb.i65.i, label %bb7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i:1  br label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i:0  %val_V = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i:1  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i:5  store i32 %val_V, i32* %uiCommand

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i:3  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
bb7.i:6  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
bb11.i43:0  %indvar = phi i1 [ %indvar_next, %bb7.i36 ], [ false, %bb1 ] ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i43:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb11.i43:2  %indvar_next = xor i1 %indvar, true             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i43:3  br i1 %indvar, label %bb2, label %bb5.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
bb2:0  %uiCommand_load_1 = load i32* %uiCommand        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="uiCommand_load_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:1  %tmp_8 = icmp eq i32 %uiCommand_load_1, 2       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:2  br i1 %tmp_8, label %bb23.preheader, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
bb23.preheader:0  %NBLOCKS_load = load i32* %NBLOCKS              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="NBLOCKS_load"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23.preheader:1  %tmp1 = shl i32 %NBLOCKS_load, 1                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
bb23.preheader:2  br label %bb23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i34:0  %tmp_V_2 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i34:1  br i1 %tmp_V_2, label %bb.i65.i33, label %bb7.i36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i33:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i33:1  br label %bb5.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i36:0  %val_V_1 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i36:1  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i36:5  store i32 %val_V_1, i32* %NBLOCKS

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i36:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i36:3  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i36:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
bb7.i36:6  br label %bb11.i43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb23:0  %block = phi i32 [ 0, %bb23.preheader ], [ %block_1, %bb8.i ] ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23:1  %exitcond = icmp eq i32 %block, %tmp1           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23:2  %block_1 = add i32 %block, 1                    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb23:3  br i1 %exitcond, label %bb, label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb4:0  %val_V_4_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_1) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_4_0"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
bb4:1  br label %bb9.i58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb9.i58:0  %i = phi i6 [ 0, %bb4 ], [ %i_1, %bb7.i55 ]     ; <i6> [#uses=4]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="6">
<![CDATA[
bb9.i58:1  %i_4_cast = zext i6 %i to i7                    ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb9.i58:2  %ptData3_0_rec_i = shl i7 %i_4_cast, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_rec_i"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="7">
<![CDATA[
bb9.i58:3  %ptData3_0_rec_i_cast = zext i7 %ptData3_0_rec_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_rec_i_cast"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb9.i58:4  %ptData3_0_sum238241_i = call i7 @_ssdm_op_PartSet.i7.i7.i6.i32.i32(i7 1, i6 %i, i32 1, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_sum238241_i"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="7">
<![CDATA[
bb9.i58:5  %ptData3_0_sum238241_i_cast = zext i7 %ptData3_0_sum238241_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_sum238241_i_cast"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb9.i58:6  %in_addr_1 = getelementptr [64 x i16]* %in, i32 0, i32 %ptData3_0_rec_i_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb9.i58:7  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb9.i58:8  %exitcond1 = icmp eq i6 %i, -32                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb9.i58:9  %i_1 = add i6 %i, 1                             ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb9.i58:10  br i1 %exitcond1, label %bb9, label %bb5.i54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i54:0  %tmp_V_4 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_1) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i54:1  br i1 %tmp_V_4, label %bb.i93.i, label %bb7.i55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i93.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
bb.i93.i:1  br label %bb5.i54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i55:0  %val_V_2 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_1) nounwind ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="16" op_0_bw="32">
<![CDATA[
bb7.i55:1  %tmp_5 = trunc i32 %val_V_2 to i16              ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
bb7.i55:2  store i16 %tmp_5, i16* %in_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i55:3  %in_addr_2 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %ptData3_0_sum238241_i_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb7.i55:4  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %val_V_2, i32 16, i32 31) ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
bb7.i55:5  store i16 %p_Result_1, i16* %in_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i55:6  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i55:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i55:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i55:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
bb7.i55:10  br label %bb9.i58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb9:0  %row = phi i4 [ %row_3, %bb8 ], [ 0, %bb9.i58 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="6" op_0_bw="4">
<![CDATA[
bb9:1  %row_cast = zext i4 %row to i6                  ; <i6> [#uses=8]

]]></node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb9:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb9:3  %exitcond2 = icmp eq i4 %row, -8                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb9:4  %row_3 = add i4 %row, 1                         ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb9:5  br i1 %exitcond2, label %bb21, label %bb7.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb7.preheader:0  %tmp_2 = shl i6 %row_cast, 3                    ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="6">
<![CDATA[
bb7.preheader:1  %tmp_2_cast = zext i6 %tmp_2 to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
bb7.preheader:2  br label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7:0  %column_1 = phi i4 [ %column_2, %bb6 ], [ 0, %bb7.preheader ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_1"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="6" op_0_bw="4">
<![CDATA[
bb7:1  %column_1_cast = zext i4 %column_1 to i6        ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="column_1_cast"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7:3  %exitcond5 = icmp eq i4 %column_1, -8           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7:4  %column_2 = add i4 %column_1, 1                 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_2"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7:5  br i1 %exitcond5, label %bb8, label %bb6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb6:0  %tmp_49 = add i6 %column_1_cast, %tmp_2         ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="6">
<![CDATA[
bb6:1  %tmp_49_cast = zext i6 %tmp_49 to i32           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6:2  %in_addr = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_49_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="16" op_0_bw="6">
<![CDATA[
bb6:3  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:0  %Y_addr_9 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_2_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_9"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="6">
<![CDATA[
bb8:41  %tmp_80 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:42  %p_sum5 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 3, i3 %tmp_80, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum5"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="6">
<![CDATA[
bb8:43  %p_sum5_cast = zext i6 %p_sum5 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum5_cast"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:44  %Y_addr_5 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum5_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_5"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="6">
<![CDATA[
bb8:45  %Y_load_5 = load i32* %Y_addr_5, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_5"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="3" op_0_bw="6">
<![CDATA[
bb8:49  %tmp_82 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:50  %p_sum6 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 5, i3 %tmp_82, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum6"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="6">
<![CDATA[
bb8:51  %p_sum6_cast = zext i6 %p_sum6 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum6_cast"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:52  %Y_addr_6 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum6_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="6">
<![CDATA[
bb8:53  %Y_load_6 = load i32* %Y_addr_6, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="207" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="16" op_0_bw="6">
<![CDATA[
bb6:3  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="19" op_0_bw="16">
<![CDATA[
bb6:4  %tmp_50_cast = zext i16 %in_load to i19         ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6:5  %tmp_51 = shl i19 %tmp_50_cast, 3               ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="19">
<![CDATA[
bb6:6  %tmp_51_cast = sext i19 %tmp_51 to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6:7  %Y_addr_7 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_49_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6:8  store i32 %tmp_51_cast, i32* %Y_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
bb6:9  br label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="214" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="6">
<![CDATA[
bb8:45  %Y_load_5 = load i32* %Y_addr_5, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_5"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="6">
<![CDATA[
bb8:53  %Y_load_6 = load i32* %Y_addr_6, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="3" op_0_bw="6">
<![CDATA[
bb8:9  %tmp_74 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:10  %p_sum1 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 6, i3 %tmp_74, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum1"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="6">
<![CDATA[
bb8:11  %p_sum1_cast = zext i6 %p_sum1 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum1_cast"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:12  %Y_addr_1 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum1_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="6">
<![CDATA[
bb8:13  %Y_load_7 = load i32* %Y_addr_1, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_7"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="3" op_0_bw="6">
<![CDATA[
bb8:14  %tmp_75 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:15  %p_sum2 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 2, i3 %tmp_75, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum2"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="6">
<![CDATA[
bb8:16  %p_sum2_cast = zext i6 %p_sum2 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum2_cast"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:17  %Y_addr_2 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum2_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="6">
<![CDATA[
bb8:18  %Y_load_8 = load i32* %Y_addr_2, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_8"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:46  %tmp_17 = mul nsw i32 %Y_load_5, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:54  %tmp_19 = mul nsw i32 %Y_load_6, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="3" op_0_bw="6">
<![CDATA[
bb8:2  %tmp_73 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="6">
<![CDATA[
bb8:13  %Y_load_7 = load i32* %Y_addr_1, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_7"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="6">
<![CDATA[
bb8:18  %Y_load_8 = load i32* %Y_addr_2, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_8"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="3" op_0_bw="6">
<![CDATA[
bb8:29  %tmp_78 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:30  %p_sum3 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 1, i3 %tmp_78, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum3"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="6">
<![CDATA[
bb8:31  %p_sum3_cast = zext i6 %p_sum3 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum3_cast"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:32  %Y_addr_3 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum3_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="6">
<![CDATA[
bb8:33  %Y_load_3 = load i32* %Y_addr_3, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_3"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="3" op_0_bw="6">
<![CDATA[
bb8:34  %tmp_79 = trunc i6 %row_cast to i3              ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:35  %p_sum4 = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 7, i3 %tmp_79, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum4"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="6">
<![CDATA[
bb8:36  %p_sum4_cast = zext i6 %p_sum4 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum4_cast"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:37  %Y_addr_4 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum4_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="6">
<![CDATA[
bb8:38  %Y_load_4 = load i32* %Y_addr_4, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_4"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:46  %tmp_17 = mul nsw i32 %Y_load_5, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:54  %tmp_19 = mul nsw i32 %Y_load_6, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="243" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:19  %tmp_9 = mul nsw i32 %Y_load_8, 8867            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:20  %tmp_s = mul nsw i32 %Y_load_7, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:24  %tmp_10 = mul nsw i32 %Y_load_8, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:25  %tmp_11 = mul nsw i32 %Y_load_7, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="6">
<![CDATA[
bb8:33  %Y_load_3 = load i32* %Y_addr_3, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_3"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="6">
<![CDATA[
bb8:38  %Y_load_4 = load i32* %Y_addr_4, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_4"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:46  %tmp_17 = mul nsw i32 %Y_load_5, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:47  %tmp_81 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_17, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:54  %tmp_19 = mul nsw i32 %Y_load_6, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:55  %tmp_83 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="253" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:19  %tmp_9 = mul nsw i32 %Y_load_8, 8867            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:20  %tmp_s = mul nsw i32 %Y_load_7, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:24  %tmp_10 = mul nsw i32 %Y_load_8, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:25  %tmp_11 = mul nsw i32 %Y_load_7, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:39  %z1_4 = sub nsw i32 %Y_load_3, %Y_load_4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:40  %z1_7 = add nsw i32 %Y_load_4, %Y_load_3        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="18">
<![CDATA[
bb8:48  %z1_5 = sext i18 %tmp_81 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="18">
<![CDATA[
bb8:56  %z1_6 = sext i18 %tmp_83 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:61  %y_assign_2 = sub nsw i32 %z1_4, %z1_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:62  %x_assign_1 = add nsw i32 %z1_4, %z1_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:63  %x_assign_2 = sub nsw i32 %z1_7, %z1_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:64  %y_assign_1 = add nsw i32 %z1_7, %z1_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="265" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:19  %tmp_9 = mul nsw i32 %Y_load_8, 8867            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:20  %tmp_s = mul nsw i32 %Y_load_7, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:24  %tmp_10 = mul nsw i32 %Y_load_8, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:25  %tmp_11 = mul nsw i32 %Y_load_7, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:65  %tmp_25 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:66  %tmp_26 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:70  %tmp_29 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:71  %tmp_30 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:75  %tmp_33 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:76  %tmp_34 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:80  %tmp_37 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:81  %tmp_38 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="277" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="6">
<![CDATA[
bb8:1  %Y_load_2 = load i32* %Y_addr_9, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_2"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8:3  %p_sum = call i6 @_ssdm_op_PartSet.i6.i6.i3.i32.i32(i6 4, i3 %tmp_73, i32 3, i32 5) ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="6">
<![CDATA[
bb8:4  %p_sum_cast = zext i6 %p_sum to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_sum_cast"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8:5  %Y_addr = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %p_sum_cast ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="6">
<![CDATA[
bb8:6  %Y_load = load i32* %Y_addr, align 4            ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:21  %tmp_3 = sub nsw i32 %tmp_9, %tmp_s             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:22  %tmp_76 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:26  %tmp_12 = add nsw i32 %tmp_11, %tmp_10          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:27  %tmp_77 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_12, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:65  %tmp_25 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:66  %tmp_26 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:70  %tmp_29 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:71  %tmp_30 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:75  %tmp_33 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:76  %tmp_34 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:80  %tmp_37 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:81  %tmp_38 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="294" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="6">
<![CDATA[
bb8:1  %Y_load_2 = load i32* %Y_addr_9, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_2"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="6">
<![CDATA[
bb8:6  %Y_load = load i32* %Y_addr, align 4            ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:65  %tmp_25 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:66  %tmp_26 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:70  %tmp_29 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:71  %tmp_30 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:75  %tmp_33 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:76  %tmp_34 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:80  %tmp_37 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:81  %tmp_38 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="304" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:7  %z1_1 = sub nsw i32 %Y_load_2, %Y_load          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:8  %z1_0 = add nsw i32 %Y_load, %Y_load_2          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="18">
<![CDATA[
bb8:28  %z1_3 = sext i18 %tmp_77 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:57  %z3_3 = sub nsw i32 %z1_0, %z1_3                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:58  %z3_0 = add nsw i32 %z1_0, %z1_3                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:67  %tmp_27 = sub nsw i32 %tmp_25, %tmp_26          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:68  %tmp_84 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_27, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:72  %tmp_31 = add nsw i32 %tmp_30, %tmp_29          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:73  %tmp_85 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_31, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:77  %tmp_35 = sub nsw i32 %tmp_33, %tmp_34          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:78  %tmp_86 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_35, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:82  %tmp_39 = add nsw i32 %tmp_38, %tmp_37          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8:83  %tmp_88 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_39, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="18">
<![CDATA[
bb8:23  %z1_2 = sext i18 %tmp_76 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:59  %z3_2 = sub nsw i32 %z1_1, %z1_2                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:60  %z3_1 = add nsw i32 %z1_1, %z1_2                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="18">
<![CDATA[
bb8:74  %z3_7 = sext i18 %tmp_85 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:85  %tmp_41 = sub nsw i32 %z3_0, %z3_7              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:86  store i32 %tmp_41, i32* %Y_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:87  %tmp_42 = add nsw i32 %z3_0, %z3_7              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:88  store i32 %tmp_42, i32* %Y_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="325" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="18">
<![CDATA[
bb8:84  %z3_6 = sext i18 %tmp_88 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:89  %tmp_43 = sub nsw i32 %z3_1, %z3_6              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:90  store i32 %tmp_43, i32* %Y_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:91  %tmp_44 = add nsw i32 %z3_1, %z3_6              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:92  store i32 %tmp_44, i32* %Y_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="18">
<![CDATA[
bb8:79  %z3_5 = sext i18 %tmp_86 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5"/></StgValue>
</operation>

<operation id="331" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:93  %tmp_45 = sub nsw i32 %z3_2, %z3_5              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="332" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:94  store i32 %tmp_45, i32* %Y_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:95  %tmp_46 = add nsw i32 %z3_2, %z3_5              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:96  store i32 %tmp_46, i32* %Y_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="18">
<![CDATA[
bb8:69  %z3_4 = sext i18 %tmp_84 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:97  %tmp_47 = sub nsw i32 %z3_3, %z3_4              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:98  store i32 %tmp_47, i32* %Y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8:99  %tmp_48 = add nsw i32 %z3_3, %z3_4              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8:100  store i32 %tmp_48, i32* %Y_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0">
<![CDATA[
bb8:101  br label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb21:0  %column = phi i4 [ 0, %bb9 ], [ %column_3, %bb19 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="6" op_0_bw="4">
<![CDATA[
bb21:1  %column_cast = zext i4 %column to i6            ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="column_cast"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb21:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb21:3  %exitcond3 = icmp eq i4 %column, -8             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb21:4  %column_3 = add i4 %column, 1                   ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_3"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb21:5  br i1 %exitcond3, label %bb22, label %bb13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb22:0  %val_V_6_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_6_0"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="0">
<![CDATA[
bb22:1  br label %bb8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="349" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb13:0  %row_1 = phi i4 [ %row_4, %bb12 ], [ 0, %bb21 ] ; <i4> [#uses=4]

]]></node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="6" op_0_bw="4">
<![CDATA[
bb13:1  %row_1_cast1 = zext i4 %row_1 to i6             ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="row_1_cast1"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="4">
<![CDATA[
bb13:2  %row_1_cast = zext i4 %row_1 to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="row_1_cast"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb13:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb13:4  %exitcond4 = icmp eq i4 %row_1, -8              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb13:5  %row_4 = add i4 %row_1, 1                       ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="row_4"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13:6  br i1 %exitcond4, label %bb14, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb12:0  %tmp_71 = shl i6 %row_1_cast1, 3                ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb12:1  %tmp_72 = add i6 %tmp_71, %column_cast          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="6">
<![CDATA[
bb12:2  %tmp_97_cast = zext i6 %tmp_72 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb12:3  %Y_addr_8 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_97_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="6">
<![CDATA[
bb12:4  %Y_load_1 = load i32* %Y_addr_8, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_1"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="3">
<![CDATA[
bb14:20  %Yc_load_5 = load i32* %Yc_addr_5, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_5"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="3">
<![CDATA[
bb14:24  %Yc_load_6 = load i32* %Yc_addr_6, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="363" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="6">
<![CDATA[
bb12:4  %Y_load_1 = load i32* %Y_addr_8, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_1"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb12:5  %Yc_addr_7 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 %row_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_addr_7"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb12:6  store i32 %Y_load_1, i32* %Yc_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
bb12:7  br label %bb13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="367" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="3">
<![CDATA[
bb14:20  %Yc_load_5 = load i32* %Yc_addr_5, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_5"/></StgValue>
</operation>

<operation id="368" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="3">
<![CDATA[
bb14:24  %Yc_load_6 = load i32* %Yc_addr_6, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="369" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="3">
<![CDATA[
bb14:4  %Yc_load_2 = load i32* %Yc_addr_1, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_2"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
bb14:5  %Yc_load_8 = load i32* %Yc_addr_2, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_8"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_21 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_23 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="373" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="3">
<![CDATA[
bb14:4  %Yc_load_2 = load i32* %Yc_addr_1, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_2"/></StgValue>
</operation>

<operation id="374" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
bb14:5  %Yc_load_8 = load i32* %Yc_addr_2, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_8"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="3">
<![CDATA[
bb14:16  %Yc_load_3 = load i32* %Yc_addr_3, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_3"/></StgValue>
</operation>

<operation id="376" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="3">
<![CDATA[
bb14:17  %Yc_load_4 = load i32* %Yc_addr_4, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_4"/></StgValue>
</operation>

<operation id="377" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_21 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="378" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_23 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="379" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_6 = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_7 = mul nsw i32 %Yc_load_2, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_15 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_16 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="3">
<![CDATA[
bb14:16  %Yc_load_3 = load i32* %Yc_addr_3, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_3"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="3">
<![CDATA[
bb14:17  %Yc_load_4 = load i32* %Yc_addr_4, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_4"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_21 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:22  %tmp_22 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_23 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:26  %tmp_24 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_23, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="389" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_6 = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="390" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_7 = mul nsw i32 %Yc_load_2, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="391" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_15 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="392" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_16 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="393" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:18  %z1_4_1 = sub nsw i32 %Yc_load_3, %Yc_load_4    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_1"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:19  %z1_7_1 = add nsw i32 %Yc_load_4, %Yc_load_3    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_1"/></StgValue>
</operation>

<operation id="395" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="18">
<![CDATA[
bb14:23  %z1_5_1 = sext i18 %tmp_22 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_1"/></StgValue>
</operation>

<operation id="396" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="18">
<![CDATA[
bb14:27  %z1_6_1 = sext i18 %tmp_24 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_1"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:32  %y_assign_5 = sub nsw i32 %z1_4_1, %z1_6_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_5"/></StgValue>
</operation>

<operation id="398" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:33  %x_assign_4 = add nsw i32 %z1_4_1, %z1_6_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:34  %x_assign_5 = sub nsw i32 %z1_7_1, %z1_5_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:35  %y_assign_4 = add nsw i32 %z1_7_1, %z1_5_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="401" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_6 = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="402" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_7 = mul nsw i32 %Yc_load_2, 21407          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_15 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_16 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_28 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_32 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_50 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_52 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_55 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_56 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_59 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_60 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="413" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="3">
<![CDATA[
bb14:0  %Yc_load_1 = load i32* %Yc_addr_9, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_1"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="3">
<![CDATA[
bb14:1  %Yc_load = load i32* %Yc_addr, align 4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:8  %tmp_13 = sub nsw i32 %tmp_6, %tmp_7            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:9  %tmp_14 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_13, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:13  %tmp_18 = add nsw i32 %tmp_16, %tmp_15          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:14  %tmp_20 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_18, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_28 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_32 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_50 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_52 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_55 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_56 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_59 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_60 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="427" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="3">
<![CDATA[
bb14:0  %Yc_load_1 = load i32* %Yc_addr_9, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_1"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="3">
<![CDATA[
bb14:1  %Yc_load = load i32* %Yc_addr, align 4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_28 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_32 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_50 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_52 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_55 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_56 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_59 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_60 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="437" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:2  %z1_1_1 = sub nsw i32 %Yc_load_1, %Yc_load      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_1"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:3  %z1_0_1 = add nsw i32 %Yc_load, %Yc_load_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_1"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="18">
<![CDATA[
bb14:15  %z1_3_1 = sext i18 %tmp_20 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_1"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:28  %z3_3_1 = sub nsw i32 %z1_0_1, %z1_3_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_1"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:29  %z3_0_1 = add nsw i32 %z1_0_1, %z1_3_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_1"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:38  %tmp_36 = sub nsw i32 %tmp_28, %tmp_32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:39  %tmp_40 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_36, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:43  %tmp_53 = add nsw i32 %tmp_52, %tmp_50          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:44  %tmp_54 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_53, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:48  %tmp_57 = sub nsw i32 %tmp_55, %tmp_56          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:49  %tmp_58 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_57, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:53  %tmp_61 = add nsw i32 %tmp_60, %tmp_59          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:54  %tmp_62 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_61, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="18">
<![CDATA[
bb14:10  %z1_2_1 = sext i18 %tmp_14 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_1"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:30  %z3_2_1 = sub nsw i32 %z1_1_1, %z1_2_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_1"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:31  %z3_1_1 = add nsw i32 %z1_1_1, %z1_2_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_1"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="18">
<![CDATA[
bb14:45  %z3_7_1 = sext i18 %tmp_54 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_1"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:56  %tmp_63 = sub nsw i32 %z3_0_1, %z3_7_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:57  store i32 %tmp_63, i32* %Yc_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:58  %tmp_64 = add nsw i32 %z3_0_1, %z3_7_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:59  store i32 %tmp_64, i32* %Yc_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="18">
<![CDATA[
bb14:55  %z3_6_1 = sext i18 %tmp_62 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_1"/></StgValue>
</operation>

<operation id="459" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:60  %tmp_65 = sub nsw i32 %z3_1_1, %z3_6_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:61  store i32 %tmp_65, i32* %Yc_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:62  %tmp_66 = add nsw i32 %z3_1_1, %z3_6_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:63  store i32 %tmp_66, i32* %Yc_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="463" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="18">
<![CDATA[
bb14:50  %z3_5_1 = sext i18 %tmp_58 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_1"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:64  %tmp_67 = sub nsw i32 %z3_2_1, %z3_5_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:65  store i32 %tmp_67, i32* %Yc_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:66  %tmp_68 = add nsw i32 %z3_2_1, %z3_5_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:67  store i32 %tmp_68, i32* %Yc_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="18">
<![CDATA[
bb14:40  %z3_4_1 = sext i18 %tmp_40 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_1"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:68  %tmp_69 = sub nsw i32 %z3_3_1, %z3_4_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:69  store i32 %tmp_69, i32* %Yc_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:70  %tmp_70 = add nsw i32 %z3_3_1, %z3_4_1          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:71  store i32 %tmp_70, i32* %Yc_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
bb14:72  br label %bb19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="474" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb19:0  %row_2 = phi i4 [ 0, %bb14 ], [ %row_5, %bb15_ifconv ] ; <i4> [#uses=4]

]]></node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="4">
<![CDATA[
bb19:1  %row_2_cast1 = zext i4 %row_2 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="row_2_cast1"/></StgValue>
</operation>

<operation id="476" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="6" op_0_bw="4">
<![CDATA[
bb19:2  %row_2_cast = zext i4 %row_2 to i6              ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="row_2_cast"/></StgValue>
</operation>

<operation id="477" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb19:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="478" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb19:4  %exitcond7 = icmp eq i4 %row_2, -8              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="479" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb19:5  %row_5 = add i4 %row_2, 1                       ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="row_5"/></StgValue>
</operation>

<operation id="480" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb19:6  br i1 %exitcond7, label %bb21, label %bb15_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:0  %Yc_addr_8 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 %row_2_cast1 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_addr_8"/></StgValue>
</operation>

<operation id="482" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="3">
<![CDATA[
bb15_ifconv:1  %Yc_load_7 = load i32* %Yc_addr_8, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_7"/></StgValue>
</operation>

<operation id="483" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:16  %tmp_95 = shl i6 %row_2_cast, 3                 ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="484" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:17  %tmp_96 = add i6 %tmp_95, %column_cast          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="485" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="3">
<![CDATA[
bb15_ifconv:1  %Yc_load_7 = load i32* %Yc_addr_8, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_7"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:2  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %Yc_load_7, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="487" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="6" op_0_bw="1">
<![CDATA[
bb15_ifconv:3  %p_lobit_neg_cast = sext i1 %tmp_89 to i6       ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lobit_neg_cast"/></StgValue>
</operation>

<operation id="488" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:4  %tmp = xor i6 %p_lobit_neg_cast, -32            ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="489" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="6">
<![CDATA[
bb15_ifconv:5  %tmp_cast = zext i6 %tmp to i32                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="490" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb15_ifconv:6  %tmp_90 = add i32 %tmp_cast, %Yc_load_7         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="491" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb15_ifconv:7  %tmp_91 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_90, i32 6, i32 31) ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="27" op_0_bw="26">
<![CDATA[
bb15_ifconv:8  %tmp_102_cast = sext i26 %tmp_91 to i27         ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="493" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb15_ifconv:9  %r = add i27 %tmp_102_cast, 128                 ; <i27> [#uses=3]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="494" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb15_ifconv:10  %tmp_92 = icmp sgt i27 %r, 0                    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="495" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb15_ifconv:11  %tmp_93 = call i19 @_ssdm_op_PartSelect.i19.i27.i32.i32(i27 %r, i32 8, i32 26) ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="496" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb15_ifconv:12  %icmp = icmp slt i19 %tmp_93, 1                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="27">
<![CDATA[
bb15_ifconv:13  %tmp_94 = trunc i27 %r to i8                    ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb15_ifconv:14  %phitmp = select i1 %icmp, i8 %tmp_94, i8 -1    ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="499" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb15_ifconv:15  %iftmp_s = select i1 %tmp_92, i8 %phitmp, i8 0  ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="iftmp_s"/></StgValue>
</operation>

<operation id="500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="6">
<![CDATA[
bb15_ifconv:18  %tmp_107_cast = zext i6 %tmp_96 to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="501" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:19  %Idct_addr = getelementptr inbounds [64 x i8]* %Idct, i32 0, i32 %tmp_107_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr"/></StgValue>
</operation>

<operation id="502" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
bb15_ifconv:20  store i8 %iftmp_s, i8* %Idct_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0">
<![CDATA[
bb15_ifconv:21  br label %bb19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="504" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb8.i:0  %i_2 = phi i5 [ %i_3, %bb7.i67 ], [ 0, %bb22 ]  ; <i5> [#uses=6]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="505" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="7" op_0_bw="5">
<![CDATA[
bb8.i:1  %i_6_cast = zext i5 %i_2 to i7                  ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="506" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb8.i:2  %tmp_i = shl i7 %i_6_cast, 2                    ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="507" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:3  %tmp_i_cast = zext i7 %tmp_i to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="508" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:4  %tmp332338_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 3, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp332338_i"/></StgValue>
</operation>

<operation id="509" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:5  %tmp332338_i_cast = zext i7 %tmp332338_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp332338_i_cast"/></StgValue>
</operation>

<operation id="510" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:6  %Idct_addr_1 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp332338_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:7  %tmp333339_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 2, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp333339_i"/></StgValue>
</operation>

<operation id="512" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:8  %tmp333339_i_cast = zext i7 %tmp333339_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp333339_i_cast"/></StgValue>
</operation>

<operation id="513" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:9  %Idct_addr_2 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp333339_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:10  %tmp335340_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 1, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp335340_i"/></StgValue>
</operation>

<operation id="515" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:11  %tmp335340_i_cast = zext i7 %tmp335340_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp335340_i_cast"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:12  %Idct_addr_3 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp335340_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:13  %Idct_addr_4 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_4"/></StgValue>
</operation>

<operation id="518" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb8.i:14  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb8.i:15  %exitcond6 = icmp eq i5 %i_2, -16               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb8.i:16  %i_3 = add i5 %i_2, 1                           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8.i:17  br i1 %exitcond6, label %bb23, label %bb5.i66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="522" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i66:0  %tmp_V_6 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="523" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i66:1  br i1 %tmp_V_6, label %bb.i166.i, label %bb7.i67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i166.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="0">
<![CDATA[
bb.i166.i:1  br label %bb5.i66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:0  %Idct_load = load i8* %Idct_addr_4, align 1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:2  %Idct_load_1 = load i8* %Idct_addr_3, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="528" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:0  %Idct_load = load i8* %Idct_addr_4, align 1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load"/></StgValue>
</operation>

<operation id="529" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:2  %Idct_load_1 = load i8* %Idct_addr_3, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_1"/></StgValue>
</operation>

<operation id="530" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:3  %Idct_load_2 = load i8* %Idct_addr_2, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_2"/></StgValue>
</operation>

<operation id="531" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:4  %Idct_load_3 = load i8* %Idct_addr_1, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="532" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="8">
<![CDATA[
bb7.i67:1  %p_Result_s = zext i8 %Idct_load to i32         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="533" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:3  %Idct_load_2 = load i8* %Idct_addr_2, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_2"/></StgValue>
</operation>

<operation id="534" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="6">
<![CDATA[
bb7.i67:4  %Idct_load_3 = load i8* %Idct_addr_1, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_3"/></StgValue>
</operation>

<operation id="535" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
bb7.i67:5  %tmp_87 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %Idct_load_3, i8 %Idct_load_2, i8 %Idct_load_1) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="536" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb7.i67:6  %p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i24.i32.i32(i32 %p_Result_s, i24 %tmp_87, i32 8, i32 31) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="537" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i67:7  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 %p_Result_2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i67:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="539" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i67:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i67:10  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i67:11  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="542" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i67:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="0">
<![CDATA[
bb7.i67:13  br label %bb8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
