
*** Running vivado
    with args -log rgb2ycbcr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rgb2ycbcr_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/BodziochKonrad/SR/Rgb_YCbCrConverter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rgb2ycbcr_0
Command: synth_design -top rgb2ycbcr_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8333
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.172 ; gain = 371.770 ; free physical = 50673 ; free virtual = 59507
Synthesis current peak Physical Memory [PSS] (MB): peak = 1859.495; parent = 1649.721; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3439.418; parent = 2423.176; children = 1016.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at '/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_add' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add/synth/c_add.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 36 - type: integer 
	Parameter C_B_WIDTH bound to: 36 - type: integer 
	Parameter C_OUT_WIDTH bound to: 37 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add2/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add/synth/c_add.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_add' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add/synth/c_add.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_add2' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add2/synth/c_add2.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 37 - type: integer 
	Parameter C_B_WIDTH bound to: 37 - type: integer 
	Parameter C_OUT_WIDTH bound to: 38 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add2/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add2/synth/c_add2.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_add2' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/c_add2/synth/c_add2.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regist' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (36) of module 'regist' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:49]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (4) of module 'xil_internal_svlib_delay_line' [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:263]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:53]
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2543.141 ; gain = 491.738 ; free physical = 50744 ; free virtual = 59582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1859.495; parent = 1649.721; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.387; parent = 2543.145; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.984 ; gain = 506.582 ; free physical = 50748 ; free virtual = 59586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1859.495; parent = 1649.721; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3574.230; parent = 2557.988; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.984 ; gain = 506.582 ; free physical = 50748 ; free virtual = 59586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1859.495; parent = 1649.721; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3574.230; parent = 2557.988; children = 1016.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2563.922 ; gain = 0.000 ; free physical = 50741 ; free virtual = 59578
INFO: [Netlist 29-17] Analyzing 1173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.runs/rgb2ycbcr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.runs/rgb2ycbcr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.734 ; gain = 0.000 ; free physical = 50645 ; free virtual = 59496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.734 ; gain = 0.000 ; free physical = 50645 ; free virtual = 59495
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50711 ; free virtual = 59562
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.685; parent = 1652.426; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50711 ; free virtual = 59562
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.685; parent = 1652.426; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/Y_add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cb_add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cr_add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Y_add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cb_add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cb_delay_sum. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cr_add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Cr_delay_add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Y_add_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/RY_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/BCb_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/BCr_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/BY_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/GCb_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/GCr_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/GY_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/RCb_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/RCr_mult. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50712 ; free virtual = 59564
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.685; parent = 1652.426; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50710 ; free virtual = 59563
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.685; parent = 1652.426; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[10].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[9].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[8].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[7].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[6].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[5].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[4].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[3].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[2].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[1].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/signal_delay/genblk1[0].register_i/val_reg' and it is trimmed from '36' to '3' bits. [/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.gen/sources_1/ip/rgb2ycbcr_0/src/regist.v:37]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50681 ; free virtual = 59539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.685; parent = 1652.426; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50533 ; free virtual = 59398
Synthesis current peak Physical Memory [PSS] (MB): peak = 1981.827; parent = 1772.709; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50532 ; free virtual = 59397
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.839; parent = 1773.721; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50526 ; free virtual = 59391
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT1    |     2|
|3     |LUT2    |   240|
|4     |MUXCY   |   567|
|5     |SRL16E  |    57|
|6     |XORCY   |   498|
|7     |FDRE    |  1029|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50528 ; free virtual = 59393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.702; parent = 1774.584; children = 209.774
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3698.965; parent = 2682.723; children = 1016.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2714.734 ; gain = 506.582 ; free physical = 50600 ; free virtual = 59465
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.734 ; gain = 663.332 ; free physical = 50600 ; free virtual = 59465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.734 ; gain = 0.000 ; free physical = 50712 ; free virtual = 59577
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.734 ; gain = 0.000 ; free physical = 50640 ; free virtual = 59506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 189 instances

Synth Design complete, checksum: b4ab0a22
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2714.734 ; gain = 969.668 ; free physical = 50852 ; free virtual = 59718
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.runs/rgb2ycbcr_0_synth_1/rgb2ycbcr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb2ycbcr_0, cache-ID = d8a3c391dce04bbb
INFO: [Coretcl 2-1174] Renamed 368 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/BodziochKonrad/SR/Lab10/hdmi_vga_zybo_downgraded/hdmi_vga_zybo_downgraded.runs/rgb2ycbcr_0_synth_1/rgb2ycbcr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_0_utilization_synth.rpt -pb rgb2ycbcr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 17:32:37 2024...
