set ::env(PROJECT_NAME) pipelined_dct
set ::env(DESIGN_TOP) DCT_AAN
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/pipelined_dct/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/pipelined_dct/rtl/DCT_AAN.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
