Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Nov 13 11:54:11 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.376        0.000                      0                17750        0.006        0.000                      0                17710        1.875        0.000                       0                  6980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.375}        6.750           148.148         
clk_pl_1  {0.000 7.875}        15.750          63.492          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.376        0.000                      0                16478        0.006        0.000                      0                16478        1.875        0.000                       0                  6474  
clk_pl_1           12.713        0.000                      0                  670        0.019        0.000                      0                  670        3.875        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           14.987        0.000                      0                   20                                                                        
clk_pl_0      clk_pl_1            6.072        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.924        0.000                      0                  260        0.246        0.000                      0                  260  
**async_default**  clk_pl_1           clk_pl_1                12.684        0.000                      0                  302        0.151        0.000                      0                  302  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.034ns (25.525%)  route 3.017ns (74.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.299     5.999    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X11Y57         FDSE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X11Y57         FDSE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X11Y57         FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.034ns (25.525%)  route 3.017ns (74.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.299     5.999    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X11Y57         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.034ns (25.525%)  route 3.017ns (74.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.299     5.999    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X11Y57         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.034ns (25.525%)  route 3.017ns (74.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.299     5.999    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X11Y57         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.034ns (25.550%)  route 3.013ns (74.450%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.295     5.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X12Y56         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.034ns (25.550%)  route 3.013ns (74.450%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.295     5.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X12Y56         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.034ns (25.550%)  route 3.013ns (74.450%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.295     5.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X12Y56         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.034ns (25.550%)  route 3.013ns (74.450%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.472 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.114 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.352     5.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X10Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.529 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.057     5.586    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X10Y56         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.700 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.295     5.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.555     8.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.102     8.574    
                         clock uncertainty           -0.127     8.447    
    SLICE_X12Y56         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072     8.375    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.081ns (26.283%)  route 3.032ns (73.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 8.467 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.576ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     5.131 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.194     5.325    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X3Y61          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.365 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.227     5.592    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X4Y58          LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     5.759 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_i_1/O
                         net (fo=1, routed)           0.302     6.061    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/buffer_length_wren0
    SLICE_X4Y57          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.550     8.467    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/C
                         clock pessimism              0.102     8.569    
                         clock uncertainty           -0.127     8.442    
    SLICE_X4Y57          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.469    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.955ns (24.319%)  route 2.972ns (75.681%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.452 - 6.750 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.576ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=18, routed)          2.309     4.967    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X3Y61          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     5.131 f  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.194     5.325    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X3Y61          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.365 f  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.118     5.483    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X4Y61          LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     5.524 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.351     5.875    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X4Y60          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.535     8.452    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y60          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.102     8.554    
                         clock uncertainty           -0.127     8.427    
    SLICE_X4Y60          FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     8.355    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.553ns (routing 0.576ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.638ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.553     1.720    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X8Y58          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.790 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/Q
                         net (fo=16, routed)          0.104     1.894    design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset
    SLICE_X6Y58          FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.789     1.996    design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X6Y58          FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/C
                         clock pessimism             -0.161     1.835    
    SLICE_X6Y58          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.888    design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.539ns (routing 0.576ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.638ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.539     1.706    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X12Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.776 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]/Q
                         net (fo=1, routed)           0.159     1.935    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[48]
    RAMB36_X1Y2          RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.910     2.117    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.164     1.953    
    RAMB36_X1Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.029     1.924    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.109ns (57.068%)  route 0.082ns (42.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.523ns (routing 0.576ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.638ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.523     1.690    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.760 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.071     1.831    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/Q[0]
    SLICE_X2Y29          LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.870 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[1]_i_1__2/O
                         net (fo=1, routed)           0.011     1.881    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[1]_i_1__2_n_0
    SLICE_X2Y29          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.768     1.975    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X2Y29          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.161     1.814    
    SLICE_X2Y29          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.869    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.070ns (30.702%)  route 0.158ns (69.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.551ns (routing 0.576ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.638ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.551     1.718    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X2Y12          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.788 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/Q
                         net (fo=1, routed)           0.158     1.946    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.918     2.125    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.164     1.961    
    RAMB36_X0Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                     -0.029     1.932    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.551ns (routing 0.576ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.638ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.551     1.718    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X7Y13          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.788 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[38]/Q
                         net (fo=2, routed)           0.112     1.900    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[38]
    SLICE_X6Y14          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.784     1.991    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y14          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[38]/C
                         clock pessimism             -0.161     1.830    
    SLICE_X6Y14          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.885    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.547ns (routing 0.576ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.638ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.547     1.714    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X10Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.784 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[25]/Q
                         net (fo=3, routed)           0.109     1.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_slice[14]
    SLICE_X11Y43         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.777     1.984    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y43         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                         clock pessimism             -0.161     1.823    
    SLICE_X11Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.878    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.532ns (routing 0.576ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.638ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.532     1.699    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.769 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=26, routed)          0.159     1.928    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/ADDRH1
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.774     1.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA/CLK
                         clock pessimism             -0.161     1.820    
    SLICE_X9Y30          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.913    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.532ns (routing 0.576ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.638ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.532     1.699    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.769 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=26, routed)          0.159     1.928    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/ADDRH1
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.774     1.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA_D1/CLK
                         clock pessimism             -0.161     1.820    
    SLICE_X9Y30          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.913    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.532ns (routing 0.576ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.638ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.532     1.699    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.769 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=26, routed)          0.159     1.928    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/ADDRH1
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.774     1.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB/CLK
                         clock pessimism             -0.161     1.820    
    SLICE_X9Y30          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.913    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.532ns (routing 0.576ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.638ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.532     1.699    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.769 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=26, routed)          0.159     1.928    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/ADDRH1
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.774     1.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X9Y30          RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1/CLK
                         clock pessimism             -0.161     1.820    
    SLICE_X9Y30          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.913    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB18_X1Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB18_X1Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB18_X1Y12  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB18_X1Y16  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB36_X0Y1   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB36_X0Y1   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB36_X0Y2   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X5Y33   design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X9Y33   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X9Y33   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X9Y33   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X5Y33   design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X4Y34   design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.375       2.802      SLICE_X4Y34   design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.375       2.802      SLICE_X5Y37   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       12.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.713ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.489ns (20.512%)  route 1.895ns (79.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.812ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.993     2.200    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y34    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.689 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/Q
                         net (fo=1, routed)           1.895     4.584    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[11])
                                                     -0.300    17.297    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 12.713    

Slack (MET) :             12.992ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.489ns (22.936%)  route 1.643ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.812ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.987     2.194    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y32    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.683 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/Q
                         net (fo=1, routed)           1.643     4.326    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279    17.318    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                 12.992    

Slack (MET) :             13.005ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.376ns (15.512%)  route 2.048ns (84.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 17.616 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.737ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 f  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.811     4.073    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X16Y39         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     4.242 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.155     4.397    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X16Y39         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.511 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.082     4.593    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X16Y39         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.699    17.616    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.120    17.736    
                         clock uncertainty           -0.165    17.571    
    SLICE_X16Y39         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    17.598    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         17.598    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 13.005    

Slack (MET) :             13.016ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.453ns (21.969%)  route 1.609ns (78.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.812ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.989     2.196    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y33    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.649 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/Q
                         net (fo=1, routed)           1.609     4.258    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.323    17.274    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.274    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                 13.016    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.453ns (21.727%)  route 1.632ns (78.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.812ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.992     2.199    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y34    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.652 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/Q
                         net (fo=1, routed)           1.632     4.284    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.270    17.327    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.075ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.489ns (23.842%)  route 1.562ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.812ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.990     2.197    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y33    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.686 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/Q
                         net (fo=1, routed)           1.562     4.248    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                     -0.274    17.323    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 13.075    

Slack (MET) :             13.101ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.453ns (22.560%)  route 1.555ns (77.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.647 - 15.750 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.812ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.985     2.192    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y32    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.645 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/Q
                         net (fo=1, routed)           1.555     4.200    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.730    17.647    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y12         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.762    
                         clock uncertainty           -0.165    17.597    
    RAMB18_X1Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.296    17.301    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 13.101    

Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.073ns (44.914%)  route 1.316ns (55.086%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 17.643 - 15.750 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.812ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.737ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.940     2.147    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.244 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/Q
                         net (fo=1, routed)           0.825     3.069    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[14]
    SLICE_X12Y64         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     3.169 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.008     3.177    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X12Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.372 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.400    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X12Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.473 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=35, routed)          0.329     3.802    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X11Y63         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     3.980 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.011     3.991    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_0
    SLICE_X11Y63         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.229 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.257    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X11Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.280 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.308    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.331 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.359    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.505 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.536    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_8
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.726    17.643    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.169    17.812    
                         clock uncertainty           -0.165    17.646    
    SLICE_X11Y66         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    17.673    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         17.673    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.138ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.072ns (44.891%)  route 1.316ns (55.109%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 17.643 - 15.750 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.812ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.737ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.940     2.147    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.244 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/Q
                         net (fo=1, routed)           0.825     3.069    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[14]
    SLICE_X12Y64         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     3.169 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.008     3.177    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X12Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.372 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.400    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X12Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.473 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=35, routed)          0.329     3.802    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X11Y63         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     3.980 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.011     3.991    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_0
    SLICE_X11Y63         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.229 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.257    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X11Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.280 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.308    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.331 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.359    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.504 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.535    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_10
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.726    17.643    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.169    17.812    
                         clock uncertainty           -0.165    17.646    
    SLICE_X11Y66         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    17.673    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         17.673    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                 13.138    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 1.056ns (44.501%)  route 1.317ns (55.499%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 17.643 - 15.750 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.812ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.737ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.940     2.147    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.244 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/Q
                         net (fo=1, routed)           0.825     3.069    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[14]
    SLICE_X12Y64         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     3.169 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.008     3.177    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X12Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.372 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.400    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X12Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.473 f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=35, routed)          0.329     3.802    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X11Y63         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     3.980 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.011     3.991    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_0
    SLICE_X11Y63         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.229 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.257    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X11Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.280 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.308    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.331 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.359    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.488 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.032     4.520    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_9
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.726    17.643    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y66         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism              0.169    17.812    
                         clock uncertainty           -0.165    17.646    
    SLICE_X11Y66         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    17.673    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         17.673    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 13.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.130 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/Q
                         net (fo=1, routed)           0.033     1.163    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[14]
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]/C
                         clock pessimism             -0.149     1.097    
    SLICE_X6Y64          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.144    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.130 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[10]/Q
                         net (fo=1, routed)           0.034     1.164    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[10]
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[10]/C
                         clock pessimism             -0.149     1.097    
    SLICE_X6Y64          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.144    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.070ns (35.176%)  route 0.129ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.715ns (routing 0.737ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.812ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.715     1.882    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y64          FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.952 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/Q
                         net (fo=1, routed)           0.129     2.081    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[23]
    SLICE_X12Y63         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.964     2.171    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y63         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/C
                         clock pessimism             -0.168     2.003    
    SLICE_X12Y63         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.056    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.129 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/Q
                         net (fo=1, routed)           0.041     1.170    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[19]
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.109     1.247    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[19]/C
                         clock pessimism             -0.150     1.097    
    SLICE_X14Y64         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.144    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.993ns (routing 0.410ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.993     1.104    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y72          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.141 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/Q
                         net (fo=1, routed)           0.063     1.204    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[24]
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.118     1.256    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[24]/C
                         clock pessimism             -0.135     1.121    
    SLICE_X9Y73          FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.168    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y43         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.065     1.196    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[9]
    SLICE_X15Y42         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.115     1.253    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/C
                         clock pessimism             -0.141     1.112    
    SLICE_X15Y42         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.159    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.459ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.130 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/Q
                         net (fo=1, routed)           0.088     1.218    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[23]
    SLICE_X11Y74         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.103     1.241    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y74         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/C
                         clock pessimism             -0.107     1.134    
    SLICE_X11Y74         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.181    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/rst_clk_adc/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.459ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.987     1.098    design_1_i/rst_clk_adc/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.137 r  design_1_i/rst_clk_adc/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.027     1.164    design_1_i/rst_clk_adc/U0/SEQ/seq_cnt[3]
    SLICE_X3Y69          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.184 r  design_1_i/rst_clk_adc/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     1.190    design_1_i/rst_clk_adc/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.112     1.250    design_1_i/rst_clk_adc/U0/SEQ/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.144     1.106    
    SLICE_X3Y69          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.153    design_1_i/rst_clk_adc/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.979ns (routing 0.410ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.979     1.090    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y63         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.129 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/Q
                         net (fo=1, routed)           0.067     1.196    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[5]
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.109     1.247    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[5]/C
                         clock pessimism             -0.136     1.111    
    SLICE_X14Y64         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.158    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.092ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.981ns (routing 0.410ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.459ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.981     1.092    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y35         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.132 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.065     1.197    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[9]
    SLICE_X17Y36         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.114     1.252    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X17Y36         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/C
                         clock pessimism             -0.140     1.112    
    SLICE_X17Y36         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 7.875 }
Period(ns):         15.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y16  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y16  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y20  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y16  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y22  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y29  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y34  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       14.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.987ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.790ns  (logic 0.097ns (12.278%)  route 0.693ns (87.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.693     0.790    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y31         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y31         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 14.987    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.729ns  (logic 0.098ns (13.443%)  route 0.631ns (86.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.631     0.729    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y30         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y30         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.125ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.652ns  (logic 0.098ns (15.031%)  route 0.554ns (84.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y42         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.554     0.652    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y42         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X12Y42         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                 15.125    

Slack (MET) :             15.183ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.594ns  (logic 0.095ns (15.993%)  route 0.499ns (84.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y44         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.594    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y44         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X14Y44         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 15.183    

Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.584ns  (logic 0.098ns (16.781%)  route 0.486ns (83.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y41         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.486     0.584    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y41         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X12Y41         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.203ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.574ns  (logic 0.098ns (17.073%)  route 0.476ns (82.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y32         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.476     0.574    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y32         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y32         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 15.203    

Slack (MET) :             15.221ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.556ns  (logic 0.097ns (17.446%)  route 0.459ns (82.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y30         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.556    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y31         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y31         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 15.221    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.553ns  (logic 0.096ns (17.360%)  route 0.457ns (82.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y32         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.457     0.553    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X15Y32         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y32         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.440ns  (logic 0.096ns (21.818%)  route 0.344ns (78.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y44         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.344     0.440    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y44         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X14Y44         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y45         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X14Y45         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 15.377    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.072ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.705ns  (logic 0.094ns (13.333%)  route 0.611ns (86.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y43         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     0.705    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y43         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y43         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.622ns  (logic 0.097ns (15.595%)  route 0.525ns (84.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y42         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.525     0.622    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y41         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y41         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.598ns  (logic 0.093ns (15.552%)  route 0.505ns (84.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y43         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.505     0.598    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X15Y43         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y43         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.571ns  (logic 0.098ns (17.163%)  route 0.473ns (82.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y34         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.571    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y34         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y34         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.532ns  (logic 0.096ns (18.045%)  route 0.436ns (81.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.436     0.532    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y41         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y41         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.472ns  (logic 0.096ns (20.339%)  route 0.376ns (79.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y35         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.376     0.472    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X17Y35         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y35         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.428ns  (logic 0.097ns (22.664%)  route 0.331ns (77.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y43         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.331     0.428    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X12Y42         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X12Y42         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.382ns  (logic 0.096ns (25.131%)  route 0.286ns (74.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y34         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.286     0.382    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X17Y36         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y36         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.378ns  (logic 0.098ns (25.926%)  route 0.280ns (74.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y34         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.280     0.378    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X17Y36         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y36         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.371ns  (logic 0.097ns (26.146%)  route 0.274ns (73.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y34         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.274     0.371    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y35         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X16Y35         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  6.406    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[17]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[29]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[17]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[29]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[29]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.096ns (6.320%)  route 1.423ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.444 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.423     3.477    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y72         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.527     8.444    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y72         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/C
                         clock pessimism              0.156     8.600    
                         clock uncertainty           -0.127     8.473    
    SLICE_X14Y72         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     8.401    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.096ns (6.681%)  route 1.341ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.448 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.341     3.395    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y33         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.531     8.448    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y33         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/C
                         clock pessimism              0.107     8.555    
                         clock uncertainty           -0.127     8.428    
    SLICE_X14Y33         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.356    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.096ns (6.681%)  route 1.341ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.448 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.341     3.395    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y33         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.531     8.448    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y33         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/C
                         clock pessimism              0.107     8.555    
                         clock uncertainty           -0.127     8.428    
    SLICE_X14Y33         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     8.356    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.096ns (6.607%)  route 1.357ns (93.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 8.440 - 6.750 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.638ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.576ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.751     1.958    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.054 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         1.357     3.411    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.523     8.440    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/C
                         clock pessimism              0.156     8.596    
                         clock uncertainty           -0.127     8.469    
    SLICE_X9Y73          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     8.397    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  4.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[12]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[12]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.039ns (12.187%)  route 0.281ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.281     1.314    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y59         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        1.021     1.159    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y59         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/C
                         clock pessimism             -0.071     1.088    
    SLICE_X12Y59         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.068    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.236     1.269    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y64         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X14Y64         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.236     1.269    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y64         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X14Y64         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.236     1.269    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y64         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[28]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X14Y64         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.883ns (routing 0.324ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.883     0.994    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X2Y64          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         0.236     1.269    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X14Y64         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6474, routed)        0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X14Y64         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       12.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.093ns (4.854%)  route 1.823ns (95.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 17.668 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.737ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.823     4.085    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y34    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.751    17.668    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
                         clock pessimism              0.115    17.783    
                         clock uncertainty           -0.165    17.618    
    HDIOLOGIC_S_X0Y34    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.769    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.093ns (4.869%)  route 1.817ns (95.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 17.663 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.737ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.817     4.079    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y32    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.746    17.663    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                         clock pessimism              0.115    17.778    
                         clock uncertainty           -0.165    17.613    
    HDIOLOGIC_S_X0Y32    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.764    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.093ns (4.849%)  route 1.825ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 17.671 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.737ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.825     4.087    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y26    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.754    17.671    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y26    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
                         clock pessimism              0.115    17.786    
                         clock uncertainty           -0.165    17.621    
    HDIOLOGIC_S_X0Y26    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.772    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.093ns (4.861%)  route 1.820ns (95.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.666 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.737ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.820     4.082    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y33    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.749    17.666    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.115    17.781    
                         clock uncertainty           -0.165    17.616    
    HDIOLOGIC_S_X0Y33    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.767    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.767    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.093ns (4.856%)  route 1.822ns (95.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 17.668 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.737ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.822     4.084    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y27    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.751    17.668    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y27    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
                         clock pessimism              0.115    17.783    
                         clock uncertainty           -0.165    17.618    
    HDIOLOGIC_S_X0Y27    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.769    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.093ns (4.841%)  route 1.828ns (95.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.828     4.090    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y25    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y25    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_S_X0Y25    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.775    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.093ns (4.841%)  route 1.828ns (95.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.828     4.090    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y24    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y24    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_S_X0Y24    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.775    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.093ns (4.890%)  route 1.809ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 17.656 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.809     4.071    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y29    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.739    17.656    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y29    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                         clock pessimism              0.115    17.771    
                         clock uncertainty           -0.165    17.606    
    HDIOLOGIC_S_X0Y29    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.757    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                 12.686    

Slack (MET) :             12.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.093ns (4.864%)  route 1.819ns (95.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 17.664 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.737ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.819     4.081    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_M_X0Y33    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.747    17.664    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                         clock pessimism              0.115    17.779    
                         clock uncertainty           -0.165    17.614    
    HDIOLOGIC_M_X0Y33    FDCE (Recov_IPFF_HDIOLOGIC_M_C_CLR)
                                                     -0.761    16.853    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 12.772    

Slack (MET) :             12.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.093ns (4.839%)  route 1.829ns (95.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.812ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.962     2.169    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.829     4.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_M_X0Y24    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y24    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_M_X0Y24    FDCE (Recov_IPFF_HDIOLOGIC_M_C_CLR)
                                                     -0.761    16.863    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                 12.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.353%)  route 0.132ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.132     1.270    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y74          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y74          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/C
                         clock pessimism             -0.107     1.139    
    SLICE_X8Y74          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.119    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.353%)  route 0.132ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.132     1.270    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y74          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y74          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/C
                         clock pessimism             -0.107     1.139    
    SLICE_X8Y74          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.119    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.353%)  route 0.132ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.132     1.270    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y74          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y74          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/C
                         clock pessimism             -0.107     1.139    
    SLICE_X8Y74          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.119    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.038ns (14.559%)  route 0.223ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.223     1.361    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y73         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.115     1.253    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/C
                         clock pessimism             -0.107     1.146    
    SLICE_X10Y73         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.126    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.038ns (14.559%)  route 0.223ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.223     1.361    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y73         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.115     1.253    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/C
                         clock pessimism             -0.107     1.146    
    SLICE_X10Y73         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.126    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.038ns (14.559%)  route 0.223ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.223     1.361    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y73         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.115     1.253    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/C
                         clock pessimism             -0.107     1.146    
    SLICE_X10Y73         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.126    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.038ns (14.559%)  route 0.223ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.223     1.361    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y73         FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.115     1.253    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]/C
                         clock pessimism             -0.107     1.146    
    SLICE_X10Y73         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.126    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.038ns (14.232%)  route 0.229ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.229     1.367    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X9Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.118     1.256    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/C
                         clock pessimism             -0.107     1.149    
    SLICE_X9Y73          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.129    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.038ns (14.232%)  route 0.229ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.229     1.367    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X9Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.118     1.256    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/C
                         clock pessimism             -0.107     1.149    
    SLICE_X9Y73          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.129    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.038ns (14.232%)  route 0.229ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.989     1.100    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.229     1.367    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X9Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.118     1.256    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]/C
                         clock pessimism             -0.107     1.149    
    SLICE_X9Y73          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.129    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.238    





