; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
;
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define double @fpext_f32tof64(float %0) {
; X64-LABEL: <fpext_f32tof64>:
; X64:         cvtss2sd xmm0, xmm0
; X64-NEXT:    ret
;
; ARM64-LABEL: <fpext_f32tof64>:
; ARM64:         fcvt d0, s0
; ARM64-NEXT:    ret
entry:
  %1 = fpext float %0 to double
  ret double %1
}

define fp128 @fpext_f32tof128(float %in) {
; X64-LABEL: <fpext_f32tof128>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:  <L0>:
; X64-NEXT:    call <L0>
; X64-NEXT:     R_X86_64_PLT32 __extendsftf2-0x4
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <fpext_f32tof128>:
; ARM64:         stp x29, x30, [sp, #-0xa0]!
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    bl 0x18 <fpext_f32tof128+0x8>
; ARM64-NEXT:     R_AARCH64_CALL26 __extendsftf2
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
  %ext = fpext float %in to fp128
  ret fp128 %ext
}

define fp128 @fpext_f64tof128(double %in) {
; X64-LABEL: <fpext_f64tof128>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:  <L0>:
; X64-NEXT:    call <L0>
; X64-NEXT:     R_X86_64_PLT32 __extenddftf2-0x4
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <fpext_f64tof128>:
; ARM64:         stp x29, x30, [sp, #-0xa0]!
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    bl 0x38 <fpext_f64tof128+0x8>
; ARM64-NEXT:     R_AARCH64_CALL26 __extenddftf2
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
  %ext = fpext double %in to fp128
  ret fp128 %ext
}

define fp128 @fpext_f64tof128_fixed_reg(fp128 %p) {
; X64-LABEL: <fpext_f64tof128_fixed_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    pxor xmm0, xmm0
; X64-NEXT:  <L0>:
; X64-NEXT:    call <L0>
; X64-NEXT:     R_X86_64_PLT32 __extenddftf2-0x4
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <fpext_f64tof128_fixed_reg>:
; ARM64:         stp x29, x30, [sp, #-0xa0]!
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    movi v0.8b, #0x0
; ARM64-NEXT:    bl 0x5c <fpext_f64tof128_fixed_reg+0xc>
; ARM64-NEXT:     R_AARCH64_CALL26 __extenddftf2
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
  %x = fpext double 0.000000e+00 to fp128
  br label %bb
bb:
  ret fp128 %x
}
