# Vivado timing paths data is represented in anytable format
# The data will be consumed by System Generator Timing Analyzer.

{
    'Data_Collection' => [
        {
            'Vivado_Stage' => 'Post Synthesis',
            'Top_Module' => 'pidsg',
            'HDL_Language' => 'vhdl',
            'Netlist_Crossprobe_File' => 'pidsg.vhd.at',
        }
    ],
    'setup' => [
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.053,
            'Delay' => 1.512,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 1.078,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.263,
            'Delay' => 1.302,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.868,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.753,
            'Delay' => 1.227,
            'Logic_Delay' => 0.487,
            'Routing_Delay' => 0.740,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.753,
            'Delay' => 1.227,
            'Logic_Delay' => 0.487,
            'Routing_Delay' => 0.740,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.779,
            'Delay' => 1.201,
            'Logic_Delay' => 0.487,
            'Routing_Delay' => 0.714,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.856,
            'Delay' => 1.124,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.690,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_527',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_527',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_575',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_575',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample10',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample10',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_599',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_599',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample11',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample11',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_623',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_623',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2_5',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2_6',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_671',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_671',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_7',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_695',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_695',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_8',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_719',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_719',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_9',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_743',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_743',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample7',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample7',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized1_10',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_767',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_767',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample8',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample8',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2_11',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_791',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_791',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample9',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample9',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized0_12',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 6.923,
            'Delay' => 0.667,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.386,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.955,
            'Delay' => 1.025,
            'Logic_Delay' => 0.447,
            'Routing_Delay' => 0.578,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.967,
            'Delay' => 1.013,
            'Logic_Delay' => 0.446,
            'Routing_Delay' => 0.567,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 6.979,
            'Delay' => 1.001,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.567,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.161,
            'Delay' => 0.819,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.269,
            'Delay' => 0.711,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.277,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.286,
            'Delay' => 0.523,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.242,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.286,
            'Delay' => 0.523,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.242,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.286,
            'Delay' => 0.523,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.242,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1332',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1332',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_default_clock_driver/clockdriver',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_default_clock_driver.clockdriver',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_xlclockdriver__parameterized0',
                },
            ],
            'Slack' => 7.286,
            'Delay' => 0.523,
            'Logic_Delay' => 0.281,
            'Routing_Delay' => 0.242,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 8.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 895.924,
            'Delay' => 104.056,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.351,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.128,
            'Delay' => 103.852,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.147,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.128,
            'Delay' => 103.852,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 59.147,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.266,
            'Delay' => 103.713,
            'Logic_Delay' => 44.718,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.279,
            'Delay' => 103.701,
            'Logic_Delay' => 44.706,
            'Routing_Delay' => 58.996,
            'Logic_Levels' => 290,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 896.641,
            'Delay' => 103.338,
            'Logic_Delay' => 44.653,
            'Routing_Delay' => 58.686,
            'Logic_Levels' => 289,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_940',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_940',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_518',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_518',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_3',
                },
            ],
            'Slack' => 901.413,
            'Delay' => 98.567,
            'Logic_Delay' => 38.785,
            'Routing_Delay' => 59.782,
            'Logic_Levels' => 292,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.371,
            'Delay' => 89.609,
            'Logic_Delay' => 35.587,
            'Routing_Delay' => 54.022,
            'Logic_Levels' => 263,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.431,
            'Delay' => 89.549,
            'Logic_Delay' => 35.527,
            'Routing_Delay' => 54.022,
            'Logic_Levels' => 262,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.491,
            'Delay' => 89.489,
            'Logic_Delay' => 35.467,
            'Routing_Delay' => 54.022,
            'Logic_Levels' => 261,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.527,
            'Delay' => 89.453,
            'Logic_Delay' => 35.570,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1110',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1110',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pi_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pi_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1081',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1081',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/pid_summer',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.pid_summer',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__5',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1139',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1139',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_999',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_999',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mux3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mux3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_mux_4991e1dd24',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_382',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_382',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1255',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1255',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/up_sample',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.up_sample',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlusamp',
                },
            ],
            'Slack' => 910.530,
            'Delay' => 89.450,
            'Logic_Delay' => 35.567,
            'Routing_Delay' => 53.883,
            'Logic_Levels' => 264,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 938.765,
            'Delay' => 61.215,
            'Logic_Delay' => 25.972,
            'Routing_Delay' => 35.243,
            'Logic_Levels' => 175,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 938.765,
            'Delay' => 61.215,
            'Logic_Delay' => 25.972,
            'Routing_Delay' => 35.243,
            'Logic_Levels' => 175,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.169,
            'Delay' => 60.811,
            'Logic_Delay' => 25.919,
            'Routing_Delay' => 34.892,
            'Logic_Levels' => 174,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.169,
            'Delay' => 60.811,
            'Logic_Delay' => 25.919,
            'Routing_Delay' => 34.892,
            'Logic_Levels' => 174,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.169,
            'Delay' => 60.811,
            'Logic_Delay' => 25.919,
            'Routing_Delay' => 34.892,
            'Logic_Levels' => 174,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.573,
            'Delay' => 60.407,
            'Logic_Delay' => 25.866,
            'Routing_Delay' => 34.541,
            'Logic_Levels' => 173,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.573,
            'Delay' => 60.407,
            'Logic_Delay' => 25.866,
            'Routing_Delay' => 34.541,
            'Logic_Levels' => 173,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.573,
            'Delay' => 60.407,
            'Logic_Delay' => 25.866,
            'Routing_Delay' => 34.541,
            'Logic_Levels' => 173,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.608,
            'Delay' => 60.372,
            'Logic_Delay' => 25.840,
            'Routing_Delay' => 34.532,
            'Logic_Levels' => 172,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.622,
            'Delay' => 60.358,
            'Logic_Delay' => 25.944,
            'Routing_Delay' => 34.414,
            'Logic_Levels' => 173,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.638,
            'Delay' => 60.342,
            'Logic_Delay' => 25.636,
            'Routing_Delay' => 34.706,
            'Logic_Levels' => 169,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.648,
            'Delay' => 60.332,
            'Logic_Delay' => 25.638,
            'Routing_Delay' => 34.694,
            'Logic_Levels' => 169,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.657,
            'Delay' => 60.323,
            'Logic_Delay' => 25.826,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.668,
            'Delay' => 60.312,
            'Logic_Delay' => 25.780,
            'Routing_Delay' => 34.532,
            'Logic_Levels' => 171,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.669,
            'Delay' => 60.311,
            'Logic_Delay' => 25.814,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.669,
            'Delay' => 60.311,
            'Logic_Delay' => 25.814,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.669,
            'Delay' => 60.311,
            'Logic_Delay' => 25.814,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.669,
            'Delay' => 60.311,
            'Logic_Delay' => 25.814,
            'Routing_Delay' => 34.497,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.681,
            'Delay' => 60.299,
            'Logic_Delay' => 25.704,
            'Routing_Delay' => 34.595,
            'Logic_Levels' => 169,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.698,
            'Delay' => 60.282,
            'Logic_Delay' => 25.576,
            'Routing_Delay' => 34.706,
            'Logic_Levels' => 168,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.708,
            'Delay' => 60.272,
            'Logic_Delay' => 25.578,
            'Routing_Delay' => 34.694,
            'Logic_Levels' => 168,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.723,
            'Delay' => 60.257,
            'Logic_Delay' => 25.660,
            'Routing_Delay' => 34.597,
            'Logic_Levels' => 169,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.741,
            'Delay' => 60.239,
            'Logic_Delay' => 25.644,
            'Routing_Delay' => 34.595,
            'Logic_Levels' => 168,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.783,
            'Delay' => 60.197,
            'Logic_Delay' => 25.600,
            'Routing_Delay' => 34.597,
            'Logic_Levels' => 168,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 939.851,
            'Delay' => 60.129,
            'Logic_Delay' => 25.814,
            'Routing_Delay' => 34.315,
            'Logic_Levels' => 170,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_151',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_151',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_853',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_853',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_180',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_180',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_500',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_500',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_1',
                },
            ],
            'Slack' => 942.464,
            'Delay' => 57.516,
            'Logic_Delay' => 25.007,
            'Routing_Delay' => 32.509,
            'Logic_Levels' => 164,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 949.837,
            'Delay' => 50.143,
            'Logic_Delay' => 22.021,
            'Routing_Delay' => 28.122,
            'Logic_Levels' => 140,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 949.837,
            'Delay' => 50.143,
            'Logic_Delay' => 22.021,
            'Routing_Delay' => 28.122,
            'Logic_Levels' => 140,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.241,
            'Delay' => 49.739,
            'Logic_Delay' => 21.968,
            'Routing_Delay' => 27.771,
            'Logic_Levels' => 139,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.241,
            'Delay' => 49.739,
            'Logic_Delay' => 21.968,
            'Routing_Delay' => 27.771,
            'Logic_Levels' => 139,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.241,
            'Delay' => 49.739,
            'Logic_Delay' => 21.968,
            'Routing_Delay' => 27.771,
            'Logic_Levels' => 139,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.645,
            'Delay' => 49.335,
            'Logic_Delay' => 21.915,
            'Routing_Delay' => 27.420,
            'Logic_Levels' => 138,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.645,
            'Delay' => 49.335,
            'Logic_Delay' => 21.915,
            'Routing_Delay' => 27.420,
            'Logic_Levels' => 138,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.645,
            'Delay' => 49.335,
            'Logic_Delay' => 21.915,
            'Routing_Delay' => 27.420,
            'Logic_Levels' => 138,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.680,
            'Delay' => 49.300,
            'Logic_Delay' => 21.889,
            'Routing_Delay' => 27.411,
            'Logic_Levels' => 137,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.694,
            'Delay' => 49.286,
            'Logic_Delay' => 21.993,
            'Routing_Delay' => 27.293,
            'Logic_Levels' => 138,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.710,
            'Delay' => 49.270,
            'Logic_Delay' => 21.685,
            'Routing_Delay' => 27.585,
            'Logic_Levels' => 134,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.720,
            'Delay' => 49.260,
            'Logic_Delay' => 21.687,
            'Routing_Delay' => 27.573,
            'Logic_Levels' => 134,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.729,
            'Delay' => 49.251,
            'Logic_Delay' => 21.875,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.740,
            'Delay' => 49.240,
            'Logic_Delay' => 21.829,
            'Routing_Delay' => 27.411,
            'Logic_Levels' => 136,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.741,
            'Delay' => 49.239,
            'Logic_Delay' => 21.863,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.741,
            'Delay' => 49.239,
            'Logic_Delay' => 21.863,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.741,
            'Delay' => 49.239,
            'Logic_Delay' => 21.863,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.741,
            'Delay' => 49.239,
            'Logic_Delay' => 21.863,
            'Routing_Delay' => 27.376,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.753,
            'Delay' => 49.227,
            'Logic_Delay' => 21.753,
            'Routing_Delay' => 27.474,
            'Logic_Levels' => 134,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.770,
            'Delay' => 49.210,
            'Logic_Delay' => 21.625,
            'Routing_Delay' => 27.585,
            'Logic_Levels' => 133,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.780,
            'Delay' => 49.200,
            'Logic_Delay' => 21.627,
            'Routing_Delay' => 27.573,
            'Logic_Levels' => 133,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.795,
            'Delay' => 49.185,
            'Logic_Delay' => 21.709,
            'Routing_Delay' => 27.476,
            'Logic_Levels' => 134,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.813,
            'Delay' => 49.167,
            'Logic_Delay' => 21.693,
            'Routing_Delay' => 27.474,
            'Logic_Levels' => 133,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.855,
            'Delay' => 49.125,
            'Logic_Delay' => 21.649,
            'Routing_Delay' => 27.476,
            'Logic_Levels' => 133,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 950.923,
            'Delay' => 49.057,
            'Logic_Delay' => 21.863,
            'Routing_Delay' => 27.194,
            'Logic_Levels' => 135,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_432',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_432',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_238',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_238',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub4',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub4',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_882',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_882',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/mult2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.mult2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_267',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_267',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub5',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub5',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__3',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_509',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_509',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_2',
                },
            ],
            'Slack' => 953.536,
            'Delay' => 46.444,
            'Logic_Delay' => 21.056,
            'Routing_Delay' => 25.388,
            'Logic_Levels' => 129,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.143,
            'Delay' => 31.837,
            'Logic_Delay' => 11.838,
            'Routing_Delay' => 19.999,
            'Logic_Levels' => 103,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.143,
            'Delay' => 31.837,
            'Logic_Delay' => 11.838,
            'Routing_Delay' => 19.999,
            'Logic_Levels' => 103,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.547,
            'Delay' => 31.433,
            'Logic_Delay' => 11.785,
            'Routing_Delay' => 19.648,
            'Logic_Levels' => 102,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.547,
            'Delay' => 31.433,
            'Logic_Delay' => 11.785,
            'Routing_Delay' => 19.648,
            'Logic_Levels' => 102,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.547,
            'Delay' => 31.433,
            'Logic_Delay' => 11.785,
            'Routing_Delay' => 19.648,
            'Logic_Levels' => 102,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.948,
            'Delay' => 31.032,
            'Logic_Delay' => 11.735,
            'Routing_Delay' => 19.297,
            'Logic_Levels' => 101,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.951,
            'Delay' => 31.029,
            'Logic_Delay' => 11.732,
            'Routing_Delay' => 19.297,
            'Logic_Levels' => 101,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.951,
            'Delay' => 31.029,
            'Logic_Delay' => 11.732,
            'Routing_Delay' => 19.297,
            'Logic_Levels' => 101,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 968.986,
            'Delay' => 30.994,
            'Logic_Delay' => 11.706,
            'Routing_Delay' => 19.288,
            'Logic_Levels' => 100,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.000,
            'Delay' => 30.980,
            'Logic_Delay' => 11.810,
            'Routing_Delay' => 19.170,
            'Logic_Levels' => 101,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.016,
            'Delay' => 30.964,
            'Logic_Delay' => 11.502,
            'Routing_Delay' => 19.462,
            'Logic_Levels' => 97,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.026,
            'Delay' => 30.954,
            'Logic_Delay' => 11.504,
            'Routing_Delay' => 19.450,
            'Logic_Levels' => 97,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.035,
            'Delay' => 30.945,
            'Logic_Delay' => 11.692,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.046,
            'Delay' => 30.934,
            'Logic_Delay' => 11.646,
            'Routing_Delay' => 19.288,
            'Logic_Levels' => 99,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.047,
            'Delay' => 30.933,
            'Logic_Delay' => 11.680,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.047,
            'Delay' => 30.933,
            'Logic_Delay' => 11.680,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.047,
            'Delay' => 30.933,
            'Logic_Delay' => 11.680,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.047,
            'Delay' => 30.933,
            'Logic_Delay' => 11.680,
            'Routing_Delay' => 19.253,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.059,
            'Delay' => 30.921,
            'Logic_Delay' => 11.570,
            'Routing_Delay' => 19.351,
            'Logic_Levels' => 97,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.076,
            'Delay' => 30.904,
            'Logic_Delay' => 11.442,
            'Routing_Delay' => 19.462,
            'Logic_Levels' => 96,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.086,
            'Delay' => 30.894,
            'Logic_Delay' => 11.444,
            'Routing_Delay' => 19.450,
            'Logic_Levels' => 96,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.101,
            'Delay' => 30.879,
            'Logic_Delay' => 11.526,
            'Routing_Delay' => 19.353,
            'Logic_Levels' => 97,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.119,
            'Delay' => 30.861,
            'Logic_Delay' => 11.510,
            'Routing_Delay' => 19.351,
            'Logic_Levels' => 96,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.161,
            'Delay' => 30.819,
            'Logic_Delay' => 11.466,
            'Routing_Delay' => 19.353,
            'Logic_Levels' => 96,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 969.229,
            'Delay' => 30.751,
            'Logic_Delay' => 11.680,
            'Routing_Delay' => 19.071,
            'Logic_Levels' => 98,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1197',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1197',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational2',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational2',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1226',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1226',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/relational3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.relational3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfprelational__parameterized0',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_296',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_296',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub6',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub6',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__parameterized0__xdcDup__4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_482',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_482',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0',
                },
            ],
            'Slack' => 971.842,
            'Delay' => 28.138,
            'Logic_Delay' => 10.873,
            'Routing_Delay' => 17.265,
            'Logic_Levels' => 92,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 981.261,
            'Delay' => 18.719,
            'Logic_Delay' => 7.192,
            'Routing_Delay' => 11.527,
            'Logic_Levels' => 61,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 981.261,
            'Delay' => 18.719,
            'Logic_Delay' => 7.192,
            'Routing_Delay' => 11.527,
            'Logic_Levels' => 61,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 981.665,
            'Delay' => 18.315,
            'Logic_Delay' => 7.139,
            'Routing_Delay' => 11.176,
            'Logic_Levels' => 60,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 981.665,
            'Delay' => 18.315,
            'Logic_Delay' => 7.139,
            'Routing_Delay' => 11.176,
            'Logic_Levels' => 60,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 981.665,
            'Delay' => 18.315,
            'Logic_Delay' => 7.139,
            'Routing_Delay' => 11.176,
            'Logic_Levels' => 60,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.066,
            'Delay' => 17.914,
            'Logic_Delay' => 7.089,
            'Routing_Delay' => 10.825,
            'Logic_Levels' => 59,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.069,
            'Delay' => 17.911,
            'Logic_Delay' => 7.086,
            'Routing_Delay' => 10.825,
            'Logic_Levels' => 59,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.069,
            'Delay' => 17.911,
            'Logic_Delay' => 7.086,
            'Routing_Delay' => 10.825,
            'Logic_Levels' => 59,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.108,
            'Delay' => 17.872,
            'Logic_Delay' => 7.060,
            'Routing_Delay' => 10.812,
            'Logic_Levels' => 58,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.122,
            'Delay' => 17.858,
            'Logic_Delay' => 7.164,
            'Routing_Delay' => 10.694,
            'Logic_Levels' => 59,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.138,
            'Delay' => 17.842,
            'Logic_Delay' => 6.856,
            'Routing_Delay' => 10.986,
            'Logic_Levels' => 55,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.148,
            'Delay' => 17.832,
            'Logic_Delay' => 6.858,
            'Routing_Delay' => 10.974,
            'Logic_Levels' => 55,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.157,
            'Delay' => 17.823,
            'Logic_Delay' => 7.046,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.168,
            'Delay' => 17.812,
            'Logic_Delay' => 7.000,
            'Routing_Delay' => 10.812,
            'Logic_Levels' => 57,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.169,
            'Delay' => 17.811,
            'Logic_Delay' => 7.034,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.169,
            'Delay' => 17.811,
            'Logic_Delay' => 7.034,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.169,
            'Delay' => 17.811,
            'Logic_Delay' => 7.034,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.169,
            'Delay' => 17.811,
            'Logic_Delay' => 7.034,
            'Routing_Delay' => 10.777,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.181,
            'Delay' => 17.799,
            'Logic_Delay' => 6.924,
            'Routing_Delay' => 10.875,
            'Logic_Levels' => 55,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.198,
            'Delay' => 17.782,
            'Logic_Delay' => 6.796,
            'Routing_Delay' => 10.986,
            'Logic_Levels' => 54,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.208,
            'Delay' => 17.772,
            'Logic_Delay' => 6.798,
            'Routing_Delay' => 10.974,
            'Logic_Levels' => 54,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.223,
            'Delay' => 17.757,
            'Logic_Delay' => 6.880,
            'Routing_Delay' => 10.877,
            'Logic_Levels' => 55,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.241,
            'Delay' => 17.739,
            'Logic_Delay' => 6.864,
            'Routing_Delay' => 10.875,
            'Logic_Levels' => 54,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.283,
            'Delay' => 17.697,
            'Logic_Delay' => 6.820,
            'Routing_Delay' => 10.877,
            'Logic_Levels' => 54,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 982.351,
            'Delay' => 17.629,
            'Logic_Delay' => 7.034,
            'Routing_Delay' => 10.595,
            'Logic_Levels' => 56,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_551',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_551',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp_4',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_407',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_407',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/convert3',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.convert3',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpconvert__parameterized1__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_122',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_122',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/addsub',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.addsub',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xlfpaddsub__xdcDup__1',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_1277',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_1277',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/down_sample12',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.down_sample12',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_pidsg_xldsamp__parameterized2',
                },
                {
                     'HDL_File' => 'pidsg.vhd',
                     'Line_Num' => 'Line_491',
                     'HDL_Files' => 'pidsg.vhd',
                     'Line_Numbers' => 'Line_491',
                     'Block_Path' => 'pidsg_bd_i/pidsg_1/U0/pidsg_struct/delay1',
                     'Hier_Name' => 'pidsg_bd_wrapper.pidsg_bd_i.pidsg_1.U0.pidsg_struct.delay1',
                     'Ref_Name' => 'pidsg_bd_pidsg_1_0_sysgen_delay_5fcac4fab0_0',
                },
            ],
            'Slack' => 984.964,
            'Delay' => 15.016,
            'Logic_Delay' => 6.227,
            'Routing_Delay' => 8.789,
            'Logic_Levels' => 50,
            'Launch_Clk' => 'clk, ce_125',
            'Launch_Clk_Period' => 8.000,
            'Capture_Clk' => 'clk, ce_125',
            'Capture_Clk_Period' => 8.000,
            'Requirement' => 1000.000,
            'MultiCycle_Path' => '-setup 125  -hold 124',
        },
    ],
}
