###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:46 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  3.518
= Slack Time                    6.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.134 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.003 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.948 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.729 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.619 | 
     | alu/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX1M | 1.124 | 0.033 |   3.518 |    9.652 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.134 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.134 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.066 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.946 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.899 | 
     | alu/\ALU_OUT_reg[8] | CK ^        | SDFFRQX1M  | 0.047 | 0.002 |   0.237 |   -5.897 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  3.515
= Slack Time                    6.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.137 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.005 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.950 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.731 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.622 | 
     | alu/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 1.124 | 0.030 |   3.515 |    9.652 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.137 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.136 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.068 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.948 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.901 | 
     | alu/\ALU_OUT_reg[2] | CK ^        | SDFFRQX1M  | 0.047 | 0.001 |   0.236 |   -5.900 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.520
= Slack Time                    6.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.139 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.008 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.953 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.734 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.624 | 
     | alu/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.520 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.139 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.139 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.071 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.951 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.904 | 
     | alu/\ALU_OUT_reg[6] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -5.903 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.520
= Slack Time                    6.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.139 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.008 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.953 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.734 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.624 | 
     | alu/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.520 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.139 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.139 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.071 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.951 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.904 | 
     | alu/\ALU_OUT_reg[7] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -5.903 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.520
= Slack Time                    6.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.139 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.008 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.953 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.734 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.625 | 
     | alu/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.520 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.139 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.139 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.071 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.951 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.904 | 
     | alu/\ALU_OUT_reg[13] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.519
= Slack Time                    6.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.140 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.008 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.953 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.734 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.625 | 
     | alu/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.519 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.140 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.139 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.071 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.952 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.904 | 
     | alu/\ALU_OUT_reg[14] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.519
= Slack Time                    6.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.140 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.008 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.953 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.734 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.625 | 
     | alu/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.519 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.140 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.139 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.071 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.952 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.904 | 
     | alu/\ALU_OUT_reg[15] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.519
= Slack Time                    6.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.141 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.010 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.955 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.736 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.626 | 
     | alu/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.519 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.141 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.141 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.073 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.953 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.906 | 
     | alu/\ALU_OUT_reg[11] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.519
= Slack Time                    6.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.141 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.010 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.955 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.736 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.626 | 
     | alu/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.519 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.141 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.141 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.073 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.953 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.906 | 
     | alu/\ALU_OUT_reg[12] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.519
= Slack Time                    6.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.141 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.010 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.955 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.736 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.627 | 
     | alu/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.124 | 0.034 |   3.519 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -6.141 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.141 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.073 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.953 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.906 | 
     | alu/\ALU_OUT_reg[10] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -5.904 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  3.511
= Slack Time                    6.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.141 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.010 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.955 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.736 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.627 | 
     | alu/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.124 | 0.026 |   3.511 |    9.652 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.141 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.141 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.073 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.953 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.906 | 
     | alu/\ALU_OUT_reg[1] | CK ^        | SDFFRQX1M  | 0.047 | 0.001 |   0.237 |   -5.905 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.518
= Slack Time                    6.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.142 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.010 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.955 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.736 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.627 | 
     | alu/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.124 | 0.033 |   3.518 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.142 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.141 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.073 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.953 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.906 | 
     | alu/\ALU_OUT_reg[9] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -5.905 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.517
= Slack Time                    6.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.143 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.011 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.956 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.737 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.628 | 
     | alu/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.124 | 0.032 |   3.517 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.143 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.142 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.074 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.954 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.907 | 
     | alu/\ALU_OUT_reg[5] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -5.906 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.517
= Slack Time                    6.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.143 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.012 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.957 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.738 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.628 | 
     | alu/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.124 | 0.032 |   3.517 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.143 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.143 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.075 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.955 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.908 | 
     | alu/\ALU_OUT_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.237 |   -5.906 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  3.516
= Slack Time                    6.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.144 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.012 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.957 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.738 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.629 | 
     | alu/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.124 | 0.031 |   3.516 |    9.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.144 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.143 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.075 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.955 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.908 | 
     | alu/\ALU_OUT_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.237 |   -5.907 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/OUT_VALID_reg/CK 
Endpoint:   alu/OUT_VALID_reg/RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  3.514
= Slack Time                    6.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    6.145 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |    7.014 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |    7.959 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |    8.740 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |    9.630 | 
     | alu/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 1.124 | 0.029 |   3.514 |    9.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0        | ECK ^       |            | 0.093 |       |   0.000 |   -6.145 | 
     | clkGate           | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.145 | 
     | gated_clk__L1_I0  | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.077 | 
     | gated_clk__L2_I0  | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -5.957 | 
     | gated_clk__L3_I0  | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -5.910 | 
     | alu/OUT_VALID_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -5.909 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.056
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.981
- Arrival Time                  3.512
= Slack Time                    6.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    6.468 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.196 | 0.868 |   0.868 |    7.337 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.256 | 0.945 |   1.814 |    8.282 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 0.999 | 0.781 |   2.594 |    9.063 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.124 | 0.891 |   3.485 |    9.953 | 
     | alu/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 1.124 | 0.027 |   3.512 |    9.981 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -6.468 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -6.468 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -6.400 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -6.280 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -6.233 | 
     | alu/\ALU_OUT_reg[0] | CK ^        | SDFFRHQX1M | 0.047 | 0.001 |   0.237 |   -6.231 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.720
- Setup                         0.319
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.201
- Arrival Time                  2.058
= Slack Time                    8.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | RST ^      |           | 0.000 |       |   0.000 |    8.144 | 
     | rstmux/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.806 |   0.806 |    8.950 | 
     | rstmux/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.284 | 0.954 |   1.760 |    9.904 | 
     | rstmux/U1          | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.297 |   2.057 |   10.201 | 
     | u2/SYNC_RST_reg    | RN ^       | SDFFRQX1M | 0.255 | 0.000 |   2.058 |   10.201 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.144 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -8.118 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -8.093 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -7.907 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -7.833 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -7.691 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -7.603 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.113 | 0.106 |   0.646 |   -7.497 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.056 | 0.069 |   0.716 |   -7.428 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.056 | 0.005 |   0.720 |   -7.423 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.720
- Setup                         0.312
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.209
- Arrival Time                  2.058
= Slack Time                    8.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | RST ^      |           | 0.000 |       |   0.000 |    8.151 | 
     | rstmux/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.806 |   0.806 |    8.957 | 
     | rstmux/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.284 | 0.954 |   1.760 |    9.911 | 
     | rstmux/U1          | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.297 |   2.058 |   10.208 | 
     | u2/internal_reg    | RN ^       | SDFFRQX2M | 0.255 | 0.000 |   2.058 |   10.209 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.151 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -8.125 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -8.100 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -7.914 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -7.840 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -7.698 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -7.611 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.113 | 0.106 |   0.646 |   -7.505 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.056 | 0.069 |   0.716 |   -7.435 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.056 | 0.005 |   0.720 |   -7.431 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin pulse_en/internal_reg/CK 
Endpoint:   pulse_en/internal_reg/SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.439
- Setup                         0.534
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.705
- Arrival Time                 20.124
= Slack Time                   80.581
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.118
     = Beginpoint Arrival Time           20.118
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |         |           |       |       |  Time   |   Time   | 
     |-----------------------+---------+-----------+-------+-------+---------+----------| 
     |                       | SI[0] v |           | 0.202 |       |  20.118 |  100.699 | 
     | pulse_en/internal_reg | SI v    | SDFFRQX2M | 0.202 | 0.006 |  20.124 |  100.705 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.581 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.555 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.522 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.420 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -80.305 | 
     | scan_clk__L5_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.105 |   0.381 |  -80.200 | 
     | scan_clk__L6_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.101 |   0.482 |  -80.099 | 
     | scan_clk__L7_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.103 |   0.585 |  -79.996 | 
     | scan_clk__L8_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.103 |   0.688 |  -79.893 | 
     | scan_clk__L9_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.789 |  -79.791 | 
     | scan_clk__L10_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.115 |   0.904 |  -79.677 | 
     | scan_clk__L11_I0      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.049 |   0.953 |  -79.628 | 
     | scan_clk__L12_I0      | A v -> Y ^ | CLKINVX32M | 0.022 | 0.031 |   0.985 |  -79.596 | 
     | txmux/U1              | B ^ -> Y ^ | MX2X2M     | 0.108 | 0.167 |   1.152 |  -79.429 | 
     | tx_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX16M | 0.099 | 0.156 |   1.308 |  -79.273 | 
     | tx_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.388 |  -79.193 | 
     | tx_clock__L3_I1       | A v -> Y ^ | CLKINVX24M | 0.046 | 0.051 |   1.439 |  -79.142 | 
     | pulse_en/internal_reg | CK ^       | SDFFRQX2M  | 0.046 | 0.001 |   1.439 |  -79.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin fifo/fifo_rd/\bin_cnt_reg[2] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[2] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.443
- Setup                         0.522
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.721
- Arrival Time                 20.087
= Slack Time                   80.635
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.083
     = Beginpoint Arrival Time           20.083
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.141 |       |  20.083 |  100.718 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | SI v    | SDFFRQX2M | 0.141 | 0.003 |  20.087 |  100.721 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.635 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.609 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.576 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.473 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -80.359 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.105 |   0.381 |  -80.254 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.101 |   0.482 |  -80.153 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.103 |   0.585 |  -80.050 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.103 |   0.688 |  -79.946 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.789 |  -79.845 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.115 |   0.904 |  -79.731 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.037 | 0.049 |   0.953 |  -79.681 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.022 | 0.031 |   0.985 |  -79.650 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.108 | 0.167 |   1.152 |  -79.483 | 
     | tx_clock__L1_I0              | A ^ -> Y ^ | CLKBUFX16M | 0.099 | 0.156 |   1.308 |  -79.327 | 
     | tx_clock__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.388 |  -79.247 | 
     | tx_clock__L3_I2              | A v -> Y ^ | CLKINVX24M | 0.048 | 0.055 |   1.442 |  -79.192 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   1.443 |  -79.191 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[3]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.468
- Setup                         0.517
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.752
- Arrival Time                 20.074
= Slack Time                   80.678
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           20.072
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[3] v |           | 0.124 |       |  20.072 |  100.749 | 
     | FSM/\address__reg[0] | SI v    | SDFFRQX2M | 0.124 | 0.002 |  20.074 |  100.752 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.677 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.652 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.619 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.516 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -80.402 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -80.295 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -80.189 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -80.082 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -79.975 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -79.873 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -79.684 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -79.610 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -79.468 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -79.381 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   1.399 |  -79.279 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   1.467 |  -79.210 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   1.468 |  -79.209 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.464
- Setup                         0.515
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.749
- Arrival Time                 20.063
= Slack Time                   80.686
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.062
     = Beginpoint Arrival Time           20.062
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.111 |       |  20.062 |  100.748 | 
     | RegFile/\mem_reg[9][0] | SI v    | SDFFRQX2M | 0.111 | 0.001 |  20.063 |  100.749 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.686 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.660 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.627 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.525 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -80.411 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -80.304 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -80.198 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -80.090 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -79.983 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -79.882 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -79.693 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -79.619 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -79.477 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -79.389 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -79.307 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -79.224 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -79.223 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\mem_reg[13][0] /CK 
Endpoint:   RegFile/\mem_reg[13][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.455
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  4.447
= Slack Time                   96.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.428 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.296 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.241 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.022 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.913 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.775 | 
     | RegFile/\mem_reg[13][0]        | RN ^       | SDFFRQX2M | 1.221 | 0.099 |   4.447 |  100.874 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.428 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.402 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.369 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.266 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.152 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.045 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.939 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.832 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.725 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.623 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.434 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.360 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.218 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.131 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.048 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -94.973 | 
     | RegFile/\mem_reg[13][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.455 |  -94.972 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[12][7] /CK 
Endpoint:   RegFile/\mem_reg[12][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.875
- Arrival Time                  4.447
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.429 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.297 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.243 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.023 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.914 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.776 | 
     | RegFile/\mem_reg[12][7]        | RN ^       | SDFFRQX2M | 1.221 | 0.099 |   4.447 |  100.875 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.403 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.370 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.268 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.153 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.046 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.940 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.833 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.726 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.624 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.435 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.361 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.219 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.132 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.050 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -94.975 | 
     | RegFile/\mem_reg[12][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -94.972 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[15][0] /CK 
Endpoint:   RegFile/\mem_reg[15][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.875
- Arrival Time                  4.444
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.300 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.245 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.026 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.917 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.779 | 
     | RegFile/\mem_reg[15][0]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.444 |  100.875 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.406 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.373 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.270 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -96.156 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.943 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.836 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.729 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.627 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.438 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.364 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.222 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.135 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.052 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -94.977 | 
     | RegFile/\mem_reg[15][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -94.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[15][1] /CK 
Endpoint:   RegFile/\mem_reg[15][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.875
- Arrival Time                  4.444
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.300 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.245 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.026 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.917 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.779 | 
     | RegFile/\mem_reg[15][1]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.444 |  100.875 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.406 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.373 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.270 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -96.156 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.943 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.836 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.729 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.627 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.438 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.364 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.222 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.135 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.052 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -94.977 | 
     | RegFile/\mem_reg[15][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -94.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[13][7] /CK 
Endpoint:   RegFile/\mem_reg[13][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.876
- Arrival Time                  4.444
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.300 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.245 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.026 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.917 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.779 | 
     | RegFile/\mem_reg[13][7]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.444 |  100.876 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.406 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.373 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.270 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -96.156 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.943 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.836 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.729 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.627 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.438 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.364 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.222 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.135 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.052 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -94.977 | 
     | RegFile/\mem_reg[13][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -94.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[14][6] /CK 
Endpoint:   RegFile/\mem_reg[14][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  4.444
= Slack Time                   96.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.438 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.306 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.251 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.032 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.923 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.785 | 
     | RegFile/\mem_reg[14][6]        | RN ^       | SDFFRQX2M | 1.219 | 0.097 |   4.444 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.438 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.412 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.379 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.277 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.162 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.055 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.949 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.842 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.735 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.633 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.444 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.370 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.228 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.141 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.059 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.976 | 
     | RegFile/\mem_reg[14][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.463 |  -94.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[15][6] /CK 
Endpoint:   RegFile/\mem_reg[15][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.462
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.881
- Arrival Time                  4.443
= Slack Time                   96.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.438 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.307 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.252 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.033 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.924 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.786 | 
     | RegFile/\mem_reg[15][6]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.443 |  100.881 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.438 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.412 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.380 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.277 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.163 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.950 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.843 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.735 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.634 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.445 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.371 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.229 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.142 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.059 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.977 | 
     | RegFile/\mem_reg[15][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.000 |   1.462 |  -94.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[14][1] /CK 
Endpoint:   RegFile/\mem_reg[14][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  4.443
= Slack Time                   96.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.439 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.307 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.252 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.033 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.924 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.786 | 
     | RegFile/\mem_reg[14][1]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.443 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.439 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.413 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.380 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.278 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.163 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.950 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.843 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.736 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.634 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.445 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.371 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.229 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.142 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.060 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   1.462 |  -94.977 | 
     | RegFile/\mem_reg[14][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   1.463 |  -94.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[13][1] /CK 
Endpoint:   RegFile/\mem_reg[13][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  4.443
= Slack Time                   96.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.439 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.307 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.252 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.033 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.924 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.786 | 
     | RegFile/\mem_reg[13][1]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.443 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.439 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.413 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.380 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.278 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.163 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.950 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.843 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.736 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.634 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.445 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.371 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.229 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.142 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.060 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   1.462 |  -94.977 | 
     | RegFile/\mem_reg[13][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   1.463 |  -94.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.443
= Slack Time                   96.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.440 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.308 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.253 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.034 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.925 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.787 | 
     | RegFile/\mem_reg[12][6]        | RN ^       | SDFFRQX2M | 1.219 | 0.096 |   4.443 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.440 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.414 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.381 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.278 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.164 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.057 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.951 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.844 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.737 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.635 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.446 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.372 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.230 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.143 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.060 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.978 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -94.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[12][5] /CK 
Endpoint:   RegFile/\mem_reg[12][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.442
= Slack Time                   96.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.440 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.308 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.254 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.034 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.925 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.787 | 
     | RegFile/\mem_reg[12][5]        | RN ^       | SDFFRQX2M | 1.218 | 0.095 |   4.442 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.440 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.414 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.381 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.279 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.165 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.057 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.952 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.844 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.737 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.636 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.446 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.373 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.231 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.143 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.061 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.978 | 
     | RegFile/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -94.977 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[14][5] /CK 
Endpoint:   RegFile/\mem_reg[14][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.441
= Slack Time                   96.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.442 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.310 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.255 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.036 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.927 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.789 | 
     | RegFile/\mem_reg[14][5]        | RN ^       | SDFFRQX2M | 1.217 | 0.094 |   4.441 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.442 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.416 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.383 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.280 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.166 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.059 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.953 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.846 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.739 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.637 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.448 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.374 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.232 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.145 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.062 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.980 | 
     | RegFile/\mem_reg[14][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -94.978 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[15][5] /CK 
Endpoint:   RegFile/\mem_reg[15][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.440
= Slack Time                   96.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.443 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.312 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.257 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.038 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.929 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.791 | 
     | RegFile/\mem_reg[15][5]        | RN ^       | SDFFRQX2M | 1.216 | 0.092 |   4.440 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.443 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.417 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.385 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.282 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.168 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.955 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.848 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.740 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.639 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.450 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.376 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.234 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.147 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.064 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.982 | 
     | RegFile/\mem_reg[15][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.980 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[14][4] /CK 
Endpoint:   RegFile/\mem_reg[14][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.440
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.312 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.257 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.038 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.929 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.791 | 
     | RegFile/\mem_reg[14][4]        | RN ^       | SDFFRQX2M | 1.216 | 0.092 |   4.440 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.418 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.385 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.282 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.168 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.955 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.848 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.741 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.639 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.450 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.376 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.234 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.147 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.064 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.982 | 
     | RegFile/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.980 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.439
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.312 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.038 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.929 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.791 | 
     | RegFile/\mem_reg[0][1]         | RN ^       | SDFFRQX2M | 1.216 | 0.092 |   4.439 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.418 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.385 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.283 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.955 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.848 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.741 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.450 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.147 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.065 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.982 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.980 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[9][1]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.283 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.956 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.065 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.982 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.463 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[9][4]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.956 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[8][3]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[9][3]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.473
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.892
- Arrival Time                  4.447
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.258 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[0][0]         | RN ^       | SDFFRQX2M | 1.221 | 0.100 |   4.447 |  100.892 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.169 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.956 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.640 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.377 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.235 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   1.399 |  -95.046 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   1.470 |  -94.975 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M  | 0.058 | 0.003 |   1.473 |  -94.972 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.313 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.792 | 
     | RegFile/\mem_reg[9][2]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.170 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.957 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.849 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.451 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.378 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.314 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.793 | 
     | RegFile/\mem_reg[8][2]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.170 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.063 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.957 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.378 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.314 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.793 | 
     | RegFile/\mem_reg[9][0]         | RN ^       | SDFFRQX2M | 1.215 | 0.090 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.170 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.063 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.957 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.378 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.982 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[15][4] /CK 
Endpoint:   RegFile/\mem_reg[15][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.884
- Arrival Time                  4.438
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.314 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.793 | 
     | RegFile/\mem_reg[15][4]        | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   4.438 |  100.884 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.419 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.386 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -96.170 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.063 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -95.957 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.742 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -95.378 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.148 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[15][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.981 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[12][3] /CK 
Endpoint:   RegFile/\mem_reg[12][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.446 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.314 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.793 | 
     | RegFile/\mem_reg[12][3]        | RN ^       | SDFFRQX2M | 1.215 | 0.090 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.446 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.420 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.387 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.170 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.063 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.957 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.743 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.378 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.149 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[12][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.982 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[13][2] /CK 
Endpoint:   RegFile/\mem_reg[13][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.438
= Slack Time                   96.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.446 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.314 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.259 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.793 | 
     | RegFile/\mem_reg[13][2]        | RN ^       | SDFFRQX2M | 1.215 | 0.090 |   4.438 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.446 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.420 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.387 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.284 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.170 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.063 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.957 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.743 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.641 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.378 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.236 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.149 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.066 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.983 | 
     | RegFile/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.982 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[13][3] /CK 
Endpoint:   RegFile/\mem_reg[13][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  4.437
= Slack Time                   96.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.446 | 
     | rst1mux/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.196 | 0.868 |   0.868 |   97.315 | 
     | rst1mux/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.256 | 0.945 |   1.814 |   98.260 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.999 | 0.781 |   2.594 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.891 |   3.485 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.157 | 0.862 |   4.347 |  100.794 | 
     | RegFile/\mem_reg[13][3]        | RN ^       | SDFFRQX2M | 1.215 | 0.090 |   4.437 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.446 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -96.420 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -96.387 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -96.285 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -96.171 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -96.064 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -95.958 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -95.850 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -95.743 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -95.642 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -95.452 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -95.379 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -95.237 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -95.149 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -95.067 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -94.984 | 
     | RegFile/\mem_reg[13][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -94.982 | 
     +----------------------------------------------------------------------------------------+ 

