<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>System Design Example for High-Speed Debug Port with SmartLynq+ Module &mdash; Embedded Design Tutorials 2020.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
        <script src="../../../../_static/sphinx_highlight.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Embedded Design Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../README.html">Versal ACAP Embedded Design Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ZynqMPSoC-EDT/README.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Zynq7000-EDT/README.html">Zynq-7000 Embedded Design Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Feature Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/debuggable_fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/linux_aware_debugging/linux-aware-debugging.html">Linux Aware Debugging</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/secure_boot/secure-boot.html">Secure Boot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/sw_profiling/sw-profiling.html">Profiling Applications with System Debugger</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Design Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Debugging</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis-Embedded-Software-Debugging/README.html">Vitis Embedded Software Debugging</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../SPA-UG/README.html">System Performance Analysis</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">See All Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.1/build/html/index.html">2022.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/index.html">2021.1</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Embedded Design Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>System Design Example for High-Speed Debug Port with SmartLynq+ Module</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Introduction/Versal-EDT/docs/6-system-design-example-HSDP.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="system-design-example-for-high-speed-debug-port-with-smartlynq-module">
<h1>System Design Example for High-Speed Debug Port with SmartLynq+ Module<a class="headerlink" href="#system-design-example-for-high-speed-debug-port-with-smartlynq-module" title="Permalink to this heading">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this heading">¶</a></h2>
<p>This chapter demonstrates how to build a Versal™-based system that utilizes both the SmartLynq+ module and the High-Speed Debug Port (HSDP). You will also learn to set up the SmartLynq+ module and download a Linux image using either JTAG or the HSDP.</p>
<blockquote>
<div><p><strong>Important:</strong> <em>This tutorial requires a SmartLynq+ module, a VCK190 or VMK180 evaluation board, and a Linux host machine.</em></p>
</div></blockquote>
</div>
<div class="section" id="design-example-enabling-the-hsdp">
<h2>Design Example: Enabling the HSDP<a class="headerlink" href="#design-example-enabling-the-hsdp" title="Permalink to this heading">¶</a></h2>
<p>To enable the HSDP, start with the VCK190 or VMK180 project that you built in the preceding chapter and modify the project to include HSDP support.  It is also possible to start this chapter standalone by sourcing the included block design Tcl to create the HSDP capable design.  See <code class="docutils literal notranslate"><span class="pre">ref_files/Prod_Si/smartlynq_plus/bd_tcl</span></code>.</p>
<div class="section" id="modifying-the-design-to-enable-the-hsdp">
<h3>Modifying the Design to Enable the HSDP<a class="headerlink" href="#modifying-the-design-to-enable-the-hsdp" title="Permalink to this heading">¶</a></h3>
<p>This design uses the project built in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a> and enables the HSDP interface. You can do this using the Vivado™ IP integrator.</p>
<ol>
<li><p>Open the Vivado project you created in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a>.</p>
<p><code class="docutils literal notranslate"><span class="pre">C:/edt/edt_versal/edt_versal.xpr</span></code></p>
</li>
<li><p>In the Flow Navigator, under <strong>IP Integrator</strong>, click <strong>Open Block Design</strong>.</p>
<p><img alt="../../../../_images/image5.png" src="../../../../_images/image5.png" /></p>
</li>
<li><p>Double-click the Versal ACAP CIPS IP core to recustomize the IP.  Click the <strong>Next</strong> button and click on the blue box labeled <strong>PS PMC</strong> to customize the Processing System (PS) and the Platform Management Controller (PMC).  On the left pane, select  click <strong>Debug</strong> then click on the <strong>HSDP</strong> tab.</p>
<p><img alt="../../../../_images/ch6-image1.png" src="../../../../_images/ch6-image1.png" /></p>
</li>
<li><p>Under <strong>High-Speed Debug Port (HSDP)</strong>, select <strong>AURORA</strong> as the <strong>Pathway to/from Debug Packet Controller (DPC)</strong>.</p>
<p><img alt="../../../../_images/ch6-image2.png" src="../../../../_images/ch6-image2.png" /></p>
</li>
<li><p>Set the following options:</p>
<ul class="simple">
<li><p><strong>GT Selection</strong> to <strong>HSDP1 GT</strong></p></li>
<li><p><strong>GT Refclk Selection</strong> to <strong>REFCLK1</strong></p></li>
<li><p><strong>GT Refclk Freq (MHz)</strong> to <strong>156.25</strong></p></li>
</ul>
<blockquote>
<div><p><strong><em>Note</em>:</strong> Line rate is fixed at 10.0 Gb/s.</p>
</div></blockquote>
</li>
<li><p>Click <strong>OK</strong> to save the changes. Two ports, <code class="docutils literal notranslate"><span class="pre">gt_refclk1</span></code> and <code class="docutils literal notranslate"><span class="pre">HSDP1_GT</span></code>, are created on the CIPS IP.</p></li>
<li><p>On the <strong>IP Integrator</strong> page, right-click <code class="docutils literal notranslate"><span class="pre">gt_refclk1</span></code> and select <strong>Make External</strong>. Do the same for <strong>HSDP1_GT</strong>.</p>
<p><img alt="../../../../_images/ch6-image4.png" src="../../../../_images/ch6-image4.png" /></p>
<p><img alt="../../../../_images/ch6-image5.png" src="../../../../_images/ch6-image5.png" /></p>
</li>
<li><p>Click <strong>Validate Design</strong>, then <strong>Save</strong>.</p></li>
</ol>
</div>
<div class="section" id="synthesizing-implementing-and-generating-the-device-image">
<h3>Synthesizing, Implementing, and Generating the Device Image<a class="headerlink" href="#synthesizing-implementing-and-generating-the-device-image" title="Permalink to this heading">¶</a></h3>
<ol>
<li><p>In the Flow Navigator, under <strong>Programming and Debug</strong>, click <strong>Generate Device Image</strong> to launch implementation.</p>
<p>When the device image generation completes, the Device Image Generation Completed dialog box opens.</p>
<p><img alt="../../../../_images/ch6-image9.png" src="../../../../_images/ch6-image9.png" /></p>
</li>
</ol>
</div>
<div class="section" id="exporting-hardware-xsa">
<h3>Exporting Hardware (XSA)<a class="headerlink" href="#exporting-hardware-xsa" title="Permalink to this heading">¶</a></h3>
<ol>
<li><p>Select <strong>File → Export → Export Hardware</strong> from the Vivado toolbar. The Export Hardware dialog box opens.</p>
<p><img alt="../../../../_images/ch6-image10.png" src="../../../../_images/ch6-image10.png" /></p>
</li>
<li><p>Choose <strong>Fixed</strong>, then click <strong>Next</strong>.</p></li>
<li><p>Choose <strong>Include Device Image</strong>, then click <strong>Next</strong>.</p></li>
<li><p>Provide the name for your exported file (example: <code class="docutils literal notranslate"><span class="pre">edt_versal_wrapper_with_hsdp</span></code>). Click <strong>Next</strong>.</p></li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
</div>
</div>
<div class="section" id="creating-the-hsdp-enabled-linux-image-using-petalinux">
<h2>Creating the HSDP-enabled Linux Image Using PetaLinux<a class="headerlink" href="#creating-the-hsdp-enabled-linux-image-using-petalinux" title="Permalink to this heading">¶</a></h2>
<p>This example rebuilds the PetaLinux project using the HSDP-enabled XSA that was built in the preceding step. The assumption is that the PetaLinux project has been created as per the instructions in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a>.</p>
<blockquote>
<div><p><strong>Important:</strong> If you are building this tutorial without having created a PetaLinux project in the preceding chapter, follow steps 1 through 12 in the <a class="reference external" href="../docs/5-system-design-example.html#example-project-creating-Linux-images-using-petalinux">Example Project: Creating Linux Images Using PetaLinux</a> section to create a new PetaLinux project.</p>
</div></blockquote>
<p>This example needs a Linux host machine. Refer to the <a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1144-petalinux-tools-reference-guide.pdf">PetaLinux Tools Documentation Reference Guide (UG1144)</a> for information on dependencies and installation procedure for the PetaLinux tool.</p>
<ol>
<li><p>Change to the PetaLinux project directory that was created in <a class="reference external" href="../docs/5-system-design-example.html#example-project-creating-Linux-images-using-petalinux">Example Project: Creating Linux Images Using PetaLinux</a> using the following command.</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">cd</span> <span class="pre">led_example</span></code></p>
</li>
<li><p>Copy the new hardware platform project XSA to the Linux host machine one directory above the PetaLinux build root.</p>
<blockquote>
<div><p><strong><em>Note</em>:</strong> Make sure that you are using the updated the XSA file which you generated in the prior step.</p>
</div></blockquote>
</li>
<li><p>Reconfigure the BSP using the following commands.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-config --get-hw-description=&lt;path till the directory containing the respective xsa file&gt;
</pre></div>
</div>
</li>
<li><p>Build the Linux images using the following command.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-build
</pre></div>
</div>
</li>
<li><p>Once the build completes, package the boot images with the following command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-package --force --boot --atf --u-boot
</pre></div>
</div>
<blockquote>
<div><p><strong><em>Note</em>:</strong> The packaged Linux boot images are placed in the <code class="docutils literal notranslate"><span class="pre">&lt;petaLinux-project&gt;/images/Linux/</span></code> directory in the PetaLinux build root. Make a note of this directory location as it will be used in the following steps. If you intend to use a different machine than the one that was used to build PetaLinux (for example, a Windows Based PC) to download the Linux boot images using SmartLynq+, the contents of this directory should be transferred to that machine before proceeding with this tutorial.</p>
</div></blockquote>
</li>
</ol>
</div>
<div class="section" id="setting-up-the-smartlynq-module">
<h2>Setting Up the SmartLynq+ Module<a class="headerlink" href="#setting-up-the-smartlynq-module" title="Permalink to this heading">¶</a></h2>
<p>Once the Linux images have been built and packaged, they can be loaded onto the VCK190 or VMK180 board using either JTAG or HSDP. To set up the SmartLynq+ module for connectivity using HSDP, follow these steps:</p>
<ol>
<li><p>Connect the USB-C cable between the VCK190 USB-C connector and the SmartLynq+ module.</p>
<p><img alt="../../../../_images/ch6-slp1.png" src="../../../../_images/ch6-slp1.png" /></p>
</li>
<li><p>Connect the SmartLynq+ to either Ethernet or USB.</p>
<ul class="simple">
<li><p><strong>Using Ethernet:</strong> Connect an Ethernet cable between Ethernet port on the SmartLynq+ and your local area network.</p></li>
<li><p><strong>Using USB:</strong> Connect the provided USB cable between the USB port on the SmartLynq+ and your PC.</p></li>
</ul>
</li>
<li><p>Connect the power adapter to the SmartLynq+ and power on the VCK190/VMK180 board.</p>
<blockquote>
<div><p><strong><em>Note</em>:</strong> Connect the Ethernet cable to the target device before booting the board.</p>
</div></blockquote>
</li>
<li><p>Once the SmartLynq+ finishes booting up, an IP address appears on the screen under either <code class="docutils literal notranslate"><span class="pre">eth0</span></code> or <code class="docutils literal notranslate"><span class="pre">usb0</span></code>. Make note of this IP address as this is the IP address used to connect to the SmartLynq+ in both the Ethernet and USB use case.</p>
<p><img alt="../../../../_images/ch6-image23.jpg" src="../../../../_images/ch6-image23.jpg" /></p>
<blockquote>
<div><p><strong><em>Note</em>:</strong> If using Ethernet, the SmartLynq+ acquires an IP address from a DHCP server found on the network. If using USB, the USB port has a fixed IP address of <code class="docutils literal notranslate"><span class="pre">10.0.0.2</span></code>.</p>
</div></blockquote>
</li>
<li><p>Copy the Linux download scripts from the design package <code class="docutils literal notranslate"><span class="pre">&lt;design-package&gt;/smartlynq_plus/xsdb</span></code>.</p></li>
</ol>
<div class="section" id="using-the-smartlynq-as-a-serial-terminal">
<h3>Using the SmartLynq+ as a Serial Terminal<a class="headerlink" href="#using-the-smartlynq-as-a-serial-terminal" title="Permalink to this heading">¶</a></h3>
<p>The SmartLynq+ can also be used as a serial terminal to remotely view the UART output from the VCK190. This feature is useful when physical access to the remote setup is not available. The SmartLynq+ module has the minicom application pre-installed, which can be used to connect directly to the UART on the VCK190.</p>
<ol>
<li><p>Using an SSH client such as <code class="docutils literal notranslate"><span class="pre">PuTTY</span></code> on Windows or <code class="docutils literal notranslate"><span class="pre">ssh</span></code> on Unix-based systems, connect using SSH to the IP address shown on the SmartLynq+ display.</p>
<ul class="simple">
<li><p>Username: <code class="docutils literal notranslate"><span class="pre">xilinx</span></code></p></li>
<li><p>Password: <code class="docutils literal notranslate"><span class="pre">xilinx</span></code></p></li>
</ul>
<p>For example, if your SmartLynq+ displays an IP address <code class="docutils literal notranslate"><span class="pre">192.168.0.10</span></code>, you should issue the following command: <code class="docutils literal notranslate"><span class="pre">ssh</span> <span class="pre">xilinx&#64;192.168.0.10</span></code>.</p>
</li>
<li><p>By default, the minicom application uses the hardware flow control. To successfully connect to the UART on Xilinx boards, hardware flow control should be disabled as it is not used on the VCK190 UART. To do this, enter the minicom setup mode by issuing <code class="docutils literal notranslate"><span class="pre">sudo</span> <span class="pre">minicom</span> <span class="pre">-s</span></code> and disabling the feature. Alternatively, issue the following command as root to modify the minicom default configuration:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">echo</span> <span class="s2">&quot;pu rtscts No&quot;</span> <span class="o">|</span> <span class="n">sudo</span> <span class="n">tee</span> <span class="o">-</span><span class="n">a</span> <span class="o">/</span><span class="n">etc</span><span class="o">/</span><span class="n">minicom</span><span class="o">/</span><span class="n">minirc</span><span class="o">.</span><span class="n">dfl</span>
</pre></div>
</div>
</li>
<li><p>Finally, to connect to the VCK190/VMK180 serial terminal output do the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sudo</span> <span class="n">minicom</span> <span class="o">--</span><span class="n">device</span> <span class="o">/</span><span class="n">dev</span><span class="o">/</span><span class="n">ttyUSB1</span>
</pre></div>
</div>
</li>
<li><p>Leave this terminal open and proceed to the next section.</p>
<p><img alt="../../../../_images/ch6-image15.png" src="../../../../_images/ch6-image15.png" /></p>
</li>
</ol>
</div>
<div class="section" id="booting-linux-images-over-jtag-or-hsdp">
<h3>Booting Linux Images over JTAG or HSDP<a class="headerlink" href="#booting-linux-images-over-jtag-or-hsdp" title="Permalink to this heading">¶</a></h3>
<p>SmartLynq+ can be used to download Linux images directly to the VCK190/VMK180 without using an SD Card. Linux images can be loaded using JTAG or HSDP.</p>
<p>The design package included with this tutorial contains a script that downloads the Linux images created in the prior steps using the SmartLynq+ module. The script can use either JTAG or HSDP.</p>
<ol>
<li><p>On the machine with access to the SmartLynq+ module, open the Vivado tcl shell.</p>
<p><img alt="../../../../_images/ch6-image24.png" src="../../../../_images/ch6-image24.png" /></p>
</li>
<li><p>Change the working directory to the PetaLinux build root, if working on the machine used to build PetaLinux, or change to the location where the <code class="docutils literal notranslate"><span class="pre">images/linux</span></code> directory was transferred to the local machine in the preceding steps.</p></li>
<li><p>At the Vivado tcl shell, issue the following command to download the images using HSDP:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsdb</span> <span class="n">linux_download</span><span class="o">.</span><span class="n">tcl</span> <span class="o">&lt;</span><span class="n">smartlynq</span><span class="o">+</span> <span class="n">ip</span><span class="o">&gt;</span> <span class="n">images</span><span class="o">/</span><span class="n">linux</span> <span class="n">HSDP</span>
</pre></div>
</div>
<p>This loads <code class="docutils literal notranslate"><span class="pre">BOOT.BIN</span></code> using JTAG, following which an HSDP link is auto-negotiated and the rest of the boot images are loaded using HSDP. This increases the speed substantially compared to JTAG.</p>
<p><img alt="../../../../_images/ch6-image16.png" src="../../../../_images/ch6-image16.png" /></p>
<blockquote>
<div><p><strong><em>Note</em>:</strong> You can also download Linux images using JTAG by changing the last argument of the script to <code class="docutils literal notranslate"><span class="pre">FTDI-JTAG</span></code> as shown: <code class="docutils literal notranslate"><span class="pre">xsdb</span> <span class="pre">linux-download</span> <span class="pre">&lt;smartlynq+</span> <span class="pre">ip&gt;</span> <span class="pre">images/linux</span> <span class="pre">FTDI-JTAG</span></code>. This uses the JTAG to program all of the Linux boot images. Note the difference in download speed when using HSDP.</p>
</div></blockquote>
</li>
<li><p>Versal boot messages can be viewed from the VCK190 UART on the terminal opened in the preceding section:</p>
<p><img alt="../../../../_images/ch6-image17.png" src="../../../../_images/ch6-image17.png" /></p>
</li>
<li><p>Once Linux has completed booting using either JTAG or HSDP, you will be presented with the following login screen:</p>
<p><img alt="../../../../_images/ch6-image18.png" src="../../../../_images/ch6-image18.png" /></p>
</li>
</ol>
</div>
</div>
<div class="section" id="useful-links">
<h2>Useful Links<a class="headerlink" href="#useful-links" title="Permalink to this heading">¶</a></h2>
<ul class="simple">
<li><p>For more information on using PL hardware debug cores such as the AXIS-ILA, AXIS-VIO, PCIe™ Debugger, and/or DDRMC Calibration Interfaces refer to the <a class="reference external" href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug908-vivado-programming-debugging.pdf">UG908: Vivado Design Suite User Guide Programming and Debugging</a>.</p></li>
<li><p>For more information on the SmartLynq+ Module, refer to <a class="reference external" href="https://www.xilinx.com/support/documentation/boards_and_kits/smartlynq/ug1258-smartlynq-cable.pdf">SmartLynq+ Module User Guide</a>.</p></li>
</ul>
</div>
<div class="section" id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Permalink to this heading">¶</a></h2>
<p>In this section you have built a design that uses the HSDP, connected the SmartLynq+ module, configured the SmartLynq+ for remote UART access, and used the HSDP to download Linux images onto your board.</p>
<p>© Copyright 2020-2021 Xilinx, Inc.</p>
<p><em>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a class="reference external" href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>.</em></p>
<p><em>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</em></p>
</div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 1, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>