// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiyd2_H__
#define __myip_v1_0_HLS_weiyd2_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiyd2_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiyd2_ram) {
        ram[0] = "0b00111101001000100010010100110101";
        ram[1] = "0b10111100110101011001000111000111";
        ram[2] = "0b10111101100110011100001100010101";
        ram[3] = "0b10111101110110110001011101101110";
        ram[4] = "0b00111110001110011101011001111001";
        ram[5] = "0b00111101101100100000111000010111";
        ram[6] = "0b10111110001001110011111010001100";
        ram[7] = "0b00111101010011011011111101101111";
        ram[8] = "0b00111110000000010110111101101001";
        ram[9] = "0b00111101001001010000000010011001";
        ram[10] = "0b10111100101010000111001101000101";
        ram[11] = "0b10111101000000110111000111011001";
        ram[12] = "0b10111100111011001101100000111011";
        ram[13] = "0b00111101110010110000100100101000";
        ram[14] = "0b10111100100100001100010110001000";
        ram[15] = "0b10111110011000111000110100111001";
        ram[16] = "0b10111101101010110010011010010110";
        ram[17] = "0b10111110100111101100011111100101";
        ram[18] = "0b00111100010100101001010000111111";
        ram[19] = "0b10111110011100100100000000101111";
        ram[20] = "0b10111110100001000010010001110110";
        ram[21] = "0b10111100110011010111100101101001";
        ram[22] = "0b00111101101111011111110110111111";
        ram[23] = "0b00111101001000101010011100011101";
        ram[24] = "0b00111110001110110010110110000100";
        ram[25] = "0b10111110000010010010011100011010";
        ram[26] = "0b00111101111001000111100011100011";
        ram[27] = "0b10111101110110101110011011101000";
        ram[28] = "0b00111101111001010101101110100110";
        ram[29] = "0b00111110010000100110011110000101";
        ram[30] = "0b10111101100000010000010000010100";
        ram[31] = "0b00111100001010010000010100101010";
        ram[32] = "0b10111110001000101001000101010000";
        ram[33] = "0b10111110000110100111011011010110";
        ram[34] = "0b10111101111100110101000010000000";
        ram[35] = "0b10111101111111001101010001010001";
        ram[36] = "0b10111110000101000010101111100110";
        ram[37] = "0b00111110010110010011010011110011";
        ram[38] = "0b00111100110000011000111110100101";
        ram[39] = "0b00111100100011001111001101101000";
        ram[40] = "0b00111101101100000100000001000001";
        ram[41] = "0b10111101100000000001011100000111";
        ram[42] = "0b00111110001111111111000001011110";
        ram[43] = "0b10111101101100011011101100100011";
        ram[44] = "0b10111110010011011000101100110110";
        ram[45] = "0b00111101010110011000111101000000";
        ram[46] = "0b10111101101000011011111010110001";
        ram[47] = "0b10111101001111001100101100000111";
        ram[48] = "0b10111101101100100000011011010001";
        ram[49] = "0b00111110001110100101000111000111";
        ram[50] = "0b10111100101010000101001000001101";
        ram[51] = "0b10111101001001011010000011010110";
        ram[52] = "0b10111110011110010010100101101111";
        ram[53] = "0b10111110001001011011111111011110";
        ram[54] = "0b10111101111000011100101011100010";
        ram[55] = "0b00111110011111011101010011000100";
        ram[56] = "0b10111110011010000000000000111010";
        ram[57] = "0b10111101111100011111110010110110";
        ram[58] = "0b00111110010100011110000011111001";
        ram[59] = "0b00111110001001011001111101000111";
        ram[60] = "0b10111110100101001110100101101111";
        ram[61] = "0b00111101100000100100110111011110";
        ram[62] = "0b10111110000010111010010000100010";
        ram[63] = "0b00111110011010001010100001010110";
        ram[64] = "0b00111101000010000000000001001001";
        ram[65] = "0b10111110010100001110001011111000";
        ram[66] = "0b00111110100000100101000111101111";
        ram[67] = "0b10111101101010001111110100110100";
        ram[68] = "0b00111101101001111010111100101100";
        ram[69] = "0b00111100011111000000110101100000";
        ram[70] = "0b10111101001111010011110100100001";
        ram[71] = "0b00111100111100111010001100111010";
        ram[72] = "0b00111101100111000001111010011000";
        ram[73] = "0b10111011101001011010011100000100";
        ram[74] = "0b10111110100000000001111000100100";
        ram[75] = "0b00111110110100001001011100000100";
        ram[76] = "0b10111101010101010111111001001110";
        ram[77] = "0b00111100101101100101101111101010";
        ram[78] = "0b10111100110001000001001100011010";
        ram[79] = "0b00111101101000100100010000001001";
        ram[80] = "0b00111101100110111100100001101011";
        ram[81] = "0b00111101011001010111010010110000";
        ram[82] = "0b10111110101000010001111100101000";
        ram[83] = "0b10111110011110000011010110111011";
        ram[84] = "0b10111101111101100101011111110011";
        ram[85] = "0b10111101110101001011101110111000";
        ram[86] = "0b10111110101010010101100000101010";
        ram[87] = "0b10111110100010000110110110100010";
        ram[88] = "0b00111110001111111000111110010011";
        ram[89] = "0b00111101001111000100111111110001";
        ram[90] = "0b00111110010011000101110111100101";
        ram[91] = "0b10111110001010010110110000100100";
        ram[92] = "0b10111101100010000111101111100010";
        ram[93] = "0b00111101110010101110010001100100";
        ram[94] = "0b10111101110111100110001010010111";
        ram[95] = "0b00111101100110101001001101110100";
        ram[96] = "0b10111110011001001000011001001100";
        ram[97] = "0b00111110100000000011001101111001";
        ram[98] = "0b10111101100110100010110111000110";
        ram[99] = "0b00111100011011000110111010010111";
        ram[100] = "0b00111101001101000110111000110100";
        ram[101] = "0b00111101100010111100000101000101";
        ram[102] = "0b10111110010010010100010001101110";
        ram[103] = "0b10111110100111100110100110110010";
        ram[104] = "0b10111101001110010001100010010010";
        ram[105] = "0b00111110100000000010100110110011";
        ram[106] = "0b00111101011011100010001000010100";
        ram[107] = "0b00111101111001111001000111110001";
        ram[108] = "0b10111110010000001010001100011010";
        ram[109] = "0b10111101010011000010000011000101";
        ram[110] = "0b10111101001111100011011010001111";
        ram[111] = "0b00111110100101001010000110111110";
        ram[112] = "0b10111101000111100111100111101001";
        ram[113] = "0b00111110000000101000001110111011";
        ram[114] = "0b10111100101100111110111000100101";
        ram[115] = "0b00111101010011011100001111101111";
        ram[116] = "0b00111101001110101111101111001101";
        ram[117] = "0b10111101110100111011011011111101";
        ram[118] = "0b10111101000110110010001101011011";
        ram[119] = "0b10111101011111110011000000111010";
        ram[120] = "0b10111100110000000110010111111101";
        ram[121] = "0b10111110001000010110011110101011";
        ram[122] = "0b10111100111010101100000110011000";
        ram[123] = "0b10111101100101111011101101111011";
        ram[124] = "0b00111110000101110111111010010101";
        ram[125] = "0b10111110010110111010001001011001";
        ram[126] = "0b10111101110010001100011011100001";
        ram[127] = "0b00111110001000000000000100100100";
        ram[128] = "0b10111100110101111000101000010101";
        ram[129] = "0b00111110000001101011010111100011";
        ram[130] = "0b00111110000100011101111001110111";
        ram[131] = "0b10111101111000011011101110010001";
        ram[132] = "0b10111100000011110000100011110011";
        ram[133] = "0b10111110000110101111111111000100";
        ram[134] = "0b00111101110001001111001001110101";
        ram[135] = "0b10111110010001011010101010101111";
        ram[136] = "0b10111101101001011101111111110111";
        ram[137] = "0b10111110011000000000100011001111";
        ram[138] = "0b00111101110110101001000010101111";
        ram[139] = "0b10111110001000011100011101000111";
        ram[140] = "0b00111110000100001111011011011110";
        ram[141] = "0b00111011111100100111110111001010";
        ram[142] = "0b10111101101010110011000010100111";
        ram[143] = "0b10111101101011011111010010100011";
        ram[144] = "0b10111101101011111000110000011000";
        ram[145] = "0b00111110000001111011011000100000";
        ram[146] = "0b10111101111001100001000001010010";
        ram[147] = "0b00111110001010100101001001011101";
        ram[148] = "0b00111100101110001110010110111010";
        ram[149] = "0b00111110011011000001000100101100";
        ram[150] = "0b00111101111010111000101000111101";
        ram[151] = "0b10111101100100011101011001101001";
        ram[152] = "0b00111110000101100000101101110011";
        ram[153] = "0b10111101011010011100010111010111";
        ram[154] = "0b10111100101010001011000100001100";
        ram[155] = "0b10111110010100000111111010000011";
        ram[156] = "0b10111101001010111000011011100000";
        ram[157] = "0b10111101111011110110110010110110";
        ram[158] = "0b10111101011011000011111001000100";
        ram[159] = "0b00111110000110111000001000101100";
        ram[160] = "0b10111100111110101111001111110110";
        ram[161] = "0b00111101101001000010101000110010";
        ram[162] = "0b10111101011011101000000000000001";
        ram[163] = "0b10111110000111110101011001001111";
        ram[164] = "0b00111101010000001111001110111011";
        ram[165] = "0b00111110100111111000001000010100";
        ram[166] = "0b00111100010011100111111101111101";
        ram[167] = "0b10111101010100010001100000000010";
        ram[168] = "0b00111110000010010101100010111010";
        ram[169] = "0b00111100000011000010001001001110";
        ram[170] = "0b10111110000000010000111000101010";
        ram[171] = "0b10111110100101011100001101001010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiyd2) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiyd2_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiyd2) {
meminst = new myip_v1_0_HLS_weiyd2_ram("myip_v1_0_HLS_weiyd2_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiyd2() {
    delete meminst;
}


};//endmodule
#endif
