
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003593                       # Number of seconds simulated
sim_ticks                                  3593459970                       # Number of ticks simulated
final_tick                               533164804224                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337753                       # Simulator instruction rate (inst/s)
host_op_rate                                   437619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306595                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916988                       # Number of bytes of host memory used
host_seconds                                 11720.55                       # Real time elapsed on the host
sim_insts                                  3958653196                       # Number of instructions simulated
sim_ops                                    5129133590                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       350720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       277120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       192000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       245760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1086464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       336384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            336384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2740                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1500                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8488                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2628                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2628                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1531671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97599529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1389190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     77117876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1424811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53430399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1460431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     68390911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               302344818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1531671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1389190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1424811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1460431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5806103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          93610059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               93610059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          93610059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1531671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97599529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1389190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     77117876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1424811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53430399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1460431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     68390911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              395954877                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8617411                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082842                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529542                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206709                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1294365                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196005                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300450                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16796818                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496455                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038545                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        723818                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635875                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8474553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4875998     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354412      4.18%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337059      3.98%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317086      3.74%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260249      3.07%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189559      2.24%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136578      1.61%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210460      2.48%     78.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793152     21.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8474553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357746                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.949172                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479090                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       691240                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3439604                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39940                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824676                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496698                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19958714                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10453                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824676                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661579                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         322995                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        91769                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283166                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19362884                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        151303                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26846290                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90211140                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90211140                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10051120                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2042                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           695322                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413130                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14618719                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23146                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5716937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17428921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8474553                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2993372     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711967     20.20%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351691     15.95%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819468      9.67%     81.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835748      9.86%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379363      4.48%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245380      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67633      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69931      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8474553                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64108     58.21%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21315     19.35%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24716     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018540     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200465      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547811     10.59%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850309      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14618719                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696417                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110139                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007534                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37845273                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23768350                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14245210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14728858                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45268                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664563                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236903                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824676                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236948                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14127                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051178                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896925                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018874                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1388                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238308                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14376108                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469283                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242608                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305556                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019663                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836273                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.668263                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14255972                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14245210                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203510                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24892929                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.653073                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812772                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206000                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7649877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.599920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3058505     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050028     26.80%     66.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851603     11.13%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430804      5.63%     83.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450064      5.88%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226646      2.96%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154317      2.02%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89123      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338787      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7649877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338787                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25362897                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36929139                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 142858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861741                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861741                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160441                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160441                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64990236                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19487983                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18738518                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8617411                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3077046                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2679430                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201580                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1550113                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1490209                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217337                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6176                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3752956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17081886                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3077046                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707546                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3622035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         936060                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        378358                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1845761                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8486580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.322243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4864545     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645393      7.60%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321333      3.79%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237825      2.80%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197021      2.32%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170905      2.01%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59652      0.70%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213400      2.51%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1776506     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8486580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357073                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.982253                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3886031                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       352626                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3500064                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17677                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730178                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341194                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3081                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19118373                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730178                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4048280                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         155275                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43118                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3354078                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       155647                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18517976                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77514                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24548293                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84355375                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84355375                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16173201                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8375057                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2334                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1241                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           396029                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2816944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8122                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148065                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17434579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14885720                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20236                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4987124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13584002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8486580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754030                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3021933     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1829488     21.56%     57.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       889998     10.49%     67.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1069655     12.60%     80.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       820064      9.66%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514204      6.06%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224401      2.64%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65107      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51730      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8486580                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63572     73.28%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13035     15.03%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10148     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11689547     78.53%     78.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119181      0.80%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2533755     17.02%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542149      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14885720                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.727400                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86755                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38365010                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22424156                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14374572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14972475                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24090                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780413                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168404                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730178                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87428                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7839                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17436921                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2816944                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647004                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1235                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220691                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14565776                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2425224                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319943                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2952421                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2181335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527197                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690273                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14401193                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14374572                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8659581                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21384724                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.668085                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404942                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10832735                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12328351                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5108684                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199686                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7756402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.589442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.297408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3598305     46.39%     46.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1665691     21.48%     67.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904458     11.66%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331158      4.27%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282147      3.64%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125520      1.62%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303744      3.92%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81414      1.05%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463965      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7756402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10832735                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12328351                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2515120                       # Number of memory references committed
system.switch_cpus1.commit.loads              2036520                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1927512                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10768691                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168306                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463965                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24729368                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35605263                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10832735                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12328351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10832735                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.795497                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.795497                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.257075                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.257075                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67420243                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18877561                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19700255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8617411                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3232915                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2634162                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214281                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1353727                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1260482                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346324                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9646                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3333279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17664456                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3232915                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1606806                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3702438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153466                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        509136                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1636091                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8481028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.579883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4778590     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          256598      3.03%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270396      3.19%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          425495      5.02%     67.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202634      2.39%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285649      3.37%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192605      2.27%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140713      1.66%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1928348     22.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8481028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375161                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049857                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3510019                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       463369                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3542821                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29575                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935243                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548194                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          928                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21104597                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3655                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935243                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3686350                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105145                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       130741                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3394267                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229274                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20345776                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133142                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28482880                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94872687                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94872687                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17389041                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11093796                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3503                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           598677                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       978672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10658                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       370887                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19070593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15146904                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27350                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6564499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20290123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8481028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785975                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926900                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2938576     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1828037     21.55%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1222817     14.42%     70.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       810087      9.55%     80.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       734881      8.66%     88.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       415060      4.89%     93.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       371294      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        81824      0.96%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78452      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8481028                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114147     78.15%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16076     11.01%     89.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15847     10.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12643878     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201474      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1504146      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795695      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15146904                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757709                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146070                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38948253                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25638723                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14715630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15292974                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21739                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       754573                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258016                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935243                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63737                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13056                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19074110                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49947                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892885                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       978672                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249706                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14874401                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1403287                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       272500                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2172117                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2113883                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            768830                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726087                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14726883                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14715630                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9658792                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27467231                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.707663                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351648                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10133541                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12477222                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6596905                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7545785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2889014     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2134861     28.29%     66.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       848820     11.25%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426352      5.65%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       393808      5.22%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180820      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       195228      2.59%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100091      1.33%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       376791      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7545785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10133541                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12477222                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1858968                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138312                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1801608                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11240242                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       376791                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26242952                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39084518                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 136383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10133541                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12477222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10133541                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850385                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850385                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175938                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175938                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66791424                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20407232                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19427563                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8617411                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3121433                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2540083                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209140                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1291806                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209536                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330253                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9323                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3114627                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17229476                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3121433                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539789                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3793644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1122538                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        649631                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525692                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8467408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.517784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.306935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4673764     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332920      3.93%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269416      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652546      7.71%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172691      2.04%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236417      2.79%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162795      1.92%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94776      1.12%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872083     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8467408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362224                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999380                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3251424                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       635625                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3648101                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23065                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909191                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532170                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20640724                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909191                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3489816                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108573                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       182428                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3427926                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349469                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19908586                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          285                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139906                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27842056                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92947483                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92947483                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17116458                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10725570                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4235                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2562                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977511                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1870692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18947                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       437979                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18806209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14925904                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30316                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6453150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19893012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8467408                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762748                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889659                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2948582     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1790904     21.15%     55.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1232450     14.56%     70.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875515     10.34%     80.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       746049      8.81%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397719      4.70%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       335567      3.96%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67614      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73008      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8467408                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88457     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19372     15.32%     85.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18583     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12411695     83.16%     83.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208446      1.40%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1491763      9.99%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       812332      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14925904                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732064                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126415                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008470                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38475945                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25263789                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14546328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15052319                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57789                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736837                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       243799                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909191                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59744                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8169                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18810449                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1870692                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970809                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2542                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245930                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14692131                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397633                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       233771                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2191754                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070759                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            794121                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.704936                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14556485                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14546328                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9462726                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26886089                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688016                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10030466                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12328545                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6481994                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212577                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7558217                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631145                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142480                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2932015     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2092087     27.68%     66.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       842148     11.14%     77.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486480      6.44%     84.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390812      5.17%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166180      2.20%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       197066      2.61%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95254      1.26%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       356175      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7558217                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10030466                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12328545                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860865                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133855                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768433                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11111868                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251364                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       356175                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26012412                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38530892                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 150003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10030466                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12328545                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10030466                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859124                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859124                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163977                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163977                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66101241                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20095376                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19030481                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           8496                       # number of replacements
system.l2.tagsinuse                       8187.597304                       # Cycle average of tags in use
system.l2.total_refs                           491136                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16684                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.437545                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            85.659716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.402260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1202.860829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.925420                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    984.292423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.534209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    671.917202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.476681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    860.581567                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1394.634702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1007.547307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            808.522648                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1065.242341                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146834                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.120153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.082021                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.105051                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.170243                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122992                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.098697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.130034                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999463                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3507                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3615                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17689                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4996                       # number of Writeback hits
system.l2.Writeback_hits::total                  4996                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   175                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3667                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17864                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7595                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3531                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3064                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3667                       # number of overall hits
system.l2.overall_hits::total                   17864                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2740                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1500                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1919                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8487                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2740                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1920                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8488                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2740                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2165                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1500                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1920                       # number of overall misses
system.l2.overall_misses::total                  8488                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1967851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    134065621                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1921226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     98888255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1917078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     69814853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2040017                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     86498803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       397113704                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        71944                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         71944                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1967851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    134065621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1921226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     98888255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1917078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     69814853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2040017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     86570747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        397185648                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1967851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    134065621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1921226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     98888255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1917078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     69814853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2040017                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     86570747                       # number of overall miss cycles
system.l2.overall_miss_latency::total       397185648                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5672                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26176                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4996                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4996                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               176                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10335                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26352                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10335                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26352                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266330                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.381700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.332447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.346765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.324228                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005682                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.265119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.380091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.328659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.343655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322101                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.265119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.380091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.328659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.343655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322101                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45763.976744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48929.058759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49262.205128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45675.868360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47926.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46543.235333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 49756.512195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45074.936425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46790.821727                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        71944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        71944                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45763.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48929.058759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49262.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45675.868360                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47926.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46543.235333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 49756.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45088.930729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46793.785108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45763.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48929.058759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49262.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45675.868360                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47926.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46543.235333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 49756.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45088.930729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46793.785108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2628                       # number of writebacks
system.l2.writebacks::total                      2628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8487                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8488                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8488                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1726761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    118420285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1697942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     86353755                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1688333                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     61152550                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1803396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     75349123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    348192145                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        66138                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        66138                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1726761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    118420285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1697942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     86353755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1688333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     61152550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1803396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     75415261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    348258283                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1726761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    118420285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1697942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     86353755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1688333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     61152550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1803396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     75415261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    348258283                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266330                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.381700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.346765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.324228                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005682                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.265119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.380091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.328659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.343655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.265119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.380091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.328659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.343655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322101                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40157.232558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43219.082117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43536.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39886.260970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42208.325000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40768.366667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43985.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39264.785305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41026.528220                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        66138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        66138                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40157.232558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43219.082117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43536.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39886.260970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42208.325000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40768.366667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43985.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39278.781771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41029.486687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40157.232558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43219.082117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43536.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39886.260970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42208.325000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40768.366667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43985.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39278.781771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41029.486687                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.793014                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644510                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712212.837607                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.832150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.960864                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063834                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925950                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635816                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635816                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635816                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2997665                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2997665                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2997665                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2997665                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2997665                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2997665                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635875                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635875                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635875                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635875                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50807.881356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50807.881356                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50807.881356                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50807.881356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50807.881356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50807.881356                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2280759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2280759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2280759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2280759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2280759                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2280759                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51835.431818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51835.431818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51835.431818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51835.431818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51835.431818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51835.431818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10335                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174378326                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10591                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16464.764989                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.198411                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.801589                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899213                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100787                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133529                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133529                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1776                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912020                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36862                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37016                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37016                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37016                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37016                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1207702776                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1207702776                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4277336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4277336                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1211980112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1211980112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1211980112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1211980112                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949036                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949036                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949036                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949036                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031495                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018992                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018992                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018992                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018992                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32762.812002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32762.812002                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27774.909091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27774.909091                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32742.060514                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32742.060514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32742.060514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32742.060514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1212                       # number of writebacks
system.cpu0.dcache.writebacks::total             1212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26574                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26574                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26681                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10288                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10288                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10335                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10335                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10335                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10335                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    211376586                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    211376586                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       882153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       882153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    212258739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    212258739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    212258739                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    212258739                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005303                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005303                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20545.935653                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20545.935653                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18769.212766                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18769.212766                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20537.855733                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20537.855733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20537.855733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20537.855733                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               554.344277                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913287016                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1630869.671429                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.126303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.217974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062702                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825670                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.888372                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1845707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1845707                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1845707                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1845707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1845707                       # number of overall hits
system.cpu1.icache.overall_hits::total        1845707                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3246232                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3246232                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3246232                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3246232                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3246232                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3246232                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1845761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1845761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1845761                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1845761                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1845761                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1845761                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60115.407407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60115.407407                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60115.407407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60115.407407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60115.407407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60115.407407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2699685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2699685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2699685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2699685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2699685                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2699685                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64278.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64278.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64278.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64278.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64278.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64278.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5696                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206893075                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5952                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34760.261257                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.710426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.289574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2206045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2206045                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476244                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1212                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1212                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2682289                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2682289                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2682289                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2682289                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18900                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18972                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18972                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    762650562                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    762650562                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2688389                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2688389                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    765338951                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    765338951                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    765338951                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    765338951                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2224945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2224945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2701261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2701261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2701261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2701261                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008495                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007023                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007023                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007023                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007023                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40351.881587                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40351.881587                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37338.736111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37338.736111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40340.446500                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40340.446500                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40340.446500                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40340.446500                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu1.dcache.writebacks::total              847                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13228                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13228                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13276                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13276                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5696                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5696                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    135308798                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    135308798                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       640493                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       640493                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    135949291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    135949291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    135949291                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    135949291                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23855.570874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23855.570874                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26687.208333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26687.208333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23867.501931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23867.501931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23867.501931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23867.501931                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.294708                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004684601                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993421.827381                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.294708                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801754                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1636038                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1636038                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1636038                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1636038                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1636038                       # number of overall hits
system.cpu2.icache.overall_hits::total        1636038                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2964526                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2964526                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2964526                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2964526                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2964526                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2964526                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1636091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1636091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1636091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1636091                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1636091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1636091                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55934.452830                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55934.452830                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55934.452830                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55934.452830                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55934.452830                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55934.452830                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2299235                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2299235                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2299235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2299235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2299235                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2299235                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54743.690476                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54743.690476                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54743.690476                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54743.690476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54743.690476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54743.690476                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4564                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153825133                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4820                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31913.928008                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.412218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.587782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884423                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115577                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098266                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098266                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717000                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717000                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1815266                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1815266                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1815266                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1815266                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11451                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11451                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11618                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11618                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    427196591                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    427196591                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5853091                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5853091                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    433049682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    433049682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    433049682                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    433049682                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1826884                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1826884                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1826884                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1826884                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010319                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010319                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006359                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006359                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006359                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006359                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37306.487730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37306.487730                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35048.449102                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35048.449102                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37274.030126                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37274.030126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37274.030126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37274.030126                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu2.dcache.writebacks::total              955                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6939                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6939                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7054                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7054                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7054                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7054                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4512                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4512                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4564                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4564                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    102650432                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    102650432                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1317061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1317061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    103967493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    103967493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    103967493                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    103967493                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22750.539007                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22750.539007                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25328.096154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25328.096154                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22779.906442                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22779.906442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22779.906442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22779.906442                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.272774                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742304                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947175.007752                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.272774                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062937                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822553                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525640                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525640                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525640                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525640                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525640                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525640                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2977677                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2977677                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2977677                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2977677                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2977677                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2977677                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525692                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525692                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525692                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525692                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525692                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525692                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 57263.019231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57263.019231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 57263.019231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57263.019231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 57263.019231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57263.019231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2412302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2412302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2412302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2412302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2412302                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2412302                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57435.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57435.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57435.761905                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57435.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57435.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57435.761905                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5587                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200306                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5843                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27075.185008                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.692954                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.307046                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881613                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118387                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060131                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060131                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722990                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722990                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1883                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1883                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1701                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783121                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783121                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783121                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783121                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14268                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14268                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          443                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14711                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14711                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    560297035                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    560297035                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20502351                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20502351                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    580799386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    580799386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    580799386                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    580799386                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1797832                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1797832                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1797832                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1797832                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013280                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000612                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000612                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008183                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008183                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008183                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008183                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39269.486613                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39269.486613                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46280.702032                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46280.702032                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39480.618993                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39480.618993                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39480.618993                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39480.618993                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        83469                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        27823                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1982                       # number of writebacks
system.cpu3.dcache.writebacks::total             1982                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8734                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8734                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9124                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9124                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9124                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9124                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5587                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5587                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    127490179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    127490179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1341535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1341535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    128831714                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    128831714                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    128831714                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    128831714                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003108                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003108                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003108                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003108                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23037.618179                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23037.618179                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25311.981132                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25311.981132                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23059.193485                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23059.193485                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23059.193485                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23059.193485                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
