Simulator report for hmr_cpu
Sat Dec 21 23:09:15 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 1011 nodes   ;
; Simulation Coverage         ;      77.85 % ;
; Total Number of Transitions ; 8753         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; hmr_cpu.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------+
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.85 % ;
; Total nodes checked                                 ; 1011         ;
; Total output ports checked                          ; 1034         ;
; Total output ports with complete 1/0-value coverage ; 805          ;
; Total output ports with no 1/0-value coverage       ; 163          ;
; Total output ports with no 1-value coverage         ; 192          ;
; Total output ports with no 0-value coverage         ; 200          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |hmr_cpu|M                                                                                              ; |hmr_cpu|M                                                                                        ; pin_out          ;
; |hmr_cpu|clk                                                                                            ; |hmr_cpu|clk                                                                                      ; out              ;
; |hmr_cpu|gdfx_temp0[7]                                                                                  ; |hmr_cpu|gdfx_temp0[7]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[6]                                                                                  ; |hmr_cpu|gdfx_temp0[6]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[5]                                                                                  ; |hmr_cpu|gdfx_temp0[5]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[4]                                                                                  ; |hmr_cpu|gdfx_temp0[4]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[3]                                                                                  ; |hmr_cpu|gdfx_temp0[3]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[2]                                                                                  ; |hmr_cpu|gdfx_temp0[2]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[1]                                                                                  ; |hmr_cpu|gdfx_temp0[1]                                                                            ; out0             ;
; |hmr_cpu|gdfx_temp0[0]                                                                                  ; |hmr_cpu|gdfx_temp0[0]                                                                            ; out0             ;
; |hmr_cpu|inst19[3]                                                                                      ; |hmr_cpu|inst19[3]                                                                                ; out              ;
; |hmr_cpu|inst19[1]                                                                                      ; |hmr_cpu|inst19[1]                                                                                ; out              ;
; |hmr_cpu|IN[3]                                                                                          ; |hmr_cpu|IN[3]                                                                                    ; out              ;
; |hmr_cpu|IN[1]                                                                                          ; |hmr_cpu|IN[1]                                                                                    ; out              ;
; |hmr_cpu|inst12                                                                                         ; |hmr_cpu|inst12                                                                                   ; out0             ;
; |hmr_cpu|sm0                                                                                            ; |hmr_cpu|sm0                                                                                      ; pin_out          ;
; |hmr_cpu|IR0[7]                                                                                         ; |hmr_cpu|IR0[7]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[6]                                                                                         ; |hmr_cpu|IR0[6]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[5]                                                                                         ; |hmr_cpu|IR0[5]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[4]                                                                                         ; |hmr_cpu|IR0[4]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[3]                                                                                         ; |hmr_cpu|IR0[3]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[2]                                                                                         ; |hmr_cpu|IR0[2]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[1]                                                                                         ; |hmr_cpu|IR0[1]                                                                                   ; pin_out          ;
; |hmr_cpu|IR0[0]                                                                                         ; |hmr_cpu|IR0[0]                                                                                   ; pin_out          ;
; |hmr_cpu|jcq_a[2]                                                                                       ; |hmr_cpu|jcq_a[2]                                                                                 ; pin_out          ;
; |hmr_cpu|jcq_a[1]                                                                                       ; |hmr_cpu|jcq_a[1]                                                                                 ; pin_out          ;
; |hmr_cpu|jcq_a[0]                                                                                       ; |hmr_cpu|jcq_a[0]                                                                                 ; pin_out          ;
; |hmr_cpu|jcq_b[0]                                                                                       ; |hmr_cpu|jcq_b[0]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[7]                                                                                       ; |hmr_cpu|YWJCQ[7]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[6]                                                                                       ; |hmr_cpu|YWJCQ[6]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[5]                                                                                       ; |hmr_cpu|YWJCQ[5]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[4]                                                                                       ; |hmr_cpu|YWJCQ[4]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[3]                                                                                       ; |hmr_cpu|YWJCQ[3]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[2]                                                                                       ; |hmr_cpu|YWJCQ[2]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[1]                                                                                       ; |hmr_cpu|YWJCQ[1]                                                                                 ; pin_out          ;
; |hmr_cpu|YWJCQ[0]                                                                                       ; |hmr_cpu|YWJCQ[0]                                                                                 ; pin_out          ;
; |hmr_cpu|ALU:inst|T0[0]~0                                                                               ; |hmr_cpu|ALU:inst|T0[0]~0                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[0]~1                                                                               ; |hmr_cpu|ALU:inst|T0[0]~1                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[0]~2                                                                               ; |hmr_cpu|ALU:inst|T0[0]~2                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[0]                                                                                 ; |hmr_cpu|ALU:inst|T0[0]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|CF~0                                                                                  ; |hmr_cpu|ALU:inst|CF~0                                                                            ; out              ;
; |hmr_cpu|ALU:inst|CF~1                                                                                  ; |hmr_cpu|ALU:inst|CF~1                                                                            ; out0             ;
; |hmr_cpu|ALU:inst|T0~39                                                                                 ; |hmr_cpu|ALU:inst|T0~39                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~40                                                                                 ; |hmr_cpu|ALU:inst|T0~40                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~41                                                                                 ; |hmr_cpu|ALU:inst|T0~41                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~42                                                                                 ; |hmr_cpu|ALU:inst|T0~42                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~43                                                                                 ; |hmr_cpu|ALU:inst|T0~43                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~44                                                                                 ; |hmr_cpu|ALU:inst|T0~44                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~45                                                                                 ; |hmr_cpu|ALU:inst|T0~45                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|T0~46                                                                                 ; |hmr_cpu|ALU:inst|T0~46                                                                           ; out0             ;
; |hmr_cpu|ALU:inst|CF~2                                                                                  ; |hmr_cpu|ALU:inst|CF~2                                                                            ; out              ;
; |hmr_cpu|ALU:inst|T0~47                                                                                 ; |hmr_cpu|ALU:inst|T0~47                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~48                                                                                 ; |hmr_cpu|ALU:inst|T0~48                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~49                                                                                 ; |hmr_cpu|ALU:inst|T0~49                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~50                                                                                 ; |hmr_cpu|ALU:inst|T0~50                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~51                                                                                 ; |hmr_cpu|ALU:inst|T0~51                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~52                                                                                 ; |hmr_cpu|ALU:inst|T0~52                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0~54                                                                                 ; |hmr_cpu|ALU:inst|T0~54                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[7]~3                                                                               ; |hmr_cpu|ALU:inst|T0[7]~3                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[6]~4                                                                               ; |hmr_cpu|ALU:inst|T0[6]~4                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[5]~5                                                                               ; |hmr_cpu|ALU:inst|T0[5]~5                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[4]~6                                                                               ; |hmr_cpu|ALU:inst|T0[4]~6                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[3]~7                                                                               ; |hmr_cpu|ALU:inst|T0[3]~7                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[2]~8                                                                               ; |hmr_cpu|ALU:inst|T0[2]~8                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[1]~9                                                                               ; |hmr_cpu|ALU:inst|T0[1]~9                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0[0]~10                                                                              ; |hmr_cpu|ALU:inst|T0[0]~10                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[1]                                                                                 ; |hmr_cpu|ALU:inst|T0[1]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[1]~11                                                                              ; |hmr_cpu|ALU:inst|T0[1]~11                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[1]~12                                                                              ; |hmr_cpu|ALU:inst|T0[1]~12                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[1]~13                                                                              ; |hmr_cpu|ALU:inst|T0[1]~13                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[2]                                                                                 ; |hmr_cpu|ALU:inst|T0[2]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[2]~14                                                                              ; |hmr_cpu|ALU:inst|T0[2]~14                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[2]~15                                                                              ; |hmr_cpu|ALU:inst|T0[2]~15                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[2]~16                                                                              ; |hmr_cpu|ALU:inst|T0[2]~16                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[3]                                                                                 ; |hmr_cpu|ALU:inst|T0[3]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[3]~17                                                                              ; |hmr_cpu|ALU:inst|T0[3]~17                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[3]~18                                                                              ; |hmr_cpu|ALU:inst|T0[3]~18                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[3]~19                                                                              ; |hmr_cpu|ALU:inst|T0[3]~19                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[4]                                                                                 ; |hmr_cpu|ALU:inst|T0[4]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[4]~20                                                                              ; |hmr_cpu|ALU:inst|T0[4]~20                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[4]~21                                                                              ; |hmr_cpu|ALU:inst|T0[4]~21                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[4]~22                                                                              ; |hmr_cpu|ALU:inst|T0[4]~22                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[5]                                                                                 ; |hmr_cpu|ALU:inst|T0[5]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[5]~23                                                                              ; |hmr_cpu|ALU:inst|T0[5]~23                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[5]~24                                                                              ; |hmr_cpu|ALU:inst|T0[5]~24                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[5]~25                                                                              ; |hmr_cpu|ALU:inst|T0[5]~25                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[6]                                                                                 ; |hmr_cpu|ALU:inst|T0[6]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[6]~26                                                                              ; |hmr_cpu|ALU:inst|T0[6]~26                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[6]~27                                                                              ; |hmr_cpu|ALU:inst|T0[6]~27                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[6]~28                                                                              ; |hmr_cpu|ALU:inst|T0[6]~28                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[7]                                                                                 ; |hmr_cpu|ALU:inst|T0[7]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[7]~29                                                                              ; |hmr_cpu|ALU:inst|T0[7]~29                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|T0[7]~30                                                                              ; |hmr_cpu|ALU:inst|T0[7]~30                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[7]~31                                                                              ; |hmr_cpu|ALU:inst|T0[7]~31                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|T0[7]~32                                                                              ; |hmr_cpu|ALU:inst|T0[7]~32                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[7]~33                                                                              ; |hmr_cpu|ALU:inst|T0[7]~33                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|T0[7]~34                                                                              ; |hmr_cpu|ALU:inst|T0[7]~34                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[7]~35                                                                              ; |hmr_cpu|ALU:inst|T0[7]~35                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|T0[8]                                                                                 ; |hmr_cpu|ALU:inst|T0[8]                                                                           ; out              ;
; |hmr_cpu|ALU:inst|T0[8]~36                                                                              ; |hmr_cpu|ALU:inst|T0[8]~36                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[8]~37                                                                              ; |hmr_cpu|ALU:inst|T0[8]~37                                                                        ; out              ;
; |hmr_cpu|ALU:inst|T0[8]~38                                                                              ; |hmr_cpu|ALU:inst|T0[8]~38                                                                        ; out              ;
; |hmr_cpu|YWJCQ:inst8|CF~0                                                                               ; |hmr_cpu|YWJCQ:inst8|CF~0                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|CF                                                                                 ; |hmr_cpu|YWJCQ:inst8|CF                                                                           ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[7]~0                                                                             ; |hmr_cpu|YWJCQ:inst8|w[7]~0                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[6]~1                                                                             ; |hmr_cpu|YWJCQ:inst8|w[6]~1                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[5]~2                                                                             ; |hmr_cpu|YWJCQ:inst8|w[5]~2                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[4]~3                                                                             ; |hmr_cpu|YWJCQ:inst8|w[4]~3                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[3]~4                                                                             ; |hmr_cpu|YWJCQ:inst8|w[3]~4                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[2]~5                                                                             ; |hmr_cpu|YWJCQ:inst8|w[2]~5                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[1]~6                                                                             ; |hmr_cpu|YWJCQ:inst8|w[1]~6                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[0]~7                                                                             ; |hmr_cpu|YWJCQ:inst8|w[0]~7                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[0]~8                                                                             ; |hmr_cpu|YWJCQ:inst8|w[0]~8                                                                       ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[0]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[0]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[1]~10                                                                            ; |hmr_cpu|YWJCQ:inst8|w[1]~10                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[1]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[1]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[2]~12                                                                            ; |hmr_cpu|YWJCQ:inst8|w[2]~12                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[2]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[2]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[3]~14                                                                            ; |hmr_cpu|YWJCQ:inst8|w[3]~14                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[3]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[3]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[4]~16                                                                            ; |hmr_cpu|YWJCQ:inst8|w[4]~16                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[4]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[4]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[5]~18                                                                            ; |hmr_cpu|YWJCQ:inst8|w[5]~18                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[5]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[5]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[6]~20                                                                            ; |hmr_cpu|YWJCQ:inst8|w[6]~20                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[6]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[6]                                                                         ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[7]~22                                                                            ; |hmr_cpu|YWJCQ:inst8|w[7]~22                                                                      ; out0             ;
; |hmr_cpu|YWJCQ:inst8|w[7]~23                                                                            ; |hmr_cpu|YWJCQ:inst8|w[7]~23                                                                      ; out              ;
; |hmr_cpu|YWJCQ:inst8|w[7]~24                                                                            ; |hmr_cpu|YWJCQ:inst8|w[7]~24                                                                      ; out0             ;
; |hmr_cpu|YWJCQ:inst8|w[7]                                                                               ; |hmr_cpu|YWJCQ:inst8|w[7]                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|process_0~0                                                                        ; |hmr_cpu|TYJCQ:inst2|process_0~0                                                                  ; out0             ;
; |hmr_cpu|TYJCQ:inst2|process_0~1                                                                        ; |hmr_cpu|TYJCQ:inst2|process_0~1                                                                  ; out0             ;
; |hmr_cpu|TYJCQ:inst2|A~0                                                                                ; |hmr_cpu|TYJCQ:inst2|A~0                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~1                                                                                ; |hmr_cpu|TYJCQ:inst2|A~1                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~2                                                                                ; |hmr_cpu|TYJCQ:inst2|A~2                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~3                                                                                ; |hmr_cpu|TYJCQ:inst2|A~3                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~4                                                                                ; |hmr_cpu|TYJCQ:inst2|A~4                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~5                                                                                ; |hmr_cpu|TYJCQ:inst2|A~5                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~6                                                                                ; |hmr_cpu|TYJCQ:inst2|A~6                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|A~7                                                                                ; |hmr_cpu|TYJCQ:inst2|A~7                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~0                                                                                ; |hmr_cpu|TYJCQ:inst2|B~0                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~1                                                                                ; |hmr_cpu|TYJCQ:inst2|B~1                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~2                                                                                ; |hmr_cpu|TYJCQ:inst2|B~2                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~3                                                                                ; |hmr_cpu|TYJCQ:inst2|B~3                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~4                                                                                ; |hmr_cpu|TYJCQ:inst2|B~4                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~5                                                                                ; |hmr_cpu|TYJCQ:inst2|B~5                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~6                                                                                ; |hmr_cpu|TYJCQ:inst2|B~6                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~7                                                                                ; |hmr_cpu|TYJCQ:inst2|B~7                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~8                                                                                ; |hmr_cpu|TYJCQ:inst2|B~8                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~9                                                                                ; |hmr_cpu|TYJCQ:inst2|B~9                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~10                                                                               ; |hmr_cpu|TYJCQ:inst2|B~10                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~11                                                                               ; |hmr_cpu|TYJCQ:inst2|B~11                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~12                                                                               ; |hmr_cpu|TYJCQ:inst2|B~12                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~13                                                                               ; |hmr_cpu|TYJCQ:inst2|B~13                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~14                                                                               ; |hmr_cpu|TYJCQ:inst2|B~14                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B~15                                                                               ; |hmr_cpu|TYJCQ:inst2|B~15                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~0                                                                                ; |hmr_cpu|TYJCQ:inst2|C~0                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~1                                                                                ; |hmr_cpu|TYJCQ:inst2|C~1                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~2                                                                                ; |hmr_cpu|TYJCQ:inst2|C~2                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~3                                                                                ; |hmr_cpu|TYJCQ:inst2|C~3                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~4                                                                                ; |hmr_cpu|TYJCQ:inst2|C~4                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~5                                                                                ; |hmr_cpu|TYJCQ:inst2|C~5                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~6                                                                                ; |hmr_cpu|TYJCQ:inst2|C~6                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~7                                                                                ; |hmr_cpu|TYJCQ:inst2|C~7                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~8                                                                                ; |hmr_cpu|TYJCQ:inst2|C~8                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~9                                                                                ; |hmr_cpu|TYJCQ:inst2|C~9                                                                          ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~10                                                                               ; |hmr_cpu|TYJCQ:inst2|C~10                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~11                                                                               ; |hmr_cpu|TYJCQ:inst2|C~11                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~12                                                                               ; |hmr_cpu|TYJCQ:inst2|C~12                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~13                                                                               ; |hmr_cpu|TYJCQ:inst2|C~13                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~14                                                                               ; |hmr_cpu|TYJCQ:inst2|C~14                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|C~15                                                                               ; |hmr_cpu|TYJCQ:inst2|C~15                                                                         ; out              ;
; |hmr_cpu|TYJCQ:inst2|B[0]                                                                               ; |hmr_cpu|TYJCQ:inst2|B[0]                                                                         ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[0]                                                                               ; |hmr_cpu|TYJCQ:inst2|A[0]                                                                         ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[1]                                                                               ; |hmr_cpu|TYJCQ:inst2|A[1]                                                                         ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[2]                                                                               ; |hmr_cpu|TYJCQ:inst2|A[2]                                                                         ; regout           ;
; |hmr_cpu|TYJCQ:inst2|BO[0]~0                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[0]~0                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[0]~1                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[0]~1                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[1]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[1]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[1]~2                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[1]~2                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[1]~3                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[1]~3                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[2]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[2]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[2]~5                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[2]~5                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[3]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[3]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[3]~6                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[3]~6                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[3]~7                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[3]~7                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[4]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[4]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[4]~9                                                                            ; |hmr_cpu|TYJCQ:inst2|BO[4]~9                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[5]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[5]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[5]~11                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[5]~11                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[6]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[6]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[6]~13                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[6]~13                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[7]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[7]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[7]~14                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[7]~14                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[7]~15                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[7]~15                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|BO[7]~16                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[7]~16                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[7]~17                                                                           ; |hmr_cpu|TYJCQ:inst2|BO[7]~17                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|AO[0]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[0]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[0]~0                                                                            ; |hmr_cpu|TYJCQ:inst2|AO[0]~0                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[0]~1                                                                            ; |hmr_cpu|TYJCQ:inst2|AO[0]~1                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[2]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[2]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[2]~5                                                                            ; |hmr_cpu|TYJCQ:inst2|AO[2]~5                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[3]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[3]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[3]~7                                                                            ; |hmr_cpu|TYJCQ:inst2|AO[3]~7                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[4]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[4]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[4]~9                                                                            ; |hmr_cpu|TYJCQ:inst2|AO[4]~9                                                                      ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[5]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[5]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[5]~11                                                                           ; |hmr_cpu|TYJCQ:inst2|AO[5]~11                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[6]                                                                              ; |hmr_cpu|TYJCQ:inst2|AO[6]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[6]~13                                                                           ; |hmr_cpu|TYJCQ:inst2|AO[6]~13                                                                     ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[0]                                                                              ; |hmr_cpu|TYJCQ:inst2|BO[0]                                                                        ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[7]~15                                                                           ; |hmr_cpu|TYJCQ:inst2|AO[7]~15                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|AO[7]~17                                                                           ; |hmr_cpu|TYJCQ:inst2|AO[7]~17                                                                     ; out0             ;
; |hmr_cpu|PC:inst5|process_0~0                                                                           ; |hmr_cpu|PC:inst5|process_0~0                                                                     ; out0             ;
; |hmr_cpu|PC:inst5|process_0~1                                                                           ; |hmr_cpu|PC:inst5|process_0~1                                                                     ; out0             ;
; |hmr_cpu|PC:inst5|temp~2                                                                                ; |hmr_cpu|PC:inst5|temp~2                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~3                                                                                ; |hmr_cpu|PC:inst5|temp~3                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~4                                                                                ; |hmr_cpu|PC:inst5|temp~4                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~5                                                                                ; |hmr_cpu|PC:inst5|temp~5                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~6                                                                                ; |hmr_cpu|PC:inst5|temp~6                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~7                                                                                ; |hmr_cpu|PC:inst5|temp~7                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~8                                                                                ; |hmr_cpu|PC:inst5|temp~8                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~9                                                                                ; |hmr_cpu|PC:inst5|temp~9                                                                          ; out              ;
; |hmr_cpu|PC:inst5|temp~10                                                                               ; |hmr_cpu|PC:inst5|temp~10                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp~11                                                                               ; |hmr_cpu|PC:inst5|temp~11                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp~12                                                                               ; |hmr_cpu|PC:inst5|temp~12                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp~13                                                                               ; |hmr_cpu|PC:inst5|temp~13                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp~14                                                                               ; |hmr_cpu|PC:inst5|temp~14                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp~15                                                                               ; |hmr_cpu|PC:inst5|temp~15                                                                         ; out              ;
; |hmr_cpu|PC:inst5|temp[0]                                                                               ; |hmr_cpu|PC:inst5|temp[0]                                                                         ; regout           ;
; |hmr_cpu|PC:inst5|temp[1]                                                                               ; |hmr_cpu|PC:inst5|temp[1]                                                                         ; regout           ;
; |hmr_cpu|PC:inst5|temp[2]                                                                               ; |hmr_cpu|PC:inst5|temp[2]                                                                         ; regout           ;
; |hmr_cpu|PC:inst5|temp[3]                                                                               ; |hmr_cpu|PC:inst5|temp[3]                                                                         ; regout           ;
; |hmr_cpu|lpm_ram_io:inst11|_~1                                                                          ; |hmr_cpu|lpm_ram_io:inst11|_~1                                                                    ; out0             ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[7]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[7]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[6]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[6]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[5]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[5]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[4]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[4]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[3]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[3]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[2]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[2]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[1]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[1]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|datatri[0]                                                                   ; |hmr_cpu|lpm_ram_io:inst11|datatri[0]                                                             ; out              ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a0 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[0] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[1] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a2 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[2] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a3 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[3] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a4 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[4] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a5 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[5] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a6 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[6] ; portadataout0    ;
; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7 ; |hmr_cpu|lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|q_a[7] ; portadataout0    ;
; |hmr_cpu|IR:inst3|Q[0]                                                                                  ; |hmr_cpu|IR:inst3|Q[0]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[1]                                                                                  ; |hmr_cpu|IR:inst3|Q[1]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[2]                                                                                  ; |hmr_cpu|IR:inst3|Q[2]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[3]                                                                                  ; |hmr_cpu|IR:inst3|Q[3]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[4]                                                                                  ; |hmr_cpu|IR:inst3|Q[4]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[5]                                                                                  ; |hmr_cpu|IR:inst3|Q[5]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[6]                                                                                  ; |hmr_cpu|IR:inst3|Q[6]                                                                            ; regout           ;
; |hmr_cpu|IR:inst3|Q[7]                                                                                  ; |hmr_cpu|IR:inst3|Q[7]                                                                            ; regout           ;
; |hmr_cpu|sm:inst6|SM                                                                                    ; |hmr_cpu|sm:inst6|SM                                                                              ; regout           ;
; |hmr_cpu|sm:inst6|Z~0                                                                                   ; |hmr_cpu|sm:inst6|Z~0                                                                             ; out              ;
; |hmr_cpu|sm:inst6|Z                                                                                     ; |hmr_cpu|sm:inst6|Z                                                                               ; regout           ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[1]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[1]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|process_0~0                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~0                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~1                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~1                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~2                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~2                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~3                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~3                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~4                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~4                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~5                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~5                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER~131                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER~131                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER~132                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER~132                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~0                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~0                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~1                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~1                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~2                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~2                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|process_0~6                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~6                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~3                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~3                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~7                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~7                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~4                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~4                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~5                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~5                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~6                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~6                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~7                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~7                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|process_0~8                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~8                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~9                                                                 ; |hmr_cpu|decoder_n_m:inst16|process_0~9                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~8                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~8                                                           ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~10                                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~10                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~9                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~9                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~10                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~10                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~11                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~11                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~12                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~12                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~13                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~13                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|process_0~11                                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~11                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~14                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~14                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~15                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~15                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~16                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~16                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~17                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~17                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~18                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~18                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~19                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~19                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~21                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~21                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~12                                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~12                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~13                                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~13                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~22                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~22                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~23                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~23                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~24                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~24                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~25                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~25                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~26                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~26                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~28                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~28                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~29                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~29                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~30                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~30                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~31                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~31                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~32                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~32                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~33                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~33                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~34                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~34                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~36                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~36                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~37                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~37                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~38                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~38                                                          ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~39                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~39                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~40                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~40                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~41                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~41                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~42                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~42                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~43                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~43                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~45                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~45                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~46                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~46                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~47                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~47                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[1]~48                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[1]~48                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[2]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[2]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[2]~49                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[2]~49                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[2]~50                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[2]~50                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[3]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[3]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~51                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~51                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~52                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~52                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~53                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[3]~53                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[4]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[4]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~54                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~54                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~55                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~55                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~56                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~56                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~57                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[4]~57                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~58                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~58                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~59                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~59                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~60                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~60                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~61                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~61                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~62                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[5]~62                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~63                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~63                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~64                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~64                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~65                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~65                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~66                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~66                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~67                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~67                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~68                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[6]~68                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~69                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~69                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~70                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~70                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~71                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~71                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~72                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~72                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~73                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~73                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~74                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[7]~74                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~75                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~75                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~76                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~76                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~77                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~77                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~78                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~78                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~79                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~79                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~80                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[8]~80                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]                                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]                                                              ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~81                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~81                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~82                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~82                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~83                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~83                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~84                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~84                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~85                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~85                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~86                                                                 ; |hmr_cpu|decoder_n_m:inst16|ORDER[9]~86                                                           ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~93                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~93                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~94                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~94                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~95                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~95                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~96                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~96                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~97                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~97                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~98                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[11]~98                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~99                                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~99                                                          ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~100                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~100                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~101                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~101                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~102                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~102                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~103                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~103                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~104                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[12]~104                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~105                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~105                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~106                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~106                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~107                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~107                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~108                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~108                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~109                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~109                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~110                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[13]~110                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~111                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~111                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~112                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~112                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~113                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~113                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~114                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~114                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~115                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~115                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~116                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[14]~116                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]                                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]                                                             ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~117                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~117                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~118                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~118                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~119                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~119                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~120                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~120                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~121                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~121                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~122                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~122                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~123                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~123                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~124                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~124                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~125                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~125                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~126                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~126                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~127                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~127                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~128                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~128                                                         ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~129                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~129                                                         ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~130                                                               ; |hmr_cpu|decoder_n_m:inst16|ORDER[15]~130                                                         ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_LD~0                                                                         ; |hmr_cpu|ztcx:inst22|PCJCQ_LD~0                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_LD~1                                                                         ; |hmr_cpu|ztcx:inst22|PCJCQ_LD~1                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_LD~2                                                                         ; |hmr_cpu|ztcx:inst22|PCJCQ_LD~2                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_LD                                                                           ; |hmr_cpu|ztcx:inst22|PCJCQ_LD                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~3                                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~3                                                                  ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC                                                                          ; |hmr_cpu|ztcx:inst22|PCJCQ_INC                                                                    ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~0                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~0                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~1                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~1                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~2                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~2                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~3                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~3                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~4                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~4                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~5                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~5                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE~6                                                                         ; |hmr_cpu|ztcx:inst22|TYJCQ_WE~6                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|TYJCQ_WE                                                                           ; |hmr_cpu|ztcx:inst22|TYJCQ_WE                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|process_0~0                                                                        ; |hmr_cpu|ztcx:inst22|process_0~0                                                                  ; out0             ;
; |hmr_cpu|ztcx:inst22|process_0~1                                                                        ; |hmr_cpu|ztcx:inst22|process_0~1                                                                  ; out0             ;
; |hmr_cpu|ztcx:inst22|XZQ_MADD~0                                                                         ; |hmr_cpu|ztcx:inst22|XZQ_MADD~0                                                                   ; out              ;
; |hmr_cpu|ztcx:inst22|XZQ_MADD[1]                                                                        ; |hmr_cpu|ztcx:inst22|XZQ_MADD[1]                                                                  ; out              ;
; |hmr_cpu|ztcx:inst22|XZQ_MADD[0]                                                                        ; |hmr_cpu|ztcx:inst22|XZQ_MADD[0]                                                                  ; out              ;
; |hmr_cpu|ztcx:inst22|RAM_DL~0                                                                           ; |hmr_cpu|ztcx:inst22|RAM_DL~0                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|RAM_DL~1                                                                           ; |hmr_cpu|ztcx:inst22|RAM_DL~1                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|RAM_DL~2                                                                           ; |hmr_cpu|ztcx:inst22|RAM_DL~2                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|RAM_DL                                                                             ; |hmr_cpu|ztcx:inst22|RAM_DL                                                                       ; out0             ;
; |hmr_cpu|ztcx:inst22|process_0~2                                                                        ; |hmr_cpu|ztcx:inst22|process_0~2                                                                  ; out0             ;
; |hmr_cpu|ztcx:inst22|process_0~3                                                                        ; |hmr_cpu|ztcx:inst22|process_0~3                                                                  ; out0             ;
; |hmr_cpu|ztcx:inst22|ALU_M                                                                              ; |hmr_cpu|ztcx:inst22|ALU_M                                                                        ; out0             ;
; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~0                                                                       ; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~0                                                                 ; out0             ;
; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~1                                                                       ; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~1                                                                 ; out0             ;
; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~2                                                                       ; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~2                                                                 ; out0             ;
; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~3                                                                       ; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS~3                                                                 ; out0             ;
; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS                                                                         ; |hmr_cpu|ztcx:inst22|YWJCQ_FBUS                                                                   ; out0             ;
; |hmr_cpu|ztcx:inst22|CF_EN~0                                                                            ; |hmr_cpu|ztcx:inst22|CF_EN~0                                                                      ; out0             ;
; |hmr_cpu|ztcx:inst22|ZF_EN                                                                              ; |hmr_cpu|ztcx:inst22|ZF_EN                                                                        ; out0             ;
; |hmr_cpu|ztcx:inst22|CF_EN~2                                                                            ; |hmr_cpu|ztcx:inst22|CF_EN~2                                                                      ; out0             ;
; |hmr_cpu|ztcx:inst22|CF_EN                                                                              ; |hmr_cpu|ztcx:inst22|CF_EN                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|Equal0~0                                                                              ; |hmr_cpu|ALU:inst|Equal0~0                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|Equal1~0                                                                              ; |hmr_cpu|ALU:inst|Equal1~0                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|Equal3~0                                                                              ; |hmr_cpu|ALU:inst|Equal3~0                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|Equal4~0                                                                              ; |hmr_cpu|ALU:inst|Equal4~0                                                                        ; out0             ;
; |hmr_cpu|ALU:inst|Equal5~0                                                                              ; |hmr_cpu|ALU:inst|Equal5~0                                                                        ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal0~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal0~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal1~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal1~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal2~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal2~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal3~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal3~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal4~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal4~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal5~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal5~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal6~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal6~0                                                                     ; out0             ;
; |hmr_cpu|TYJCQ:inst2|Equal7~0                                                                           ; |hmr_cpu|TYJCQ:inst2|Equal7~0                                                                     ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal0~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal0~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal1~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal1~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal2~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal2~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal3~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal3~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal4~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal4~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal5~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal5~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal6~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal6~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal7~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal7~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal8~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal8~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal9~0                                                                    ; |hmr_cpu|decoder_n_m:inst16|Equal9~0                                                              ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal10~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal10~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal12~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal12~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal13~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal13~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal14~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal14~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal15~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal15~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal16~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal16~0                                                             ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal17~0                                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal17~0                                                             ; out0             ;
; |hmr_cpu|ztcx:inst22|Equal0~0                                                                           ; |hmr_cpu|ztcx:inst22|Equal0~0                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|Equal1~0                                                                           ; |hmr_cpu|ztcx:inst22|Equal1~0                                                                     ; out0             ;
; |hmr_cpu|ztcx:inst22|Equal3~0                                                                           ; |hmr_cpu|ztcx:inst22|Equal3~0                                                                     ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~2                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~2                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~4                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~4                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~6                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~6                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~7                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~7                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~8                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~8                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~10                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~10                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~12                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~12                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~14                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~14                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~15                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~15                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]~1                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]~1           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux7|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~2                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~2                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~4                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~4                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~7                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~7                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~8                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~8                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~10                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~10                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~12                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~12                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~15                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~15                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~1                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~1           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~2                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~2                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~4                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~4                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~7                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~7                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~8                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~8                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~10                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~10                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~12                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~12                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~15                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~15                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]~1                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]~1           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~2                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~2                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~4                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~4                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~7                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~7                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~8                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~8                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~10                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~10                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~12                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~12                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~15                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~15                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]~1                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]~1           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~0                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~0                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~1                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~1                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~3                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~3                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~5                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~5                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~0                 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~0           ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~9                              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~9                        ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~11                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~11                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~13                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~13                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~16                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~16                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~17                             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~17                       ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]                   ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[0]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[0]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[1]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[1]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[2]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[2]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[3]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[3]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[4]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[4]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[5]                                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[5]                                                 ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~0                                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~0                                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~3                                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~3                                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                              ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~15                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~15                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~16                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~16                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~17                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~17                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~21                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~21                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~22                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~22                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~23                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~23                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~24                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~24                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~28                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~28                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~29                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~29                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~30                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~30                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~31                                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~31                                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT        ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT        ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT        ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT        ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT        ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[1]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[1]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[2]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[2]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[3]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[3]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[4]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[4]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[5]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[5]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[6]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[6]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[7]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[7]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[8]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[8]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[9]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|result_node[9]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[7]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[7]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[6]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[6]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[5]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[5]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[4]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[4]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~2                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~3                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~3                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~4                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~5                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~5                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~6                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~6                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~7                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~7                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~8                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~8                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~9                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~9                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~5                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~5                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~6                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~6                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~7                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~7                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~8                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~8                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~9                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~9                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~10                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~10                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~12                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~12                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~14                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~14                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~15                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~15                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~16                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~16                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~17                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~17                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~18                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~18                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~19                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~19                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~20                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~20                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~21                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~21                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~22                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~22                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~23                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~23                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~24                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~24                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~25                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~25                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~26                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~26                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~27                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~27                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~28                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~28                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~29                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~29                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~30                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~30                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~31                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~31                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~32                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~32                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~33                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~33                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~34                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~34                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~35                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~35                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~36                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~36                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~37                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~37                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~38                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~38                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~39                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~39                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[0]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[0]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[1]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[1]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[2]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[2]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[3]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[3]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[4]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[4]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[5]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[5]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[6]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[6]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[7]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[7]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[8]                                                       ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|result_node[8]                                                 ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~0                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~0                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~1                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~1                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~3                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~3                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                    ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~2                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~3                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~3                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~4                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~5                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~5                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~6                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~6                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~7                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~7                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~8                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~8                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~5                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~5                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~6                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~6                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~7                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~7                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~8                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~8                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~9                                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~9                                              ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~10                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~10                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~13                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~13                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~14                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~14                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~15                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~15                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~16                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~16                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~17                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~17                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~18                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~18                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~19                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~19                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~21                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~21                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~22                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~22                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~23                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~23                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~24                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~24                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~25                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~25                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~26                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~26                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~27                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~27                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~29                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~29                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~30                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~30                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~31                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~31                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~32                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~32                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~33                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~33                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~34                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~34                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~35                                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~35                                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; sout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT        ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; sout             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; |hmr_cpu|inst19[7]                                                                      ; |hmr_cpu|inst19[7]                                                                         ; out              ;
; |hmr_cpu|inst19[6]                                                                      ; |hmr_cpu|inst19[6]                                                                         ; out              ;
; |hmr_cpu|inst19[5]                                                                      ; |hmr_cpu|inst19[5]                                                                         ; out              ;
; |hmr_cpu|inst19[4]                                                                      ; |hmr_cpu|inst19[4]                                                                         ; out              ;
; |hmr_cpu|inst19[2]                                                                      ; |hmr_cpu|inst19[2]                                                                         ; out              ;
; |hmr_cpu|IN[7]                                                                          ; |hmr_cpu|IN[7]                                                                             ; out              ;
; |hmr_cpu|IN[6]                                                                          ; |hmr_cpu|IN[6]                                                                             ; out              ;
; |hmr_cpu|IN[5]                                                                          ; |hmr_cpu|IN[5]                                                                             ; out              ;
; |hmr_cpu|IN[4]                                                                          ; |hmr_cpu|IN[4]                                                                             ; out              ;
; |hmr_cpu|IN[2]                                                                          ; |hmr_cpu|IN[2]                                                                             ; out              ;
; |hmr_cpu|IN[0]                                                                          ; |hmr_cpu|IN[0]                                                                             ; out              ;
; |hmr_cpu|jcq_b[7]                                                                       ; |hmr_cpu|jcq_b[7]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[6]                                                                       ; |hmr_cpu|jcq_b[6]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[5]                                                                       ; |hmr_cpu|jcq_b[5]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[4]                                                                       ; |hmr_cpu|jcq_b[4]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[2]                                                                       ; |hmr_cpu|jcq_b[2]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[1]                                                                       ; |hmr_cpu|jcq_b[1]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[6]                                                                       ; |hmr_cpu|jcq_c[6]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[5]                                                                       ; |hmr_cpu|jcq_c[5]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[4]                                                                       ; |hmr_cpu|jcq_c[4]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[3]                                                                       ; |hmr_cpu|jcq_c[3]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[2]                                                                       ; |hmr_cpu|jcq_c[2]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[1]                                                                       ; |hmr_cpu|jcq_c[1]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[0]                                                                       ; |hmr_cpu|jcq_c[0]                                                                          ; pin_out          ;
; |hmr_cpu|OUT[6]                                                                         ; |hmr_cpu|OUT[6]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[5]                                                                         ; |hmr_cpu|OUT[5]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[4]                                                                         ; |hmr_cpu|OUT[4]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[3]                                                                         ; |hmr_cpu|OUT[3]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[2]                                                                         ; |hmr_cpu|OUT[2]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[1]                                                                         ; |hmr_cpu|OUT[1]                                                                            ; pin_out          ;
; |hmr_cpu|OUT[0]                                                                         ; |hmr_cpu|OUT[0]                                                                            ; pin_out          ;
; |hmr_cpu|inst21[6]                                                                      ; |hmr_cpu|inst21[6]                                                                         ; out              ;
; |hmr_cpu|inst21[5]                                                                      ; |hmr_cpu|inst21[5]                                                                         ; out              ;
; |hmr_cpu|inst21[4]                                                                      ; |hmr_cpu|inst21[4]                                                                         ; out              ;
; |hmr_cpu|inst21[3]                                                                      ; |hmr_cpu|inst21[3]                                                                         ; out              ;
; |hmr_cpu|inst21[2]                                                                      ; |hmr_cpu|inst21[2]                                                                         ; out              ;
; |hmr_cpu|inst21[1]                                                                      ; |hmr_cpu|inst21[1]                                                                         ; out              ;
; |hmr_cpu|inst21[0]                                                                      ; |hmr_cpu|inst21[0]                                                                         ; out              ;
; |hmr_cpu|ALU:inst|T0~53                                                                 ; |hmr_cpu|ALU:inst|T0~53                                                                    ; out              ;
; |hmr_cpu|ALU:inst|CF                                                                    ; |hmr_cpu|ALU:inst|CF                                                                       ; out              ;
; |hmr_cpu|TYJCQ:inst2|C[0]                                                               ; |hmr_cpu|TYJCQ:inst2|C[0]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[1]                                                               ; |hmr_cpu|TYJCQ:inst2|C[1]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[2]                                                               ; |hmr_cpu|TYJCQ:inst2|C[2]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[3]                                                               ; |hmr_cpu|TYJCQ:inst2|C[3]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[4]                                                               ; |hmr_cpu|TYJCQ:inst2|C[4]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[5]                                                               ; |hmr_cpu|TYJCQ:inst2|C[5]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[6]                                                               ; |hmr_cpu|TYJCQ:inst2|C[6]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[1]                                                               ; |hmr_cpu|TYJCQ:inst2|B[1]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[2]                                                               ; |hmr_cpu|TYJCQ:inst2|B[2]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[4]                                                               ; |hmr_cpu|TYJCQ:inst2|B[4]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[5]                                                               ; |hmr_cpu|TYJCQ:inst2|B[5]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[6]                                                               ; |hmr_cpu|TYJCQ:inst2|B[6]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[7]                                                               ; |hmr_cpu|TYJCQ:inst2|B[7]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|BO[2]~4                                                            ; |hmr_cpu|TYJCQ:inst2|BO[2]~4                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[4]~8                                                            ; |hmr_cpu|TYJCQ:inst2|BO[4]~8                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[5]~10                                                           ; |hmr_cpu|TYJCQ:inst2|BO[5]~10                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[6]~12                                                           ; |hmr_cpu|TYJCQ:inst2|BO[6]~12                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[1]                                                              ; |hmr_cpu|TYJCQ:inst2|AO[1]                                                                 ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[1]~2                                                            ; |hmr_cpu|TYJCQ:inst2|AO[1]~2                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[1]~3                                                            ; |hmr_cpu|TYJCQ:inst2|AO[1]~3                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[2]~4                                                            ; |hmr_cpu|TYJCQ:inst2|AO[2]~4                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[3]~6                                                            ; |hmr_cpu|TYJCQ:inst2|AO[3]~6                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[4]~8                                                            ; |hmr_cpu|TYJCQ:inst2|AO[4]~8                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[5]~10                                                           ; |hmr_cpu|TYJCQ:inst2|AO[5]~10                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[6]~12                                                           ; |hmr_cpu|TYJCQ:inst2|AO[6]~12                                                              ; out              ;
; |hmr_cpu|PC:inst5|temp~0                                                                ; |hmr_cpu|PC:inst5|temp~0                                                                   ; out              ;
; |hmr_cpu|PC:inst5|temp~1                                                                ; |hmr_cpu|PC:inst5|temp~1                                                                   ; out              ;
; |hmr_cpu|PC:inst5|temp[5]                                                               ; |hmr_cpu|PC:inst5|temp[5]                                                                  ; regout           ;
; |hmr_cpu|PC:inst5|temp[6]                                                               ; |hmr_cpu|PC:inst5|temp[6]                                                                  ; regout           ;
; |hmr_cpu|PC:inst5|temp[7]                                                               ; |hmr_cpu|PC:inst5|temp[7]                                                                  ; regout           ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~20                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~20                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~27                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~27                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~35                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~35                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~44                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~44                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]                                                      ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~87                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~87                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~88                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~88                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~89                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~89                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~90                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~90                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~91                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~91                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~92                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~92                                                   ; out              ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~0                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~0                                                           ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~1                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~1                                                           ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~2                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~2                                                           ; out0             ;
; |hmr_cpu|ALU:inst|Equal2~0                                                              ; |hmr_cpu|ALU:inst|Equal2~0                                                                 ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal11~0                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal11~0                                                      ; out0             ;
; |hmr_cpu|ztcx:inst22|Equal2~0                                                           ; |hmr_cpu|ztcx:inst22|Equal2~0                                                              ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~0              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~0                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~0 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~0    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[6]                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[7]                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~1                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~2                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                        ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[6]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[5]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[4]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~4                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~5                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~6                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~7                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~8                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~9                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~10                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~11                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~12                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~13                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~18                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~19                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~20                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~25                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~26                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~27                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~0                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~0                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~1                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~3                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~3                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]~1                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]~1                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]~1                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]~1                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~11                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~11                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~13                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~13                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]~1                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]~1                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~1                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~1                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~11                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~12                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~20                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~28                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~28                                      ; out0             ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; |hmr_cpu|inst19[0]                                                                      ; |hmr_cpu|inst19[0]                                                                         ; out              ;
; |hmr_cpu|IN[7]                                                                          ; |hmr_cpu|IN[7]                                                                             ; out              ;
; |hmr_cpu|IN[6]                                                                          ; |hmr_cpu|IN[6]                                                                             ; out              ;
; |hmr_cpu|IN[5]                                                                          ; |hmr_cpu|IN[5]                                                                             ; out              ;
; |hmr_cpu|IN[4]                                                                          ; |hmr_cpu|IN[4]                                                                             ; out              ;
; |hmr_cpu|IN[2]                                                                          ; |hmr_cpu|IN[2]                                                                             ; out              ;
; |hmr_cpu|IN[0]                                                                          ; |hmr_cpu|IN[0]                                                                             ; out              ;
; |hmr_cpu|C                                                                              ; |hmr_cpu|C                                                                                 ; pin_out          ;
; |hmr_cpu|jcq_a[7]                                                                       ; |hmr_cpu|jcq_a[7]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_a[6]                                                                       ; |hmr_cpu|jcq_a[6]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_a[5]                                                                       ; |hmr_cpu|jcq_a[5]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_a[4]                                                                       ; |hmr_cpu|jcq_a[4]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_a[3]                                                                       ; |hmr_cpu|jcq_a[3]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[7]                                                                       ; |hmr_cpu|jcq_b[7]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[6]                                                                       ; |hmr_cpu|jcq_b[6]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[5]                                                                       ; |hmr_cpu|jcq_b[5]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[4]                                                                       ; |hmr_cpu|jcq_b[4]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[3]                                                                       ; |hmr_cpu|jcq_b[3]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_b[2]                                                                       ; |hmr_cpu|jcq_b[2]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[7]                                                                       ; |hmr_cpu|jcq_c[7]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[6]                                                                       ; |hmr_cpu|jcq_c[6]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[5]                                                                       ; |hmr_cpu|jcq_c[5]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[4]                                                                       ; |hmr_cpu|jcq_c[4]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[3]                                                                       ; |hmr_cpu|jcq_c[3]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[2]                                                                       ; |hmr_cpu|jcq_c[2]                                                                          ; pin_out          ;
; |hmr_cpu|jcq_c[1]                                                                       ; |hmr_cpu|jcq_c[1]                                                                          ; pin_out          ;
; |hmr_cpu|OUT[7]                                                                         ; |hmr_cpu|OUT[7]                                                                            ; pin_out          ;
; |hmr_cpu|inst21[7]                                                                      ; |hmr_cpu|inst21[7]                                                                         ; out              ;
; |hmr_cpu|C:inst1|i                                                                      ; |hmr_cpu|C:inst1|i                                                                         ; regout           ;
; |hmr_cpu|Z:inst9|i                                                                      ; |hmr_cpu|Z:inst9|i                                                                         ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[1]                                                               ; |hmr_cpu|TYJCQ:inst2|C[1]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[2]                                                               ; |hmr_cpu|TYJCQ:inst2|C[2]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[3]                                                               ; |hmr_cpu|TYJCQ:inst2|C[3]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[4]                                                               ; |hmr_cpu|TYJCQ:inst2|C[4]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[5]                                                               ; |hmr_cpu|TYJCQ:inst2|C[5]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[6]                                                               ; |hmr_cpu|TYJCQ:inst2|C[6]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|C[7]                                                               ; |hmr_cpu|TYJCQ:inst2|C[7]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[2]                                                               ; |hmr_cpu|TYJCQ:inst2|B[2]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[3]                                                               ; |hmr_cpu|TYJCQ:inst2|B[3]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[4]                                                               ; |hmr_cpu|TYJCQ:inst2|B[4]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[5]                                                               ; |hmr_cpu|TYJCQ:inst2|B[5]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[6]                                                               ; |hmr_cpu|TYJCQ:inst2|B[6]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|B[7]                                                               ; |hmr_cpu|TYJCQ:inst2|B[7]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[3]                                                               ; |hmr_cpu|TYJCQ:inst2|A[3]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[4]                                                               ; |hmr_cpu|TYJCQ:inst2|A[4]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[5]                                                               ; |hmr_cpu|TYJCQ:inst2|A[5]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[6]                                                               ; |hmr_cpu|TYJCQ:inst2|A[6]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|A[7]                                                               ; |hmr_cpu|TYJCQ:inst2|A[7]                                                                  ; regout           ;
; |hmr_cpu|TYJCQ:inst2|BO[2]~4                                                            ; |hmr_cpu|TYJCQ:inst2|BO[2]~4                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[4]~8                                                            ; |hmr_cpu|TYJCQ:inst2|BO[4]~8                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[5]~10                                                           ; |hmr_cpu|TYJCQ:inst2|BO[5]~10                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|BO[6]~12                                                           ; |hmr_cpu|TYJCQ:inst2|BO[6]~12                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[1]~2                                                            ; |hmr_cpu|TYJCQ:inst2|AO[1]~2                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[2]~4                                                            ; |hmr_cpu|TYJCQ:inst2|AO[2]~4                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[3]~6                                                            ; |hmr_cpu|TYJCQ:inst2|AO[3]~6                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[4]~8                                                            ; |hmr_cpu|TYJCQ:inst2|AO[4]~8                                                               ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[5]~10                                                           ; |hmr_cpu|TYJCQ:inst2|AO[5]~10                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[6]~12                                                           ; |hmr_cpu|TYJCQ:inst2|AO[6]~12                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[7]                                                              ; |hmr_cpu|TYJCQ:inst2|AO[7]                                                                 ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[7]~14                                                           ; |hmr_cpu|TYJCQ:inst2|AO[7]~14                                                              ; out              ;
; |hmr_cpu|TYJCQ:inst2|AO[7]~16                                                           ; |hmr_cpu|TYJCQ:inst2|AO[7]~16                                                              ; out              ;
; |hmr_cpu|PC:inst5|temp~0                                                                ; |hmr_cpu|PC:inst5|temp~0                                                                   ; out              ;
; |hmr_cpu|PC:inst5|temp~1                                                                ; |hmr_cpu|PC:inst5|temp~1                                                                   ; out              ;
; |hmr_cpu|PC:inst5|temp[4]                                                               ; |hmr_cpu|PC:inst5|temp[4]                                                                  ; regout           ;
; |hmr_cpu|PC:inst5|temp[5]                                                               ; |hmr_cpu|PC:inst5|temp[5]                                                                  ; regout           ;
; |hmr_cpu|PC:inst5|temp[6]                                                               ; |hmr_cpu|PC:inst5|temp[6]                                                                  ; regout           ;
; |hmr_cpu|PC:inst5|temp[7]                                                               ; |hmr_cpu|PC:inst5|temp[7]                                                                  ; regout           ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~20                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~20                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~27                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~27                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[0]                                                    ; |hmr_cpu|decoder_n_m:inst16|ORDER[0]                                                       ; out              ;
; |hmr_cpu|decoder_n_m:inst16|process_0~14                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~14                                                   ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|process_0~15                                                ; |hmr_cpu|decoder_n_m:inst16|process_0~15                                                   ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~35                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~35                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~44                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~44                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]                                                   ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]                                                      ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~87                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~87                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~88                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~88                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~89                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~89                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~90                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~90                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~91                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~91                                                   ; out              ;
; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~92                                                ; |hmr_cpu|decoder_n_m:inst16|ORDER[10]~92                                                   ; out              ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~0                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~0                                                           ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~1                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~1                                                           ; out0             ;
; |hmr_cpu|ztcx:inst22|PCJCQ_INC~2                                                        ; |hmr_cpu|ztcx:inst22|PCJCQ_INC~2                                                           ; out0             ;
; |hmr_cpu|ALU:inst|Equal2~0                                                              ; |hmr_cpu|ALU:inst|Equal2~0                                                                 ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal11~0                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal11~0                                                      ; out0             ;
; |hmr_cpu|decoder_n_m:inst16|Equal18~0                                                   ; |hmr_cpu|decoder_n_m:inst16|Equal18~0                                                      ; out0             ;
; |hmr_cpu|ztcx:inst22|Equal2~0                                                           ; |hmr_cpu|ztcx:inst22|Equal2~0                                                              ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~0              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~0                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~0 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|result_node[0]~0    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux6|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux5|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux4|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux3|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux2|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux1|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~2              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~2                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~4              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~4                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~6              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~6                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~7              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~7                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~8              ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~8                 ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~10             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~10                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~12             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~12                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~14             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~14                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~15             ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|_~15                ; out0             ;
; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~1 ; |hmr_cpu|MUX_eight_three_one:inst4|lpm_mux:Mux0|mux_cfc:auto_generated|result_node[0]~1    ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[6]                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[7]                                       ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~1                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~2                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                        ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[6]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[5]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[4]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                          ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                      ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~4                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~5                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~6                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~7                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~8                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~9                                    ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~10                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~11                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~12                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~13                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~14                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~18                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~19                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~20                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~25                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~26                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~27                                   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]   ; |hmr_cpu|PC:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                      ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~0                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~0                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~1                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~3                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~3                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]~1                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]~1                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|datab_node[9]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]~1                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[9]~1                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~11                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~11                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~13                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|_~13                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~2                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]~1                        ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]~1                           ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]                          ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|datab_node[8]                             ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~1                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~1                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~4                                    ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~12                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~20                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~28                                   ; |hmr_cpu|ALU:inst|lpm_add_sub:Add0|addcore:adder|_~28                                      ; out0             ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 21 23:09:14 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hmr_cpu -c hmr_cpu
Info: Using vector source file "E:////CPU/CPU0/hmr_cpu.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[5]"
    Info: Node "inst19[5]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[5]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[5]" has logic level of 1
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of 1
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of 1
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[5]"
    Info: Node "inst19[5]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[5]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[5]" has logic level of 1
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[5]"
    Info: Node "inst19[5]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[5]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[5]" has logic level of 1
Warning: Found logic contention at time 170.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of Z
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of 1
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[7]"
    Info: Node "inst19[7]" has logic level of 0
    Info: Node "YWJCQ:inst8|w[7]" has logic level of 1
    Info: Node "lpm_ram_io:inst11|datatri[7]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[0]"
    Info: Node "inst19[0]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[0]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[0]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[7]"
    Info: Node "inst19[7]" has logic level of 0
    Info: Node "YWJCQ:inst8|w[7]" has logic level of 1
    Info: Node "lpm_ram_io:inst11|datatri[7]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[0]"
    Info: Node "inst19[0]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[0]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[0]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[0]"
    Info: Node "inst19[0]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[0]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[0]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[3]"
    Info: Node "inst19[3]" has logic level of 1
    Info: Node "YWJCQ:inst8|w[3]" has logic level of 0
    Info: Node "lpm_ram_io:inst11|datatri[3]" has logic level of Z
Warning: Found logic contention at time 210.0 ns on bus node "|hmr_cpu|gdfx_temp0[7]"
    Info: Node "inst19[7]" has logic level of 0
    Info: Node "YWJCQ:inst8|w[7]" has logic level of 1
    Info: Node "lpm_ram_io:inst11|datatri[7]" has logic level of Z
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      77.85 %
Info: Number of transitions in simulation is 8753
Info: Quartus II Simulator was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Sat Dec 21 23:09:15 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


