# Hi there, I'm Ahtesham! 👋

Welcome to my GitHub profile.

## 🚀 About Me
- 💻 Hardware Description Language enthusiast (Verilog)
- 🌱 I’m currently learning advanced digital design and FPGA development
- 👯 I’m looking to collaborate on open-source hardware projects
- 💬 Ask me about Verilog, FPGAs, and digital circuits


## 🛠️ Languages and Tools
![Verilog](https://img.shields.io/badge/verilog-%23E44D26.svg?style=flat&logo=verilog&logoColor=white)


## ⚡ Hardware Projects
- [RISC-V core on FPGA](https://github.com/Ahtesham18112011/RISCV_MYTH) - RISC-V core implementation on FPGA
- [Traffic Light controller system](https://github.com/Ahtesham18112011/Traffic_controller_VSDSquadronFM) - Simple traffic light control system

## 📈 GitHub Stats
![Ahtesham's GitHub stats](https://github-readme-stats.vercel.app/api?username=Ahtesham18112011&show_icons=true&hide_title=true)

## 🔗 Connect with Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/ahtesham-ahmed-779845365/?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)


<!--
**Ahtesham18112011/Ahtesham18112011** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.
-->
