{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679337583902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679337583902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 20:39:43 2023 " "Processing started: Mon Mar 20 20:39:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679337583902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1679337583902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1679337583902 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1679337584083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 2 SYNC port " "Ignored filter at Uni_Projektas.sdc(2): SYNC could not be matched with a port" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1679337584092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SYNC -period 40.000 \[get_ports \{SYNC\}\] " "create_clock -name SYNC -period 40.000 \[get_ports \{SYNC\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1679337584092 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1679337584092 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~clkctrl " "Node  \"CLK~clkctrl\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[2\] " "Node  \"Clock_divider:clock_divider1\|counter\[2\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[0\] " "Node  \"Clock_divider:clock_divider1\|counter\[0\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|LessThan0~4 " "Node  \"Clock_divider:clock_divider1\|LessThan0~4\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[3\] " "Node  \"Clock_divider:clock_divider1\|counter\[3\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[1\] " "Node  \"Clock_divider:clock_divider1\|counter\[1\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[14\] " "Node  \"Clock_divider:clock_divider1\|counter\[14\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[13\] " "Node  \"Clock_divider:clock_divider1\|counter\[13\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[6\] " "Node  \"Clock_divider:clock_divider1\|counter\[6\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[15\] " "Node  \"Clock_divider:clock_divider1\|counter\[15\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[8\] " "Node  \"Clock_divider:clock_divider1\|counter\[8\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[7\] " "Node  \"Clock_divider:clock_divider1\|counter\[7\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[11\] " "Node  \"Clock_divider:clock_divider1\|counter\[11\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[10\] " "Node  \"Clock_divider:clock_divider1\|counter\[10\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[4\] " "Node  \"Clock_divider:clock_divider1\|counter\[4\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[9\] " "Node  \"Clock_divider:clock_divider1\|counter\[9\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[12\] " "Node  \"Clock_divider:clock_divider1\|counter\[12\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter\[5\] " "Node  \"Clock_divider:clock_divider1\|counter\[5\]\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~0 " "Node  \"Clock_divider:clock_divider1\|Add1~0\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~12 " "Node  \"Clock_divider:clock_divider1\|Add1~12\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|counter~1 " "Node  \"Clock_divider:clock_divider1\|counter~1\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~24 " "Node  \"Clock_divider:clock_divider1\|Add1~24\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~4 " "Node  \"Clock_divider:clock_divider1\|Add1~4\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|LessThan0~0 " "Node  \"Clock_divider:clock_divider1\|LessThan0~0\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~22 " "Node  \"Clock_divider:clock_divider1\|Add1~22\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~14 " "Node  \"Clock_divider:clock_divider1\|Add1~14\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~21 " "Node  \"Clock_divider:clock_divider1\|Add1~21\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~26 " "Node  \"Clock_divider:clock_divider1\|Add1~26\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~19 " "Node  \"Clock_divider:clock_divider1\|Add1~19\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|Add1~6 " "Node  \"Clock_divider:clock_divider1\|Add1~6\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337584102 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1679337584102 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1679337584102 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1679337584102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679337584133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 20:39:44 2023 " "Processing ended: Mon Mar 20 20:39:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679337584133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679337584133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679337584133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1679337584133 ""}
