digraph "CFG for 'any_symlinks' function" {
	label="CFG for 'any_symlinks' function";

	Node0x13e0510 [shape=record,label="{%2:\l  %3 = alloca i1, align 1\l  %4 = alloca %struct.File_spec*, align 8\l  %5 = alloca i64, align 8\l  %6 = alloca %struct.stat, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i32, align 4\l  store %struct.File_spec* %0, %struct.File_spec** %4, align 8, !tbaa !229\l  call void @llvm.dbg.declare(metadata %struct.File_spec** %4, metadata !224,\l... metadata !DIExpression()), !dbg !233\l  store i64 %1, i64* %5, align 8, !tbaa !234\l  call void @llvm.dbg.declare(metadata i64* %5, metadata !225, metadata\l... !DIExpression()), !dbg !236\l  %9 = bitcast %struct.stat* %6 to i8*, !dbg !237\l  call void @llvm.lifetime.start.p0i8(i64 144, i8* %9) #12, !dbg !237\l  call void @llvm.dbg.declare(metadata %struct.stat* %6, metadata !226,\l... metadata !DIExpression()), !dbg !238\l  %10 = bitcast i64* %7 to i8*, !dbg !239\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %10) #12, !dbg !239\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !227, metadata\l... !DIExpression()), !dbg !240\l  store i64 0, i64* %7, align 8, !dbg !240, !tbaa !234\l  br label %11, !dbg !239\l}"];
	Node0x13e0510 -> Node0x13e0620;
	Node0x13e0620 [shape=record,label="{%11:\l\l  %12 = load i64, i64* %7, align 8, !dbg !241, !tbaa !234\l  %13 = load i64, i64* %5, align 8, !dbg !243, !tbaa !234\l  %14 = icmp ult i64 %12, %13, !dbg !244\l  br i1 %14, label %16, label %15, !dbg !245\l|{<s0>T|<s1>F}}"];
	Node0x13e0620:s0 -> Node0x13e06c0;
	Node0x13e0620:s1 -> Node0x13e0670;
	Node0x13e0670 [shape=record,label="{%15:\l\l  store i32 2, i32* %8, align 4\l  br label %34, !dbg !245\l}"];
	Node0x13e0670 -> Node0x13e0850;
	Node0x13e06c0 [shape=record,label="{%16:\l\l  %17 = load %struct.File_spec*, %struct.File_spec** %4, align 8, !dbg !246,\l... !tbaa !229\l  %18 = load i64, i64* %7, align 8, !dbg !248, !tbaa !234\l  %19 = getelementptr inbounds %struct.File_spec, %struct.File_spec* %17, i64\l... %18, !dbg !246\l  %20 = getelementptr inbounds %struct.File_spec, %struct.File_spec* %19, i32\l... 0, i32 0, !dbg !249\l  %21 = load i8*, i8** %20, align 8, !dbg !249, !tbaa !250\l  %22 = call i32 @lstat(i8* %21, %struct.stat* %6) #12, !dbg !255\l  %23 = icmp eq i32 %22, 0, !dbg !256\l  br i1 %23, label %24, label %30, !dbg !257\l|{<s0>T|<s1>F}}"];
	Node0x13e06c0:s0 -> Node0x13e0710;
	Node0x13e06c0:s1 -> Node0x13e07b0;
	Node0x13e0710 [shape=record,label="{%24:\l\l  %25 = getelementptr inbounds %struct.stat, %struct.stat* %6, i32 0, i32 3,\l... !dbg !258\l  %26 = load i32, i32* %25, align 8, !dbg !258, !tbaa !259\l  %27 = and i32 %26, 61440, !dbg !258\l  %28 = icmp eq i32 %27, 40960, !dbg !258\l  br i1 %28, label %29, label %30, !dbg !261\l|{<s0>T|<s1>F}}"];
	Node0x13e0710:s0 -> Node0x13e0760;
	Node0x13e0710:s1 -> Node0x13e07b0;
	Node0x13e0760 [shape=record,label="{%29:\l\l  store i1 true, i1* %3, align 1, !dbg !262\l  store i32 1, i32* %8, align 4\l  br label %34, !dbg !262\l}"];
	Node0x13e0760 -> Node0x13e0850;
	Node0x13e07b0 [shape=record,label="{%30:\l\l  br label %31, !dbg !258\l}"];
	Node0x13e07b0 -> Node0x13e0800;
	Node0x13e0800 [shape=record,label="{%31:\l\l  %32 = load i64, i64* %7, align 8, !dbg !263, !tbaa !234\l  %33 = add i64 %32, 1, !dbg !263\l  store i64 %33, i64* %7, align 8, !dbg !263, !tbaa !234\l  br label %11, !dbg !264, !llvm.loop !265\l}"];
	Node0x13e0800 -> Node0x13e0620;
	Node0x13e0850 [shape=record,label="{%34:\l\l  %35 = bitcast i64* %7 to i8*, !dbg !264\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %35) #12, !dbg !264\l  %36 = load i32, i32* %8, align 4\l  switch i32 %36, label %38 [\l    i32 2, label %37\l  ]\l|{<s0>def|<s1>2}}"];
	Node0x13e0850:s0 -> Node0x13e08f0;
	Node0x13e0850:s1 -> Node0x13e08a0;
	Node0x13e08a0 [shape=record,label="{%37:\l\l  store i1 false, i1* %3, align 1, !dbg !267\l  store i32 1, i32* %8, align 4\l  br label %38, !dbg !267\l}"];
	Node0x13e08a0 -> Node0x13e08f0;
	Node0x13e08f0 [shape=record,label="{%38:\l\l  %39 = bitcast %struct.stat* %6 to i8*, !dbg !268\l  call void @llvm.lifetime.end.p0i8(i64 144, i8* %39) #12, !dbg !268\l  %40 = load i1, i1* %3, align 1, !dbg !268\l  ret i1 %40, !dbg !268\l}"];
}
