
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.367026                       # Number of seconds simulated
sim_ticks                                367026203000                       # Number of ticks simulated
final_tick                               367026203000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1350870                       # Simulator instruction rate (inst/s)
host_op_rate                                  1469890                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1126704482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743008                       # Number of bytes of host memory used
host_seconds                                   325.75                       # Real time elapsed on the host
sim_insts                                   440048491                       # Number of instructions simulated
sim_ops                                     478819584                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          55616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2124032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2197440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        55616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        97984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           97984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           33188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            151531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           5787140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst              4185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data              5231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst               349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data              4011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data              4011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst               349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data              4011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst              2964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data             15345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data              4011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data              4011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5987147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       151531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst         4185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst          349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst          349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst         2964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           159378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          266967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               266967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          266967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           151531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          5787140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst             4185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data             5231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst              349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data             4011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data             4011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst              349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data             4011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst             2964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data            15345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data             4011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data             4011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6254115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       34335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1531                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2197440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2197440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                97984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               84                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  320498617000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.270921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.348634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.946252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16773     82.08%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          287      1.40%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2660     13.02%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          581      2.84%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      0.14%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      0.12%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.09%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.10%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     399.186047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.246964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3186.382948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           85     98.84%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      1.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            86                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.569767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.550016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18     20.93%     20.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.16%     22.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     77.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            86                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7544916500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8188697750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  171675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    219744.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               238494.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         5.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    8936001.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 72670920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 38625510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               122486700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4055940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14222769600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2945924730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            876911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     28768657530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23099751360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      60081491700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           130243229700                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            354.860847                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         311748157000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1812388000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6057002000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 235015522750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  60155719750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     896384000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  63089186500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 73227840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 38921520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               122665200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3831480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14194496160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2965042530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            863963040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28924740630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     23182956960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      59874858810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           130255801710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            354.895099                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         311723798250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1779893500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6044394000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 234445658250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  60372245000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     952294750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  63431717500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.numSyscalls                   34                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       734052406                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  298666227                       # Number of instructions committed
system.cpu0.committedOps                    337436633                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            304952190                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   15592751                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     40498943                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   304952190                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads          467370160                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         225745629                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          1113568223                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          210591651                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     61313925                       # number of memory refs
system.cpu0.num_load_insts                   33690874                       # Number of load instructions
system.cpu0.num_store_insts                  27623051                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                 734052406                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         53080169                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                273585692     79.97%     79.97% # Class of executed instruction
system.cpu0.op_class::IntMult                 7166099      2.09%     82.06% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             65792      0.02%     82.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.08% # Class of executed instruction
system.cpu0.op_class::MemRead                33690874      9.85%     91.93% # Class of executed instruction
system.cpu0.op_class::MemWrite               27623035      8.07%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                16      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 342131508                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            32665                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1020.787046                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           57044153                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            33678                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1693.810589                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       2272382000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1020.787046                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.996862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         1013                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        114189532                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       114189532                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     29493930                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29493930                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     27550088                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27550088                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           73                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     57044018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        57044018                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     57044018                       # number of overall hits
system.cpu0.dcache.overall_hits::total       57044018                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          674                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          674                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        33028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        33028                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           10                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        33702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         33702                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        33702                       # number of overall misses
system.cpu0.dcache.overall_misses::total        33702                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     32552500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     32552500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10555993500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10555993500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       420000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       420000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       105000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       105000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  10588546000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10588546000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  10588546000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10588546000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     29494604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     29494604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     27583116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27583116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     57077720                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57077720                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     57077720                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57077720                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001197                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.084034                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.084034                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.039474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000590                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000590                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000590                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000590                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48297.477745                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48297.477745                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 319607.408865                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 319607.408865                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        42000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        42000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        35000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        35000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 314181.532253                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 314181.532253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 314181.532253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 314181.532253                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        32177                       # number of writebacks
system.cpu0.dcache.writebacks::total            32177                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        33028                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        33028                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        33702                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33702                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        33702                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33702                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     31878500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     31878500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10522965500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10522965500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       102000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       102000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10554844000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10554844000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  10554844000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10554844000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.084034                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.084034                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.039474                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039474                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000590                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000590                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47297.477745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47297.477745                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 318607.408865                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 318607.408865                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        41000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        34000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        34000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 313181.532253                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 313181.532253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 313181.532253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 313181.532253                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            66458                       # number of replacements
system.cpu0.icache.tags.tagsinuse          491.970235                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          298655081                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            66964                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4459.934905                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   491.970235                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.960879                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.960879                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        597511054                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       597511054                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    298655081                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      298655081                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    298655081                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       298655081                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    298655081                       # number of overall hits
system.cpu0.icache.overall_hits::total      298655081                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        66964                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        66964                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        66964                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         66964                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        66964                       # number of overall misses
system.cpu0.icache.overall_misses::total        66964                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    967268500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    967268500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    967268500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    967268500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    967268500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    967268500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    298722045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    298722045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    298722045                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    298722045                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    298722045                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    298722045                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000224                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000224                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000224                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000224                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000224                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000224                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14444.604564                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14444.604564                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14444.604564                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14444.604564                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14444.604564                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14444.604564                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        66458                       # number of writebacks
system.cpu0.icache.writebacks::total            66458                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        66964                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        66964                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        66964                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        66964                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        66964                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        66964                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    900304500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    900304500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    900304500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    900304500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    900304500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    900304500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13444.604564                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13444.604564                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13444.604564                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13444.604564                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13444.604564                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13444.604564                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       734052405                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   31735184                       # Number of instructions committed
system.cpu1.committedOps                     31735279                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             25388291                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                    1057812                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      5289230                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    25388291                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads           38083320                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          19040699                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           111073968                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           17983253                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      4232146                       # number of memory refs
system.cpu1.num_load_insts                    3173809                       # Number of load instructions
system.cpu1.num_store_insts                   1058337                       # Number of store instructions
system.cpu1.num_idle_cycles              640936569.125106                       # Number of idle cycles
system.cpu1.num_busy_cycles              93115835.874895                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.126852                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.873148                       # Percentage of idle cycles
system.cpu1.Branches                          7404817                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 28560927     87.09%     87.09% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.09% # Class of executed instruction
system.cpu1.op_class::MemRead                 3173809      9.68%     96.77% # Class of executed instruction
system.cpu1.op_class::MemWrite                1058337      3.23%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  32793073                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.138233                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                760                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                   19                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.138233                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10579858                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10579858                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data          446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           510                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1057782                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1057782                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data          956                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             956                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data          956                       # number of overall hits
system.cpu1.dcache.overall_hits::total            956                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2115571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2115571                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           33                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data      1057777                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total      1057777                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2115604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2115604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2115604                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2115604                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8463525500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8463525500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      6921000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6921000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       136500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       136500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4231150500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4231150500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   8470446500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8470446500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   8470446500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8470446500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2116017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2116017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1057789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1057789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1057777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1057777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2116560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2116560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2116560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2116560                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.999789                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.999789                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.060773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060773                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.999548                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.999548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.999548                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.999548                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4000.586839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4000.586839                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 209727.272727                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 209727.272727                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        19500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        19500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  4000.040179                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4000.040179                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  4003.795843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4003.795843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  4003.795843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4003.795843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2115571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2115571                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data      1057777                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total      1057777                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      2115604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2115604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      2115604                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2115604                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6347954500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6347954500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6888000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6888000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   3173376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3173376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   6354842500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6354842500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   6354842500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6354842500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.999789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.999789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.060773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.999548                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.999548                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.999548                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.999548                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3000.586839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3000.586839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 208727.272727                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 208727.272727                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        18500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3000.043015                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3000.043015                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  3003.795843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  3003.795843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  3003.795843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  3003.795843                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                1                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.214962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32792925                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         655858.500000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.214962                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.012139                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.012139                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         65586000                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        65586000                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     32792925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32792925                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     32792925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32792925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     32792925                       # number of overall hits
system.cpu1.icache.overall_hits::total       32792925                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4474000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4474000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4474000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4474000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4474000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4474000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     32792975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32792975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     32792975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32792975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     32792975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32792975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst        89480                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        89480                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst        89480                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        89480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst        89480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        89480                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4424000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4424000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4424000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4424000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4424000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4424000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        88480                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        88480                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        88480                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        88480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        88480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        88480                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       734052405                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   31735420                       # Number of instructions committed
system.cpu2.committedOps                     31735515                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25388540                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                    1057814                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      5289295                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25388540                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads           38083731                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19040749                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads           111075024                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           17983457                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      4232232                       # number of memory refs
system.cpu2.num_load_insts                    3173840                       # Number of load instructions
system.cpu2.num_store_insts                   1058392                       # Number of store instructions
system.cpu2.num_idle_cycles              640937299.125104                       # Number of idle cycles
system.cpu2.num_busy_cycles              93115105.874896                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.126851                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.873149                       # Percentage of idle cycles
system.cpu2.Branches                          7404888                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 28561158     87.09%     87.09% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     87.09% # Class of executed instruction
system.cpu2.op_class::MemRead                 3173840      9.68%     96.77% # Class of executed instruction
system.cpu2.op_class::MemWrite                1058392      3.23%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  32793390                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.155513                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                708                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.700000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.155513                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005035                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005035                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10579870                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10579870                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1058161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1058161                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          480                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           480                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           93                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1058641                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1058641                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1058641                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1058641                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1057801                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1057801                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data      1057782                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total      1057782                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data      1057779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total      1057779                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1057833                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1057833                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1057833                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1057833                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   4232297000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4232297000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      7328000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7328000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   4231227500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4231227500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   4231138000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4231138000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4239625000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4239625000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4239625000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4239625000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2115962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2115962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          512                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          512                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      1057875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1057875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data      1057779                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1057779                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2116474                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2116474                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2116474                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2116474                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.499915                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.499915                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.062500                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.062500                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.999912                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.999912                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.499809                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.499809                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.499809                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.499809                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  4001.033276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4001.033276                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data       229000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total       229000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  4000.094065                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4000.094065                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4000.020798                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4000.020798                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  4007.839612                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4007.839612                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  4007.839612                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4007.839612                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data      1057801                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1057801                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           32                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data      1057782                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total      1057782                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data      1057779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total      1057779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data      1057833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1057833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data      1057833                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1057833                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3174496000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3174496000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      7296000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7296000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   3173445500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   3173445500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   3173364000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3173364000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3181792000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3181792000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3181792000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3181792000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.499915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.499915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.999912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.499809                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.499809                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.499809                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.499809                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3001.033276                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3001.033276                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data       228000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       228000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  3000.094065                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.094065                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3000.025525                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3000.025525                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  3007.839612                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  3007.839612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  3007.839612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  3007.839612                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                1                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.214954                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32793242                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         655864.840000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.214954                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.012139                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.012139                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         65586634                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        65586634                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     32793242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       32793242                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     32793242                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        32793242                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     32793242                       # number of overall hits
system.cpu2.icache.overall_hits::total       32793242                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3445000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3445000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3445000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3445000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3445000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3445000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     32793292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     32793292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     32793292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     32793292                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     32793292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     32793292                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst        68900                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        68900                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst        68900                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        68900                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst        68900                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        68900                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.icache.writebacks::total                1                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           50                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           50                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3395000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3395000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3395000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3395000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3395000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3395000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst        67900                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        67900                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst        67900                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        67900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst        67900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        67900                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       734052406                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   31735508                       # Number of instructions committed
system.cpu3.committedOps                     31735603                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             25388601                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                    1057815                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      5289310                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    25388601                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads           38083856                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          19040796                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads           111075366                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           17983509                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      4232274                       # number of memory refs
system.cpu3.num_load_insts                    3173873                       # Number of load instructions
system.cpu3.num_store_insts                   1058401                       # Number of store instructions
system.cpu3.num_idle_cycles              640938005.998254                       # Number of idle cycles
system.cpu3.num_busy_cycles              93114400.001746                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.126850                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.873150                       # Percentage of idle cycles
system.cpu3.Branches                          7404908                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 28561195     87.09%     87.09% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.09% # Class of executed instruction
system.cpu3.op_class::MemRead                 3173873      9.68%     96.77% # Class of executed instruction
system.cpu3.op_class::MemWrite                1058401      3.23%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  32793469                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.156944                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2116298                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         51617.024390                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.156944                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10579980                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10579980                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1058198                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058198                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          496                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           496                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1058694                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1058694                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1058694                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1058694                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1057804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1057804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data      1057787                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total      1057787                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data      1057781                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total      1057781                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1057836                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1057836                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1057836                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1057836                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   4232155000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4232155000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      7375000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7375000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   4231447000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4231447000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   4231128000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   4231128000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       157000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       157000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4239530000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4239530000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4239530000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4239530000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2116002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2116002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data      1057868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1057868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data      1057781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1057781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2116530                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2116530                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2116530                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2116530                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.499907                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.499907                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.060606                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060606                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.999923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.999923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.499797                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.499797                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.499797                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.499797                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4000.887688                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4000.887688                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 230468.750000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 230468.750000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  4000.282666                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4000.282666                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  4000.003782                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4000.003782                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  4007.738440                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4007.738440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  4007.738440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4007.738440                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data      1057804                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1057804                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           32                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data      1057787                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total      1057787                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data      1057781                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total      1057781                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data      1057836                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1057836                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data      1057836                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1057836                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3174351000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3174351000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      7343000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7343000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   3173660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   3173660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   3173354000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   3173354000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3181694000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3181694000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3181694000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3181694000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.499907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.499907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.060606                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060606                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.999923                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.999923                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.499797                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.499797                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.499797                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.499797                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3000.887688                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3000.887688                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 229468.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 229468.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  3000.282666                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.282666                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3000.010399                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3000.010399                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  3007.738440                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  3007.738440                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  3007.738440                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  3007.738440                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                1                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.214943                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           32793321                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         655866.420000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.214943                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012139                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012139                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         65586792                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        65586792                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     32793321                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       32793321                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     32793321                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        32793321                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     32793321                       # number of overall hits
system.cpu3.icache.overall_hits::total       32793321                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2843000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2843000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2843000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2843000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2843000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2843000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     32793371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     32793371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     32793371                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     32793371                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     32793371                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     32793371                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst        56860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        56860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst        56860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        56860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst        56860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        56860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2793000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2793000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2793000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2793000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2793000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2793000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        55860                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        55860                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        55860                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        55860                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        55860                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        55860                       # average overall mshr miss latency
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                       734052360                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    5697580                       # Number of instructions committed
system.cpu4.committedOps                      5697681                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              4558224                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                         50                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1139482                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     4558224                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads            9116356                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           3418188                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_cc_register_reads            23929149                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            5696758                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      2279144                       # number of memory refs
system.cpu4.num_load_insts                    1139503                       # Number of load instructions
system.cpu4.num_store_insts                   1139641                       # Number of store instructions
system.cpu4.num_idle_cycles              640938951.833283                       # Number of idle cycles
system.cpu4.num_busy_cycles              93113408.166717                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.126848                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.873152                       # Percentage of idle cycles
system.cpu4.Branches                          1139551                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3418588     60.00%     60.00% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::MemRead                 1139503     20.00%     80.00% # Class of executed instruction
system.cpu4.op_class::MemWrite                1139641     20.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   5697732                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            5.200149                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                600                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.634146                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     5.200149                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.005078                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.005078                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          3419139                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         3419139                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data          280                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            280                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          414                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           414                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data           31                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data          694                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             694                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data          694                       # number of overall hits
system.cpu4.dcache.overall_hits::total            694                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           32                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           34                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data      1139158                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total      1139158                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data           11                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           66                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           66                       # number of overall misses
system.cpu4.dcache.overall_misses::total           66                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data       900500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total       900500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      7392000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7392000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  40846629500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  40846629500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        56000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        56000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       138000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       138000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      8292500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      8292500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      8292500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      8292500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data          312                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          312                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      1139189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      1139189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data          760                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          760                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data          760                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          760                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.102564                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.102564                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.075893                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.075893                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.999973                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.999973                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.086842                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.086842                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.086842                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.086842                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 28140.625000                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28140.625000                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 217411.764706                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 217411.764706                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 35856.860506                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 35856.860506                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  5090.909091                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  5090.909091                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 125643.939394                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 125643.939394                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 125643.939394                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 125643.939394                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           32                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           34                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data      1139158                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total      1139158                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data           11                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           66                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           66                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       868500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       868500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      7358000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7358000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data  39707472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total  39707472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        50000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        50000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      8226500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      8226500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      8226500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      8226500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.102564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.102564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.075893                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.075893                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.999973                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.999973                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.086842                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.086842                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.086842                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.086842                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 27140.625000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 27140.625000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 216411.764706                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 216411.764706                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 34856.861384                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34856.861384                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  4545.454545                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4545.454545                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 124643.939394                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 124643.939394                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 124643.939394                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 124643.939394                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements                1                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.468525                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            5697576                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         109568.769231                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.468525                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.012634                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.012634                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         11395308                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        11395308                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst      5697576                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        5697576                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      5697576                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         5697576                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      5697576                       # number of overall hits
system.cpu4.icache.overall_hits::total        5697576                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      3267000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3267000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      3267000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3267000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      3267000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3267000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      5697628                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      5697628                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      5697628                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      5697628                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      5697628                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      5697628                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000009                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000009                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 62826.923077                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 62826.923077                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 62826.923077                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 62826.923077                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 62826.923077                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 62826.923077                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.icache.writebacks::total                1                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      3215000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3215000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      3215000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3215000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      3215000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3215000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 61826.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 61826.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 61826.923077                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 61826.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 61826.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 61826.923077                       # average overall mshr miss latency
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                       734052405                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   29083803                       # Number of instructions committed
system.cpu5.committedOps                     29083914                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             23267226                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                         62                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      5816710                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    23267226                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads           46535785                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          11634104                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_cc_register_reads           122149626                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           17450193                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     17449434                       # number of memory refs
system.cpu5.num_load_insts                   11632569                       # Number of load instructions
system.cpu5.num_store_insts                   5816865                       # Number of store instructions
system.cpu5.num_idle_cycles              640939775.125101                       # Number of idle cycles
system.cpu5.num_busy_cycles              93112629.874899                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.126847                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.873153                       # Percentage of idle cycles
system.cpu5.Branches                          5816787                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 11634525     40.00%     40.00% # Class of executed instruction
system.cpu5.op_class::IntMult                       2      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     40.00% # Class of executed instruction
system.cpu5.op_class::MemRead                11632569     40.00%     80.00% # Class of executed instruction
system.cpu5.op_class::MemWrite                5816865     20.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  29083961                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           21.935888                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           17449176                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              173                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         100862.289017                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    21.935888                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.021422                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.021422                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.168945                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         34898993                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        34898993                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     11632418                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11632418                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      5816712                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       5816712                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data           30                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     17449130                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17449130                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     17449130                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17449130                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           99                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           99                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           19                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data           12                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          198                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           198                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          198                       # number of overall misses
system.cpu5.dcache.overall_misses::total          198                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      3473000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      3473000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     13871500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     13871500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data       631000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       631000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data       205000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       205000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       144500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       144500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     17344500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     17344500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     17344500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     17344500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     11632517                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11632517                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      5816811                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      5816811                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     17449328                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17449328                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     17449328                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17449328                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000009                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.387755                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.387755                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000011                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000011                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 35080.808081                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 35080.808081                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 140116.161616                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 140116.161616                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 33210.526316                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 33210.526316                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 17083.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 17083.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 87598.484848                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 87598.484848                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 87598.484848                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 87598.484848                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           99                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           99                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data           19                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data           12                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          198                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          198                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      3374000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      3374000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     13772500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13772500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data       196000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       196000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     17146500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     17146500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     17146500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     17146500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.387755                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.387755                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000011                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000011                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 34080.808081                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 34080.808081                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 139116.161616                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 139116.161616                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 32210.526316                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32210.526316                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 16333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 16333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 86598.484848                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86598.484848                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 86598.484848                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86598.484848                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            9.765238                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           29083770                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               77                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         377711.298701                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     9.765238                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.019073                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.019073                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.150391                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         58167771                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        58167771                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     29083770                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       29083770                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     29083770                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        29083770                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     29083770                       # number of overall hits
system.cpu5.icache.overall_hits::total       29083770                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           77                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           77                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           77                       # number of overall misses
system.cpu5.icache.overall_misses::total           77                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5058000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5058000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5058000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5058000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5058000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5058000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     29083847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     29083847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     29083847                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     29083847                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     29083847                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     29083847                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 65688.311688                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 65688.311688                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 65688.311688                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 65688.311688                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 65688.311688                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 65688.311688                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           77                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           77                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           77                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4981000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4981000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4981000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4981000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4981000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4981000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 64688.311688                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 64688.311688                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 64688.311688                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 64688.311688                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 64688.311688                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 64688.311688                       # average overall mshr miss latency
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                       734052359                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    5697451                       # Number of instructions committed
system.cpu6.committedOps                      5697546                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              4558129                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                         47                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      1139461                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     4558129                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads            9116158                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3418116                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_cc_register_reads            23928615                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            5696695                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      2279068                       # number of memory refs
system.cpu6.num_load_insts                    1139445                       # Number of load instructions
system.cpu6.num_store_insts                   1139623                       # Number of store instructions
system.cpu6.num_idle_cycles              640940498.960032                       # Number of idle cycles
system.cpu6.num_busy_cycles              93111860.039968                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.126846                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.873154                       # Percentage of idle cycles
system.cpu6.Branches                          1139523                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  3418544     60.00%     60.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::MemRead                 1139445     20.00%     80.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                1139623     20.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   5697612                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            5.073378                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                523                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            13.075000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     5.073378                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.004954                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.004954                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          3418960                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         3418960                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data          210                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            210                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          384                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           384                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data           46                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data          594                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             594                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data          594                       # number of overall hits
system.cpu6.dcache.overall_hits::total            594                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           28                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           31                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data      1139159                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total      1139159                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data           12                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           59                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           59                       # number of overall misses
system.cpu6.dcache.overall_misses::total           59                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data       829000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       829000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      7118500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7118500                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data  40846655000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total  40846655000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        52000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        52000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      7947500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      7947500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      7947500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      7947500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data          238                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          238                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          415                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          415                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data      1139205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      1139205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data          653                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          653                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data          653                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          653                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.117647                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.117647                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.074699                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.074699                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.999960                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.999960                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.090352                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.090352                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.090352                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.090352                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 29607.142857                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 29607.142857                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 229629.032258                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 229629.032258                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 35856.851414                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 35856.851414                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  4333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 134703.389831                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 134703.389831                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 134703.389831                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 134703.389831                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           28                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           31                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data      1139159                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total      1139159                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data           12                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           59                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           59                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       801000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       801000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      7087500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7087500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data  39707497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total  39707497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        47000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        47000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       197000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       197000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      7888500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      7888500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      7888500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      7888500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.117647                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.074699                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.074699                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.999960                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.999960                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.090352                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.090352                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.090352                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.090352                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 28607.142857                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 28607.142857                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 228629.032258                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 228629.032258                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 34856.852292                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34856.852292                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  3916.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3916.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 133703.389831                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 133703.389831                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 133703.389831                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 133703.389831                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                1                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.214891                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            5697464                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         113949.280000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.214891                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012138                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012138                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         11395078                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        11395078                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst      5697464                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5697464                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5697464                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5697464                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5697464                       # number of overall hits
system.cpu6.icache.overall_hits::total        5697464                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      2947000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2947000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      2947000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2947000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      2947000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2947000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      5697514                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5697514                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      5697514                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5697514                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      5697514                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5697514                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000009                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000009                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst        58940                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total        58940                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst        58940                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total        58940                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst        58940                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total        58940                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.icache.writebacks::total                1                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           50                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           50                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           50                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      2897000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2897000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      2897000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2897000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      2897000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2897000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst        57940                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        57940                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst        57940                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        57940                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst        57940                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        57940                       # average overall mshr miss latency
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                       734052360                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    5697318                       # Number of instructions committed
system.cpu7.committedOps                      5697413                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              4558024                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                         47                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      1139434                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     4558024                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads            9115951                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           3418062                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_cc_register_reads            23928066                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            5696615                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      2278994                       # number of memory refs
system.cpu7.num_load_insts                    1139395                       # Number of load instructions
system.cpu7.num_store_insts                   1139599                       # Number of store instructions
system.cpu7.num_idle_cycles              640941274.833137                       # Number of idle cycles
system.cpu7.num_busy_cycles              93111085.166863                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.126845                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.873155                       # Percentage of idle cycles
system.cpu7.Branches                          1139495                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  3418485     60.00%     60.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::MemRead                 1139395     20.00%     80.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                1139599     20.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   5697479                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            5.073372                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                471                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.775000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     5.073372                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004954                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.004954                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3418807                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3418807                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data          162                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            162                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          361                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           361                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data           46                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data          523                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             523                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data          523                       # number of overall hits
system.cpu7.dcache.overall_hits::total            523                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           27                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data      1139158                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total      1139158                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           12                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           57                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           57                       # number of overall misses
system.cpu7.dcache.overall_misses::total           57                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data       837500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total       837500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      6782500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6782500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data  40846605500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total  40846605500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        20000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        20000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       173500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       173500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      7620000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7620000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      7620000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7620000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data          189                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          189                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data      1139204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      1139204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data          580                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          580                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data          580                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          580                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.142857                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.142857                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.076726                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.076726                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.999960                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.999960                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.098276                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.098276                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.098276                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.098276                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 31018.518519                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 31018.518519                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 226083.333333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 226083.333333                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 35856.839438                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 35856.839438                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  1666.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  1666.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 133684.210526                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133684.210526                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 133684.210526                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133684.210526                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           30                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data      1139158                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total      1139158                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           57                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           57                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       810500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       810500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      6752500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6752500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data  39707448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total  39707448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       166500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       166500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      7563000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7563000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      7563000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7563000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.142857                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.076726                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.076726                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.999960                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.999960                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.098276                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.098276                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.098276                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.098276                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 30018.518519                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30018.518519                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 225083.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 225083.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 34856.840315                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34856.840315                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         1250                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 132684.210526                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132684.210526                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 132684.210526                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132684.210526                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                1                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.214879                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            5697331                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         113946.620000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.214879                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.012138                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.012138                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         11394812                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        11394812                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      5697331                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5697331                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      5697331                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5697331                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      5697331                       # number of overall hits
system.cpu7.icache.overall_hits::total        5697331                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      3203500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      3203500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      3203500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      3203500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      3203500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      3203500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      5697381                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      5697381                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      5697381                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      5697381                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      5697381                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      5697381                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000009                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000009                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst        64070                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total        64070                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst        64070                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total        64070                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst        64070                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total        64070                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.icache.writebacks::total                1                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           50                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           50                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3153500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3153500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3153500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3153500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3153500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3153500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst        63070                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total        63070                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst        63070                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total        63070                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst        63070                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total        63070                       # average overall mshr miss latency
system.l20.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l20.tags.replacements                    26408                       # number of replacements
system.l20.tags.tagsinuse                 8068.410248                       # Cycle average of tags in use
system.l20.tags.total_refs                     165215                       # Total number of references to valid blocks.
system.l20.tags.sampled_refs                    34594                       # Sample count of references to valid blocks.
system.l20.tags.avg_refs                     4.775828                       # Average number of references to valid blocks.
system.l20.tags.warmup_cycle              13518678500                       # Cycle when the warmup percentage was hit.
system.l20.tags.occ_blocks::writebacks      86.417454                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.inst      219.270211                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.data     7747.376160                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.inst        5.200229                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.data        3.931699                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu2.inst        0.253682                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu2.data        2.916995                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu3.data        3.043819                       # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks      0.010549                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.inst       0.026766                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.data       0.945725                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.inst       0.000635                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.data       0.000480                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu2.inst       0.000031                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu2.data       0.000356                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu3.data       0.000372                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::total           0.984913                       # Average percentage of cache occupancy
system.l20.tags.occ_task_id_blocks::1024         8186                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::4         8186                       # Occupied blocks per task id
system.l20.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l20.tags.tag_accesses                  1634240                       # Number of tag accesses
system.l20.tags.data_accesses                 1634240                       # Number of data accesses
system.l20.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l20.WritebackDirty_hits::writebacks        32177                       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total           32177                       # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks        66450                       # number of WritebackClean hits
system.l20.WritebackClean_hits::total           66450                       # number of WritebackClean hits
system.l20.UpgradeReq_hits::cpu0.data               5                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu1.data               4                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu2.data               2                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu3.data               2                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::total                  13                       # number of UpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu1.data             1                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::total                 1                       # number of SCUpgradeReq hits
system.l20.ReadExReq_hits::cpu0.data               30                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   30                       # number of ReadExReq hits
system.l20.ReadCleanReq_hits::cpu0.inst         66075                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu1.inst             7                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu2.inst            18                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu3.inst            26                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::total             66126                       # number of ReadCleanReq hits
system.l20.ReadSharedReq_hits::cpu0.data          386                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu1.data            6                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu2.data            7                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu3.data           11                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::total              410                       # number of ReadSharedReq hits
system.l20.demand_hits::cpu0.inst               66075                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.data                 416                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.inst                   7                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.data                   6                       # number of demand (read+write) hits
system.l20.demand_hits::cpu2.inst                  18                       # number of demand (read+write) hits
system.l20.demand_hits::cpu2.data                   7                       # number of demand (read+write) hits
system.l20.demand_hits::cpu3.inst                  26                       # number of demand (read+write) hits
system.l20.demand_hits::cpu3.data                  11                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66566                       # number of demand (read+write) hits
system.l20.overall_hits::cpu0.inst              66075                       # number of overall hits
system.l20.overall_hits::cpu0.data                416                       # number of overall hits
system.l20.overall_hits::cpu1.inst                  7                       # number of overall hits
system.l20.overall_hits::cpu1.data                  6                       # number of overall hits
system.l20.overall_hits::cpu2.inst                 18                       # number of overall hits
system.l20.overall_hits::cpu2.data                  7                       # number of overall hits
system.l20.overall_hits::cpu3.inst                 26                       # number of overall hits
system.l20.overall_hits::cpu3.data                 11                       # number of overall hits
system.l20.overall_hits::total                  66566                       # number of overall hits
system.l20.UpgradeReq_misses::cpu0.data             5                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::cpu1.data             1                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::cpu2.data             1                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::cpu3.data             2                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::total                 9                       # number of UpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu0.data            3                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu2.data            1                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::total               6                       # number of SCUpgradeReq misses
system.l20.SCUpgradeFailReq_misses::cpu1.data            1                       # number of SCUpgradeFailReq misses
system.l20.SCUpgradeFailReq_misses::cpu3.data            1                       # number of SCUpgradeFailReq misses
system.l20.SCUpgradeFailReq_misses::total            2                       # number of SCUpgradeFailReq misses
system.l20.ReadExReq_misses::cpu0.data          32988                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu1.data             24                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu2.data             25                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu3.data             24                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total              33061                       # number of ReadExReq misses
system.l20.ReadCleanReq_misses::cpu0.inst          889                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu1.inst           43                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu2.inst           32                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu3.inst           24                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::total             988                       # number of ReadCleanReq misses
system.l20.ReadSharedReq_misses::cpu0.data          298                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu1.data           17                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu2.data           16                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu3.data           16                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::total            347                       # number of ReadSharedReq misses
system.l20.demand_misses::cpu0.inst               889                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.data             33286                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.inst                43                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.data                41                       # number of demand (read+write) misses
system.l20.demand_misses::cpu2.inst                32                       # number of demand (read+write) misses
system.l20.demand_misses::cpu2.data                41                       # number of demand (read+write) misses
system.l20.demand_misses::cpu3.inst                24                       # number of demand (read+write) misses
system.l20.demand_misses::cpu3.data                40                       # number of demand (read+write) misses
system.l20.demand_misses::total                 34396                       # number of demand (read+write) misses
system.l20.overall_misses::cpu0.inst              889                       # number of overall misses
system.l20.overall_misses::cpu0.data            33286                       # number of overall misses
system.l20.overall_misses::cpu1.inst               43                       # number of overall misses
system.l20.overall_misses::cpu1.data               41                       # number of overall misses
system.l20.overall_misses::cpu2.inst               32                       # number of overall misses
system.l20.overall_misses::cpu2.data               41                       # number of overall misses
system.l20.overall_misses::cpu3.inst               24                       # number of overall misses
system.l20.overall_misses::cpu3.data               40                       # number of overall misses
system.l20.overall_misses::total                34396                       # number of overall misses
system.l20.UpgradeReq_miss_latency::cpu0.data       193500                       # number of UpgradeReq miss cycles
system.l20.UpgradeReq_miss_latency::cpu1.data        43000                       # number of UpgradeReq miss cycles
system.l20.UpgradeReq_miss_latency::cpu2.data        43500                       # number of UpgradeReq miss cycles
system.l20.UpgradeReq_miss_latency::cpu3.data        85000                       # number of UpgradeReq miss cycles
system.l20.UpgradeReq_miss_latency::total       365000                       # number of UpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::cpu0.data        97500                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::cpu1.data        43500                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::cpu2.data        43500                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::cpu3.data        32500                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::total       217000                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeFailReq_miss_latency::cpu1.data        32500                       # number of SCUpgradeFailReq miss cycles
system.l20.SCUpgradeFailReq_miss_latency::cpu3.data        32500                       # number of SCUpgradeFailReq miss cycles
system.l20.SCUpgradeFailReq_miss_latency::total        65000                       # number of SCUpgradeFailReq miss cycles
system.l20.ReadExReq_miss_latency::cpu0.data  10472858000                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu1.data      6745500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu2.data      7175000                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu3.data      7180000                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total  10493958500                       # number of ReadExReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu0.inst    100961000                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu1.inst      4267500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu2.inst      3093500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu3.inst      2402000                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::total    110724000                       # number of ReadCleanReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu0.data     27068500                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu1.data      1178000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu2.data      1087000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu3.data       907500                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::total     30241000                       # number of ReadSharedReq miss cycles
system.l20.demand_miss_latency::cpu0.inst    100961000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu0.data  10499926500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.inst      4267500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.data      7923500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu2.inst      3093500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu2.data      8262000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu3.inst      2402000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu3.data      8087500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10634923500                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::cpu0.inst    100961000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu0.data  10499926500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.inst      4267500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.data      7923500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu2.inst      3093500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu2.data      8262000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu3.inst      2402000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu3.data      8087500                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10634923500                       # number of overall miss cycles
system.l20.WritebackDirty_accesses::writebacks        32177                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total        32177                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks        66450                       # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total        66450                       # number of WritebackClean accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::total              22                       # number of UpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::total             7                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeFailReq_accesses::cpu1.data            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l20.SCUpgradeFailReq_accesses::cpu3.data            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l20.SCUpgradeFailReq_accesses::total            2                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu0.data        33018                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu2.data           25                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu3.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total            33091                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu0.inst        66964                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu1.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu2.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu3.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::total         67114                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu0.data          684                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu1.data           23                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu2.data           23                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu3.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::total          757                       # number of ReadSharedReq accesses(hits+misses)
system.l20.demand_accesses::cpu0.inst           66964                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.data           33702                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.inst              50                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.data              47                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu2.inst              50                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu2.data              48                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu3.inst              50                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu3.data              51                       # number of demand (read+write) accesses
system.l20.demand_accesses::total              100962                       # number of demand (read+write) accesses
system.l20.overall_accesses::cpu0.inst          66964                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.data          33702                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.inst             50                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.data             47                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu2.inst             50                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu2.data             48                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu3.inst             50                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu3.data             51                       # number of overall (read+write) accesses
system.l20.overall_accesses::total             100962                       # number of overall (read+write) accesses
system.l20.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::cpu1.data     0.200000                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::total       0.409091                       # miss rate for UpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::total     0.857143                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l20.SCUpgradeFailReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l20.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l20.ReadExReq_miss_rate::cpu0.data     0.999091                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.999093                       # miss rate for ReadExReq accesses
system.l20.ReadCleanReq_miss_rate::cpu0.inst     0.013276                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu1.inst     0.860000                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu2.inst     0.640000                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu3.inst     0.480000                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::total     0.014721                       # miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_miss_rate::cpu0.data     0.435673                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu1.data     0.739130                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu2.data     0.695652                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu3.data     0.592593                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::total     0.458388                       # miss rate for ReadSharedReq accesses
system.l20.demand_miss_rate::cpu0.inst       0.013276                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.data       0.987657                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.inst       0.860000                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.data       0.872340                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu2.inst       0.640000                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu2.data       0.854167                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu3.inst       0.480000                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu3.data       0.784314                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.340683                       # miss rate for demand accesses
system.l20.overall_miss_rate::cpu0.inst      0.013276                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.data      0.987657                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.inst      0.860000                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.data      0.872340                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu2.inst      0.640000                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu2.data      0.854167                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu3.inst      0.480000                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu3.data      0.784314                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.340683                       # miss rate for overall accesses
system.l20.UpgradeReq_avg_miss_latency::cpu0.data        38700                       # average UpgradeReq miss latency
system.l20.UpgradeReq_avg_miss_latency::cpu1.data        43000                       # average UpgradeReq miss latency
system.l20.UpgradeReq_avg_miss_latency::cpu2.data        43500                       # average UpgradeReq miss latency
system.l20.UpgradeReq_avg_miss_latency::cpu3.data        42500                       # average UpgradeReq miss latency
system.l20.UpgradeReq_avg_miss_latency::total 40555.555556                       # average UpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::cpu0.data        32500                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::cpu1.data        43500                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::cpu2.data        43500                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::cpu3.data        32500                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::total 36166.666667                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeFailReq_avg_miss_latency::cpu1.data        32500                       # average SCUpgradeFailReq miss latency
system.l20.SCUpgradeFailReq_avg_miss_latency::cpu3.data        32500                       # average SCUpgradeFailReq miss latency
system.l20.SCUpgradeFailReq_avg_miss_latency::total        32500                       # average SCUpgradeFailReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu0.data 317474.778707                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu1.data 281062.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu2.data       287000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu3.data 299166.666667                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 317412.011131                       # average ReadExReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu0.inst 113566.929134                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu1.inst 99244.186047                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu2.inst 96671.875000                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu3.inst 100083.333333                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::total 112068.825911                       # average ReadCleanReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu0.data 90833.892617                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu1.data 69294.117647                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu2.data 67937.500000                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu3.data 56718.750000                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::total 87149.855908                       # average ReadSharedReq miss latency
system.l20.demand_avg_miss_latency::cpu0.inst 113566.929134                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu0.data 315445.727934                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.inst 99244.186047                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.data 193256.097561                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu2.inst 96671.875000                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu2.data 201512.195122                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu3.inst 100083.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu3.data 202187.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 309190.705315                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.inst 113566.929134                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.data 315445.727934                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.inst 99244.186047                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.data 193256.097561                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu2.inst 96671.875000                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu2.data 201512.195122                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu3.inst 100083.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu3.data 202187.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 309190.705315                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.writebacks::writebacks               25224                       # number of writebacks
system.l20.writebacks::total                    25224                       # number of writebacks
system.l20.ReadExReq_mshr_hits::cpu3.data            1                       # number of ReadExReq MSHR hits
system.l20.ReadExReq_mshr_hits::total               1                       # number of ReadExReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu2.inst           30                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu3.inst           24                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::total           56                       # number of ReadCleanReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu1.data            5                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu2.data           10                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu3.data           11                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l20.demand_mshr_hits::cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu1.data              5                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu2.inst             30                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu2.data             10                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu3.inst             24                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu3.data             12                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                 83                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::cpu1.inst             2                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu1.data             5                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu2.inst            30                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu2.data            10                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu3.inst            24                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu3.data            12                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                83                       # number of overall MSHR hits
system.l20.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.l20.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l20.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l20.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l20.UpgradeReq_mshr_misses::cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l20.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l20.UpgradeReq_mshr_misses::total            9                       # number of UpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeFailReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeFailReq MSHR misses
system.l20.SCUpgradeFailReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeFailReq MSHR misses
system.l20.SCUpgradeFailReq_mshr_misses::total            2                       # number of SCUpgradeFailReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu0.data        32988                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu1.data           24                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu2.data           25                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu3.data           23                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total         33060                       # number of ReadExReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu0.inst          889                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu1.inst           41                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu2.inst            2                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::total          932                       # number of ReadCleanReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu0.data          298                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu1.data           12                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu2.data            6                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu3.data            5                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::total          321                       # number of ReadSharedReq MSHR misses
system.l20.demand_mshr_misses::cpu0.inst          889                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu0.data        33286                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.data           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu2.data           31                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu3.data           28                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            34313                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::cpu0.inst          889                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu0.data        33286                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.data           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu2.inst            2                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu2.data           31                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu3.data           28                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           34313                       # number of overall MSHR misses
system.l20.UpgradeReq_mshr_miss_latency::cpu0.data       143500                       # number of UpgradeReq MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_latency::cpu1.data        33000                       # number of UpgradeReq MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_latency::cpu2.data        33500                       # number of UpgradeReq MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_latency::cpu3.data        65000                       # number of UpgradeReq MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_latency::total       275000                       # number of UpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::cpu0.data        67500                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::cpu1.data        33500                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::cpu2.data        33500                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::cpu3.data        22500                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::total       157000                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeFailReq_mshr_miss_latency::cpu1.data        22500                       # number of SCUpgradeFailReq MSHR miss cycles
system.l20.SCUpgradeFailReq_mshr_miss_latency::cpu3.data        22500                       # number of SCUpgradeFailReq MSHR miss cycles
system.l20.SCUpgradeFailReq_mshr_miss_latency::total        45000                       # number of SCUpgradeFailReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu0.data  10142978000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu1.data      6505500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu2.data      6925000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu3.data      6940000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total  10163348500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu0.inst     92071000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu1.inst      3743000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu2.inst       169500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::total     95983500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu0.data     24088500                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu1.data       889500                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu2.data       160000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu3.data       114500                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::total     25252500                       # number of ReadSharedReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.inst     92071000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.data  10167066500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.inst      3743000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.data      7395000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu2.inst       169500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu2.data      7085000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu3.data      7054500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10284584500                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.inst     92071000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.data  10167066500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.inst      3743000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.data      7395000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu2.inst       169500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu2.data      7085000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu3.data      7054500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10284584500                       # number of overall MSHR miss cycles
system.l20.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l20.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l20.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l20.UpgradeReq_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l20.UpgradeReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l20.UpgradeReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l20.UpgradeReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for UpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l20.SCUpgradeFailReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l20.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu0.data     0.999091                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu3.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.999063                       # mshr miss rate for ReadExReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.013276                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.820000                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::total     0.013887                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu0.data     0.435673                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu1.data     0.521739                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu2.data     0.260870                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu3.data     0.185185                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::total     0.424042                       # mshr miss rate for ReadSharedReq accesses
system.l20.demand_mshr_miss_rate::cpu0.inst     0.013276                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu0.data     0.987657                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.inst     0.820000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.data     0.765957                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu2.data     0.645833                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu3.data     0.549020                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339861                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::cpu0.inst     0.013276                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu0.data     0.987657                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.inst     0.820000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.data     0.765957                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu2.data     0.645833                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu3.data     0.549020                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339861                       # mshr miss rate for overall accesses
system.l20.UpgradeReq_avg_mshr_miss_latency::cpu0.data        28700                       # average UpgradeReq mshr miss latency
system.l20.UpgradeReq_avg_mshr_miss_latency::cpu1.data        33000                       # average UpgradeReq mshr miss latency
system.l20.UpgradeReq_avg_mshr_miss_latency::cpu2.data        33500                       # average UpgradeReq mshr miss latency
system.l20.UpgradeReq_avg_mshr_miss_latency::cpu3.data        32500                       # average UpgradeReq mshr miss latency
system.l20.UpgradeReq_avg_mshr_miss_latency::total 30555.555556                       # average UpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        22500                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        33500                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        33500                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        22500                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::total 26166.666667                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data        22500                       # average SCUpgradeFailReq mshr miss latency
system.l20.SCUpgradeFailReq_avg_mshr_miss_latency::cpu3.data        22500                       # average SCUpgradeFailReq mshr miss latency
system.l20.SCUpgradeFailReq_avg_mshr_miss_latency::total        22500                       # average SCUpgradeFailReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu0.data 307474.778707                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu1.data 271062.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu2.data       277000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu3.data 301739.130435                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 307421.309740                       # average ReadExReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 103566.929134                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 91292.682927                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst        84750                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::total 102986.587983                       # average ReadCleanReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 80833.892617                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu1.data        74125                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 26666.666667                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu3.data        22900                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::total 78668.224299                       # average ReadSharedReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.inst 103566.929134                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.data 305445.727934                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.inst 91292.682927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.data 205416.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu2.inst        84750                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu2.data 228548.387097                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu3.data 251946.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 299728.513974                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.inst 103566.929134                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.data 305445.727934                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.inst 91292.682927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.data 205416.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu2.inst        84750                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu2.data 228548.387097                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu3.data 251946.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 299728.513974                       # average overall mshr miss latency
system.l21.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l21.tags.replacements                        0                       # number of replacements
system.l21.tags.tagsinuse                   41.594760                       # Cycle average of tags in use
system.l21.tags.total_refs                        126                       # Total number of references to valid blocks.
system.l21.tags.sampled_refs                      328                       # Sample count of references to valid blocks.
system.l21.tags.avg_refs                     0.384146                       # Average number of references to valid blocks.
system.l21.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l21.tags.occ_blocks::cpu4.inst        2.283085                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu4.data        3.804914                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu5.inst        7.862585                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu5.data       21.301718                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu6.data        3.171783                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu7.data        3.170676                       # Average occupied blocks per requestor
system.l21.tags.occ_percent::cpu4.inst       0.000279                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu4.data       0.000464                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu5.inst       0.000960                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu5.data       0.002600                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu6.data       0.000387                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu7.data       0.000387                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::total           0.005077                       # Average percentage of cache occupancy
system.l21.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.l21.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.l21.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.l21.tags.tag_accesses                 28483689                       # Number of tag accesses
system.l21.tags.data_accesses                28483689                       # Number of data accesses
system.l21.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l21.UpgradeReq_hits::cpu4.data               3                       # number of UpgradeReq hits
system.l21.UpgradeReq_hits::cpu5.data               1                       # number of UpgradeReq hits
system.l21.UpgradeReq_hits::cpu7.data               1                       # number of UpgradeReq hits
system.l21.UpgradeReq_hits::total                   5                       # number of UpgradeReq hits
system.l21.ReadCleanReq_hits::cpu4.inst            11                       # number of ReadCleanReq hits
system.l21.ReadCleanReq_hits::cpu5.inst            13                       # number of ReadCleanReq hits
system.l21.ReadCleanReq_hits::cpu6.inst            23                       # number of ReadCleanReq hits
system.l21.ReadCleanReq_hits::cpu7.inst            21                       # number of ReadCleanReq hits
system.l21.ReadCleanReq_hits::total                68                       # number of ReadCleanReq hits
system.l21.ReadSharedReq_hits::cpu4.data            9                       # number of ReadSharedReq hits
system.l21.ReadSharedReq_hits::cpu5.data            6                       # number of ReadSharedReq hits
system.l21.ReadSharedReq_hits::cpu6.data            9                       # number of ReadSharedReq hits
system.l21.ReadSharedReq_hits::cpu7.data           11                       # number of ReadSharedReq hits
system.l21.ReadSharedReq_hits::total               35                       # number of ReadSharedReq hits
system.l21.demand_hits::cpu4.inst                  11                       # number of demand (read+write) hits
system.l21.demand_hits::cpu4.data                   9                       # number of demand (read+write) hits
system.l21.demand_hits::cpu5.inst                  13                       # number of demand (read+write) hits
system.l21.demand_hits::cpu5.data                   6                       # number of demand (read+write) hits
system.l21.demand_hits::cpu6.inst                  23                       # number of demand (read+write) hits
system.l21.demand_hits::cpu6.data                   9                       # number of demand (read+write) hits
system.l21.demand_hits::cpu7.inst                  21                       # number of demand (read+write) hits
system.l21.demand_hits::cpu7.data                  11                       # number of demand (read+write) hits
system.l21.demand_hits::total                     103                       # number of demand (read+write) hits
system.l21.overall_hits::cpu4.inst                 11                       # number of overall hits
system.l21.overall_hits::cpu4.data                  9                       # number of overall hits
system.l21.overall_hits::cpu5.inst                 13                       # number of overall hits
system.l21.overall_hits::cpu5.data                  6                       # number of overall hits
system.l21.overall_hits::cpu6.inst                 23                       # number of overall hits
system.l21.overall_hits::cpu6.data                  9                       # number of overall hits
system.l21.overall_hits::cpu7.inst                 21                       # number of overall hits
system.l21.overall_hits::cpu7.data                 11                       # number of overall hits
system.l21.overall_hits::total                    103                       # number of overall hits
system.l21.UpgradeReq_misses::cpu4.data             3                       # number of UpgradeReq misses
system.l21.UpgradeReq_misses::cpu5.data             6                       # number of UpgradeReq misses
system.l21.UpgradeReq_misses::cpu6.data             2                       # number of UpgradeReq misses
system.l21.UpgradeReq_misses::cpu7.data             2                       # number of UpgradeReq misses
system.l21.UpgradeReq_misses::total                13                       # number of UpgradeReq misses
system.l21.SCUpgradeReq_misses::cpu4.data            1                       # number of SCUpgradeReq misses
system.l21.SCUpgradeReq_misses::cpu5.data            6                       # number of SCUpgradeReq misses
system.l21.SCUpgradeReq_misses::cpu6.data            2                       # number of SCUpgradeReq misses
system.l21.SCUpgradeReq_misses::total               9                       # number of SCUpgradeReq misses
system.l21.SCUpgradeFailReq_misses::cpu5.data            1                       # number of SCUpgradeFailReq misses
system.l21.SCUpgradeFailReq_misses::total            1                       # number of SCUpgradeFailReq misses
system.l21.ReadExReq_misses::cpu4.data             24                       # number of ReadExReq misses
system.l21.ReadExReq_misses::cpu5.data             87                       # number of ReadExReq misses
system.l21.ReadExReq_misses::cpu6.data             24                       # number of ReadExReq misses
system.l21.ReadExReq_misses::cpu7.data             23                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                158                       # number of ReadExReq misses
system.l21.ReadCleanReq_misses::cpu4.inst           41                       # number of ReadCleanReq misses
system.l21.ReadCleanReq_misses::cpu5.inst           64                       # number of ReadCleanReq misses
system.l21.ReadCleanReq_misses::cpu6.inst           27                       # number of ReadCleanReq misses
system.l21.ReadCleanReq_misses::cpu7.inst           29                       # number of ReadCleanReq misses
system.l21.ReadCleanReq_misses::total             161                       # number of ReadCleanReq misses
system.l21.ReadSharedReq_misses::cpu4.data      1139160                       # number of ReadSharedReq misses
system.l21.ReadSharedReq_misses::cpu5.data           99                       # number of ReadSharedReq misses
system.l21.ReadSharedReq_misses::cpu6.data      1139160                       # number of ReadSharedReq misses
system.l21.ReadSharedReq_misses::cpu7.data      1139156                       # number of ReadSharedReq misses
system.l21.ReadSharedReq_misses::total        3417575                       # number of ReadSharedReq misses
system.l21.demand_misses::cpu4.inst                41                       # number of demand (read+write) misses
system.l21.demand_misses::cpu4.data           1139184                       # number of demand (read+write) misses
system.l21.demand_misses::cpu5.inst                64                       # number of demand (read+write) misses
system.l21.demand_misses::cpu5.data               186                       # number of demand (read+write) misses
system.l21.demand_misses::cpu6.inst                27                       # number of demand (read+write) misses
system.l21.demand_misses::cpu6.data           1139184                       # number of demand (read+write) misses
system.l21.demand_misses::cpu7.inst                29                       # number of demand (read+write) misses
system.l21.demand_misses::cpu7.data           1139179                       # number of demand (read+write) misses
system.l21.demand_misses::total               3417894                       # number of demand (read+write) misses
system.l21.overall_misses::cpu4.inst               41                       # number of overall misses
system.l21.overall_misses::cpu4.data          1139184                       # number of overall misses
system.l21.overall_misses::cpu5.inst               64                       # number of overall misses
system.l21.overall_misses::cpu5.data              186                       # number of overall misses
system.l21.overall_misses::cpu6.inst               27                       # number of overall misses
system.l21.overall_misses::cpu6.data          1139184                       # number of overall misses
system.l21.overall_misses::cpu7.inst               29                       # number of overall misses
system.l21.overall_misses::cpu7.data          1139179                       # number of overall misses
system.l21.overall_misses::total              3417894                       # number of overall misses
system.l21.UpgradeReq_miss_latency::cpu4.data        98500                       # number of UpgradeReq miss cycles
system.l21.UpgradeReq_miss_latency::cpu5.data       227500                       # number of UpgradeReq miss cycles
system.l21.UpgradeReq_miss_latency::cpu6.data        76500                       # number of UpgradeReq miss cycles
system.l21.UpgradeReq_miss_latency::cpu7.data        75500                       # number of UpgradeReq miss cycles
system.l21.UpgradeReq_miss_latency::total       478000                       # number of UpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::cpu4.data        33500                       # number of SCUpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::cpu5.data       176500                       # number of SCUpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::cpu6.data        33500                       # number of SCUpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::total       243500                       # number of SCUpgradeReq miss cycles
system.l21.SCUpgradeFailReq_miss_latency::cpu5.data       102000                       # number of SCUpgradeFailReq miss cycles
system.l21.SCUpgradeFailReq_miss_latency::cpu6.data        58500                       # number of SCUpgradeFailReq miss cycles
system.l21.SCUpgradeFailReq_miss_latency::total       160500                       # number of SCUpgradeFailReq miss cycles
system.l21.ReadExReq_miss_latency::cpu4.data      7147000                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::cpu5.data     13376500                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::cpu6.data      6955000                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::cpu7.data      6614000                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     34092500                       # number of ReadExReq miss cycles
system.l21.ReadCleanReq_miss_latency::cpu4.inst      2985500                       # number of ReadCleanReq miss cycles
system.l21.ReadCleanReq_miss_latency::cpu5.inst      4714500                       # number of ReadCleanReq miss cycles
system.l21.ReadCleanReq_miss_latency::cpu6.inst      2534500                       # number of ReadCleanReq miss cycles
system.l21.ReadCleanReq_miss_latency::cpu7.inst      2812500                       # number of ReadCleanReq miss cycles
system.l21.ReadCleanReq_miss_latency::total     13047000                       # number of ReadCleanReq miss cycles
system.l21.ReadSharedReq_miss_latency::cpu4.data  36860171000                       # number of ReadSharedReq miss cycles
system.l21.ReadSharedReq_miss_latency::cpu5.data      3616500                       # number of ReadSharedReq miss cycles
system.l21.ReadSharedReq_miss_latency::cpu6.data  37999309000                       # number of ReadSharedReq miss cycles
system.l21.ReadSharedReq_miss_latency::cpu7.data  37429657500                       # number of ReadSharedReq miss cycles
system.l21.ReadSharedReq_miss_latency::total 112292754000                       # number of ReadSharedReq miss cycles
system.l21.demand_miss_latency::cpu4.inst      2985500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu4.data  36867318000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu5.inst      4714500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu5.data     16993000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu6.inst      2534500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu6.data  38006264000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu7.inst      2812500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu7.data  37436271500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total    112339893500                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::cpu4.inst      2985500                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu4.data  36867318000                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu5.inst      4714500                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu5.data     16993000                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu6.inst      2534500                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu6.data  38006264000                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu7.inst      2812500                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu7.data  37436271500                       # number of overall miss cycles
system.l21.overall_miss_latency::total   112339893500                       # number of overall miss cycles
system.l21.UpgradeReq_accesses::cpu4.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l21.UpgradeReq_accesses::cpu5.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l21.UpgradeReq_accesses::cpu6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l21.UpgradeReq_accesses::cpu7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l21.UpgradeReq_accesses::total              18                       # number of UpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::cpu4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::cpu5.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::cpu6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::total             9                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.SCUpgradeFailReq_accesses::cpu5.data            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l21.SCUpgradeFailReq_accesses::total            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l21.ReadExReq_accesses::cpu4.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::cpu5.data           87                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::cpu6.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::cpu7.data           23                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::cpu4.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::cpu5.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::cpu6.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::cpu7.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::total           229                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::cpu4.data      1139169                       # number of ReadSharedReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::cpu5.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::cpu6.data      1139169                       # number of ReadSharedReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::cpu7.data      1139167                       # number of ReadSharedReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::total      3417610                       # number of ReadSharedReq accesses(hits+misses)
system.l21.demand_accesses::cpu4.inst              52                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu4.data         1139193                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu5.inst              77                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu5.data             192                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu6.inst              50                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu6.data         1139193                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu7.inst              50                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu7.data         1139190                       # number of demand (read+write) accesses
system.l21.demand_accesses::total             3417997                       # number of demand (read+write) accesses
system.l21.overall_accesses::cpu4.inst             52                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu4.data        1139193                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu5.inst             77                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu5.data            192                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu6.inst             50                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu6.data        1139193                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu7.inst             50                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu7.data        1139190                       # number of overall (read+write) accesses
system.l21.overall_accesses::total            3417997                       # number of overall (read+write) accesses
system.l21.UpgradeReq_miss_rate::cpu4.data     0.500000                       # miss rate for UpgradeReq accesses
system.l21.UpgradeReq_miss_rate::cpu5.data     0.857143                       # miss rate for UpgradeReq accesses
system.l21.UpgradeReq_miss_rate::cpu6.data            1                       # miss rate for UpgradeReq accesses
system.l21.UpgradeReq_miss_rate::cpu7.data     0.666667                       # miss rate for UpgradeReq accesses
system.l21.UpgradeReq_miss_rate::total       0.722222                       # miss rate for UpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeFailReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l21.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l21.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.ReadCleanReq_miss_rate::cpu4.inst     0.788462                       # miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_miss_rate::cpu5.inst     0.831169                       # miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_miss_rate::cpu6.inst     0.540000                       # miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_miss_rate::cpu7.inst     0.580000                       # miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_miss_rate::total     0.703057                       # miss rate for ReadCleanReq accesses
system.l21.ReadSharedReq_miss_rate::cpu4.data     0.999992                       # miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_miss_rate::cpu5.data     0.942857                       # miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_miss_rate::cpu6.data     0.999992                       # miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_miss_rate::cpu7.data     0.999990                       # miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_miss_rate::total     0.999990                       # miss rate for ReadSharedReq accesses
system.l21.demand_miss_rate::cpu4.inst       0.788462                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu4.data       0.999992                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu5.inst       0.831169                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu5.data       0.968750                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu6.inst       0.540000                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu6.data       0.999992                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu7.inst       0.580000                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu7.data       0.999990                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.999970                       # miss rate for demand accesses
system.l21.overall_miss_rate::cpu4.inst      0.788462                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu4.data      0.999992                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu5.inst      0.831169                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu5.data      0.968750                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu6.inst      0.540000                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu6.data      0.999992                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu7.inst      0.580000                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu7.data      0.999990                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.999970                       # miss rate for overall accesses
system.l21.UpgradeReq_avg_miss_latency::cpu4.data 32833.333333                       # average UpgradeReq miss latency
system.l21.UpgradeReq_avg_miss_latency::cpu5.data 37916.666667                       # average UpgradeReq miss latency
system.l21.UpgradeReq_avg_miss_latency::cpu6.data        38250                       # average UpgradeReq miss latency
system.l21.UpgradeReq_avg_miss_latency::cpu7.data        37750                       # average UpgradeReq miss latency
system.l21.UpgradeReq_avg_miss_latency::total 36769.230769                       # average UpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::cpu4.data        33500                       # average SCUpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::cpu5.data 29416.666667                       # average SCUpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::cpu6.data        16750                       # average SCUpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::total 27055.555556                       # average SCUpgradeReq miss latency
system.l21.SCUpgradeFailReq_avg_miss_latency::cpu5.data       102000                       # average SCUpgradeFailReq miss latency
system.l21.SCUpgradeFailReq_avg_miss_latency::cpu6.data          inf                       # average SCUpgradeFailReq miss latency
system.l21.SCUpgradeFailReq_avg_miss_latency::total       160500                       # average SCUpgradeFailReq miss latency
system.l21.ReadExReq_avg_miss_latency::cpu4.data 297791.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::cpu5.data 153752.873563                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::cpu6.data 289791.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::cpu7.data 287565.217391                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 215775.316456                       # average ReadExReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::cpu4.inst 72817.073171                       # average ReadCleanReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::cpu5.inst 73664.062500                       # average ReadCleanReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::cpu6.inst 93870.370370                       # average ReadCleanReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::cpu7.inst 96982.758621                       # average ReadCleanReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::total 81037.267081                       # average ReadCleanReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::cpu4.data 32357.325573                       # average ReadSharedReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::cpu5.data 36530.303030                       # average ReadSharedReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::cpu6.data 33357.306261                       # average ReadSharedReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::cpu7.data 32857.358869                       # average ReadSharedReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::total 32857.436633                       # average ReadSharedReq miss latency
system.l21.demand_avg_miss_latency::cpu4.inst 72817.073171                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu4.data 32362.917667                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu5.inst 73664.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu5.data 91360.215054                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu6.inst 93870.370370                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu6.data 33362.708746                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu7.inst 96982.758621                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu7.data 32862.501415                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 32868.161944                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu4.inst 72817.073171                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu4.data 32362.917667                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu5.inst 73664.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu5.data 91360.215054                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu6.inst 93870.370370                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu6.data 33362.708746                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu7.inst 96982.758621                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu7.data 32862.501415                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 32868.161944                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.ReadExReq_mshr_hits::cpu4.data            1                       # number of ReadExReq MSHR hits
system.l21.ReadExReq_mshr_hits::total               1                       # number of ReadExReq MSHR hits
system.l21.ReadCleanReq_mshr_hits::cpu4.inst           23                       # number of ReadCleanReq MSHR hits
system.l21.ReadCleanReq_mshr_hits::cpu5.inst            2                       # number of ReadCleanReq MSHR hits
system.l21.ReadCleanReq_mshr_hits::cpu6.inst           27                       # number of ReadCleanReq MSHR hits
system.l21.ReadCleanReq_mshr_hits::cpu7.inst           29                       # number of ReadCleanReq MSHR hits
system.l21.ReadCleanReq_mshr_hits::total           81                       # number of ReadCleanReq MSHR hits
system.l21.ReadSharedReq_mshr_hits::cpu4.data      1139149                       # number of ReadSharedReq MSHR hits
system.l21.ReadSharedReq_mshr_hits::cpu5.data            2                       # number of ReadSharedReq MSHR hits
system.l21.ReadSharedReq_mshr_hits::cpu6.data           21                       # number of ReadSharedReq MSHR hits
system.l21.ReadSharedReq_mshr_hits::cpu7.data      1139153                       # number of ReadSharedReq MSHR hits
system.l21.ReadSharedReq_mshr_hits::total      2278325                       # number of ReadSharedReq MSHR hits
system.l21.demand_mshr_hits::cpu4.inst             23                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu4.data        1139150                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu5.inst              2                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu5.data              2                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu6.inst             27                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu6.data             21                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu7.inst             29                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::cpu7.data        1139153                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total            2278407                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::cpu4.inst            23                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu4.data       1139150                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu5.inst             2                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu5.data             2                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu6.inst            27                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu6.data            21                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu7.inst            29                       # number of overall MSHR hits
system.l21.overall_mshr_hits::cpu7.data       1139153                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total           2278407                       # number of overall MSHR hits
system.l21.UpgradeReq_mshr_misses::cpu4.data            3                       # number of UpgradeReq MSHR misses
system.l21.UpgradeReq_mshr_misses::cpu5.data            6                       # number of UpgradeReq MSHR misses
system.l21.UpgradeReq_mshr_misses::cpu6.data            2                       # number of UpgradeReq MSHR misses
system.l21.UpgradeReq_mshr_misses::cpu7.data            2                       # number of UpgradeReq MSHR misses
system.l21.UpgradeReq_mshr_misses::total           13                       # number of UpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::cpu4.data            1                       # number of SCUpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::cpu5.data            6                       # number of SCUpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::cpu6.data            2                       # number of SCUpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l21.SCUpgradeFailReq_mshr_misses::cpu5.data            1                       # number of SCUpgradeFailReq MSHR misses
system.l21.SCUpgradeFailReq_mshr_misses::total            1                       # number of SCUpgradeFailReq MSHR misses
system.l21.ReadExReq_mshr_misses::cpu4.data           23                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::cpu5.data           87                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::cpu6.data           24                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::cpu7.data           23                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total           157                       # number of ReadExReq MSHR misses
system.l21.ReadCleanReq_mshr_misses::cpu4.inst           18                       # number of ReadCleanReq MSHR misses
system.l21.ReadCleanReq_mshr_misses::cpu5.inst           62                       # number of ReadCleanReq MSHR misses
system.l21.ReadCleanReq_mshr_misses::total           80                       # number of ReadCleanReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::cpu4.data           11                       # number of ReadSharedReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::cpu5.data           97                       # number of ReadSharedReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::cpu6.data      1139139                       # number of ReadSharedReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::cpu7.data            3                       # number of ReadSharedReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::total      1139250                       # number of ReadSharedReq MSHR misses
system.l21.demand_mshr_misses::cpu4.inst           18                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu4.data           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu5.inst           62                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu5.data          184                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu6.data      1139163                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu7.data           26                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total          1139487                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::cpu4.inst           18                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu4.data           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu5.inst           62                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu5.data          184                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu6.data      1139163                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu7.data           26                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total         1139487                       # number of overall MSHR misses
system.l21.UpgradeReq_mshr_miss_latency::cpu4.data        68500                       # number of UpgradeReq MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_latency::cpu5.data       167500                       # number of UpgradeReq MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_latency::cpu6.data        56500                       # number of UpgradeReq MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_latency::cpu7.data        55500                       # number of UpgradeReq MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_latency::total       348000                       # number of UpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::cpu4.data        23500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::cpu5.data       126500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::cpu6.data        23500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::total       173500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.SCUpgradeFailReq_mshr_miss_latency::cpu5.data        82000                       # number of SCUpgradeFailReq MSHR miss cycles
system.l21.SCUpgradeFailReq_mshr_miss_latency::cpu6.data        48500                       # number of SCUpgradeFailReq MSHR miss cycles
system.l21.SCUpgradeFailReq_mshr_miss_latency::total       130500                       # number of SCUpgradeFailReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::cpu4.data      6907000                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::cpu5.data     12506500                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::cpu6.data      6715000                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::cpu7.data      6384000                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     32512500                       # number of ReadExReq MSHR miss cycles
system.l21.ReadCleanReq_mshr_miss_latency::cpu4.inst       929500                       # number of ReadCleanReq MSHR miss cycles
system.l21.ReadCleanReq_mshr_miss_latency::cpu5.inst      4010500                       # number of ReadCleanReq MSHR miss cycles
system.l21.ReadCleanReq_mshr_miss_latency::total      4940000                       # number of ReadCleanReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::cpu4.data       287500                       # number of ReadSharedReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::cpu5.data      2593000                       # number of ReadSharedReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::cpu6.data  26607041000                       # number of ReadSharedReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::cpu7.data        81000                       # number of ReadSharedReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::total  26610002500                       # number of ReadSharedReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu4.inst       929500                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu4.data      7194500                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu5.inst      4010500                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu5.data     15099500                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu6.data  26613756000                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu7.data      6465000                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  26647455000                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu4.inst       929500                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu4.data      7194500                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu5.inst      4010500                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu5.data     15099500                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu6.data  26613756000                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu7.data      6465000                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  26647455000                       # number of overall MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l21.UpgradeReq_mshr_miss_rate::cpu5.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l21.UpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for UpgradeReq accesses
system.l21.UpgradeReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l21.UpgradeReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for UpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeFailReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l21.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l21.ReadExReq_mshr_miss_rate::cpu4.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.993671                       # mshr miss rate for ReadExReq accesses
system.l21.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.346154                       # mshr miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.805195                       # mshr miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_mshr_miss_rate::total     0.349345                       # mshr miss rate for ReadCleanReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::cpu4.data     0.000010                       # mshr miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::cpu5.data     0.923810                       # mshr miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::cpu6.data     0.999974                       # mshr miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::cpu7.data     0.000003                       # mshr miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::total     0.333347                       # mshr miss rate for ReadSharedReq accesses
system.l21.demand_mshr_miss_rate::cpu4.inst     0.346154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu4.data     0.000030                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu5.inst     0.805195                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu5.data     0.958333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu6.data     0.999974                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu7.data     0.000023                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.333379                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::cpu4.inst     0.346154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu4.data     0.000030                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu5.inst     0.805195                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu5.data     0.958333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu6.data     0.999974                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu7.data     0.000023                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.333379                       # mshr miss rate for overall accesses
system.l21.UpgradeReq_avg_mshr_miss_latency::cpu4.data 22833.333333                       # average UpgradeReq mshr miss latency
system.l21.UpgradeReq_avg_mshr_miss_latency::cpu5.data 27916.666667                       # average UpgradeReq mshr miss latency
system.l21.UpgradeReq_avg_mshr_miss_latency::cpu6.data        28250                       # average UpgradeReq mshr miss latency
system.l21.UpgradeReq_avg_mshr_miss_latency::cpu7.data        27750                       # average UpgradeReq mshr miss latency
system.l21.UpgradeReq_avg_mshr_miss_latency::total 26769.230769                       # average UpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data        23500                       # average SCUpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 21083.333333                       # average SCUpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data        11750                       # average SCUpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::total 19277.777778                       # average SCUpgradeReq mshr miss latency
system.l21.SCUpgradeFailReq_avg_mshr_miss_latency::cpu5.data        82000                       # average SCUpgradeFailReq mshr miss latency
system.l21.SCUpgradeFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average SCUpgradeFailReq mshr miss latency
system.l21.SCUpgradeFailReq_avg_mshr_miss_latency::total       130500                       # average SCUpgradeFailReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::cpu4.data 300304.347826                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::cpu5.data 143752.873563                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::cpu6.data 279791.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::cpu7.data 277565.217391                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 207085.987261                       # average ReadExReq mshr miss latency
system.l21.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 51638.888889                       # average ReadCleanReq mshr miss latency
system.l21.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 64685.483871                       # average ReadCleanReq mshr miss latency
system.l21.ReadCleanReq_avg_mshr_miss_latency::total        61750                       # average ReadCleanReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 26136.363636                       # average ReadSharedReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 26731.958763                       # average ReadSharedReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 23357.150444                       # average ReadSharedReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::cpu7.data        27000                       # average ReadSharedReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::total 23357.474215                       # average ReadSharedReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu4.inst 51638.888889                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu4.data 211602.941176                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu5.inst 64685.483871                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu5.data 82062.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu6.data 23362.553032                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu7.data 248653.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 23385.483994                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu4.inst 51638.888889                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu4.data 211602.941176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu5.inst 64685.483871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu5.data 82062.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu6.data 23362.553032                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu7.data 248653.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 23385.483994                       # average overall mshr miss latency
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                      1714                       # number of replacements
system.l3.tags.tagsinuse                 25721.777062                       # Cycle average of tags in use
system.l3.tags.total_refs                       25805                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     34335                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.751565                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       775.033729                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     24911.488077                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst         3.044110                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data         3.804881                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst         0.253682                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data         2.916991                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data         2.916985                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu4.inst         0.253617                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu4.data         2.916979                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu5.inst         2.155903                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu5.data        11.158139                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu6.data         2.916982                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu7.data         2.916986                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.023652                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.760238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000093                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.000116                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu4.inst        0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu4.data        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu5.inst        0.000066                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu5.data        0.000341                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu6.data        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu7.data        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.784966                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32621                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32621                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.995514                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    997231                       # Number of tag accesses
system.l3.tags.data_accesses                   997231                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        25224                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            25224                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu5.data                3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu6.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu7.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l3.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l3.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l3.SCUpgradeReq_hits::cpu5.data              1                       # number of SCUpgradeReq hits
system.l3.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            20                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            76                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu4.inst            14                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu4.data             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu5.inst            32                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu5.data             8                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               164                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   20                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   84                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu4.inst                   14                       # number of demand (read+write) hits
system.l3.demand_hits::cpu4.data                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu5.inst                   32                       # number of demand (read+write) hits
system.l3.demand_hits::cpu5.data                    8                       # number of demand (read+write) hits
system.l3.demand_hits::total                      172                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  20                       # number of overall hits
system.l3.overall_hits::cpu0.data                  84                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   6                       # number of overall hits
system.l3.overall_hits::cpu1.data                   4                       # number of overall hits
system.l3.overall_hits::cpu4.inst                  14                       # number of overall hits
system.l3.overall_hits::cpu4.data                   4                       # number of overall hits
system.l3.overall_hits::cpu5.inst                  32                       # number of overall hits
system.l3.overall_hits::cpu5.data                   8                       # number of overall hits
system.l3.overall_hits::total                     172                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           32979                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu4.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu5.data              87                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu6.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu7.data              23                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               33204                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          869                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          209                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst           35                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data            7                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst            2                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu4.inst            4                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu5.inst           30                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu5.data            4                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1160                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                869                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              33188                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                 35                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data                 30                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data                 23                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data                 23                       # number of demand (read+write) misses
system.l3.demand_misses::cpu4.inst                  4                       # number of demand (read+write) misses
system.l3.demand_misses::cpu4.data                 23                       # number of demand (read+write) misses
system.l3.demand_misses::cpu5.inst                 30                       # number of demand (read+write) misses
system.l3.demand_misses::cpu5.data                 91                       # number of demand (read+write) misses
system.l3.demand_misses::cpu6.data                 23                       # number of demand (read+write) misses
system.l3.demand_misses::cpu7.data                 23                       # number of demand (read+write) misses
system.l3.demand_misses::total                  34364                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               869                       # number of overall misses
system.l3.overall_misses::cpu0.data             33188                       # number of overall misses
system.l3.overall_misses::cpu1.inst                35                       # number of overall misses
system.l3.overall_misses::cpu1.data                30                       # number of overall misses
system.l3.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l3.overall_misses::cpu2.data                23                       # number of overall misses
system.l3.overall_misses::cpu3.data                23                       # number of overall misses
system.l3.overall_misses::cpu4.inst                 4                       # number of overall misses
system.l3.overall_misses::cpu4.data                23                       # number of overall misses
system.l3.overall_misses::cpu5.inst                30                       # number of overall misses
system.l3.overall_misses::cpu5.data                91                       # number of overall misses
system.l3.overall_misses::cpu6.data                23                       # number of overall misses
system.l3.overall_misses::cpu7.data                23                       # number of overall misses
system.l3.overall_misses::total                 34364                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   9780000500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data      6217000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data      6602000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data      6658500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu4.data      6628000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu5.data     11547000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu6.data      6437000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu7.data      6127500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9830217500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     82065500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     19787500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst      3203500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data       683500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst       147500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu4.inst       429000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu5.inst      2642500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu5.data       334000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    109293000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     82065500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   9799788000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst      3203500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data      6900500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst       147500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data      6602000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data      6658500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu4.inst       429000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu4.data      6628000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu5.inst      2642500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu5.data     11881000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu6.data      6437000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu7.data      6127500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9939510500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     82065500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   9799788000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst      3203500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data      6900500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst       147500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data      6602000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data      6658500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu4.inst       429000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu4.data      6628000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu5.inst      2642500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu5.data     11881000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu6.data      6437000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu7.data      6127500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9939510500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        25224                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        25224                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu7.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::cpu5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         32987                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu4.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu5.data            87                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu6.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu7.data            23                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             33212                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          889                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          285                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu4.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu4.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu5.inst           62                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu5.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1324                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              889                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            33272                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst               41                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data               34                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data               23                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data               23                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu4.inst               18                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu4.data               27                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu5.inst               62                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu5.data               99                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu6.data               23                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu7.data               23                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                34536                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             889                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           33272                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst              41                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data              34                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data              23                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data              23                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu4.inst              18                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu4.data              27                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu5.inst              62                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu5.data              99                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu6.data              23                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu7.data              23                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               34536                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.999757                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999759                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.977503                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.733333                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.853659                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.636364                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu4.inst     0.222222                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu5.inst     0.483871                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu5.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.876133                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.977503                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.997475                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.853659                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.882353                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu4.inst        0.222222                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu4.data        0.851852                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu5.inst        0.483871                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu5.data        0.919192                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu7.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.995020                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.977503                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.997475                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.853659                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.882353                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu4.inst       0.222222                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu4.data       0.851852                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu5.inst       0.483871                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu5.data       0.919192                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu7.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.995020                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 296552.366658                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 270304.347826                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 287043.478261                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data       289500                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu4.data 288173.913043                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu5.data 132724.137931                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu6.data 279869.565217                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu7.data 266413.043478                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 296055.219251                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 94436.708861                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 94677.033493                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 91528.571429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 97642.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst        73750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu4.inst       107250                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu5.inst 88083.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu5.data        83500                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 94218.103448                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 94436.708861                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 295281.065445                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 91528.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 230016.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst        73750                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 287043.478261                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data       289500                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu4.inst       107250                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu4.data 288173.913043                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu5.inst 88083.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu5.data 130560.439560                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu6.data 279869.565217                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu7.data 266413.043478                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 289241.953789                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 94436.708861                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 295281.065445                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 91528.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 230016.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst        73750                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 287043.478261                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data       289500                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu4.inst       107250                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu4.data 288173.913043                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu5.inst 88083.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu5.data 130560.439560                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu6.data 279869.565217                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu7.data 266413.043478                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 289241.953789                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1531                       # number of writebacks
system.l3.writebacks::total                      1531                       # number of writebacks
system.l3.ReadSharedReq_mshr_hits::cpu1.inst           11                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::cpu4.inst            2                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::cpu5.inst           13                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::cpu5.data            3                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l3.demand_mshr_hits::cpu1.inst              11                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::cpu4.inst               2                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::cpu5.inst              13                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::cpu5.data               3                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                  29                       # number of demand (read+write) MSHR hits
system.l3.overall_mshr_hits::cpu1.inst             11                       # number of overall MSHR hits
system.l3.overall_mshr_hits::cpu4.inst              2                       # number of overall MSHR hits
system.l3.overall_mshr_hits::cpu5.inst             13                       # number of overall MSHR hits
system.l3.overall_mshr_hits::cpu5.data              3                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                 29                       # number of overall MSHR hits
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        32979                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu4.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu5.data           87                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu6.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu7.data           23                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          33204                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          869                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          209                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst           24                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data            7                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst            2                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu4.inst            2                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu5.inst           17                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu5.data            1                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1131                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           869                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         33188                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst            24                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data            30                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst             2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data            23                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data            23                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu4.inst             2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu4.data            23                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu5.inst            17                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu5.data            88                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu6.data            23                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu7.data            23                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             34335                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          869                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        33188                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst           24                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data           30                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data           23                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data           23                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu4.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu4.data           23                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu5.inst           17                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu5.data           88                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu6.data           23                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu7.data           23                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            34335                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   9450210500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data      5987000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data      6372000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data      6428500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu4.data      6398000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu5.data     10677000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu6.data      6207000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu7.data      5897500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9498177500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     73375500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     17697500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst      1873500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data       613500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst       127500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu4.inst       131500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu5.inst      1672500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu5.data        94000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     95585500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     73375500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   9467908000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst      1873500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data      6600500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst       127500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data      6372000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data      6428500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu4.inst       131500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu4.data      6398000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu5.inst      1672500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu5.data     10771000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu6.data      6207000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu7.data      5897500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9593763000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     73375500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   9467908000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst      1873500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data      6600500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst       127500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data      6372000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data      6428500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu4.inst       131500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu4.data      6398000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu5.inst      1672500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu5.data     10771000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu6.data      6207000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu7.data      5897500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9593763000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.999757                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999759                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.977503                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.733333                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.585366                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu4.inst     0.111111                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu5.inst     0.274194                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu5.data     0.083333                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.854230                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.977503                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.997475                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.585366                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.882353                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu4.inst     0.111111                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu4.data     0.851852                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu5.inst     0.274194                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu5.data     0.888889                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.994180                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.977503                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.997475                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.585366                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.882353                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu4.inst     0.111111                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu4.data     0.851852                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu5.inst     0.274194                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu5.data     0.888889                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.994180                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 286552.366658                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 260304.347826                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 277043.478261                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data       279500                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu4.data 278173.913043                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu5.data 122724.137931                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu6.data 269869.565217                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu7.data 256413.043478                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 286055.219251                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 84436.708861                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 84677.033493                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 78062.500000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 87642.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst        63750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu4.inst        65750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu5.inst 98382.352941                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu5.data        94000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 84514.146773                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 84436.708861                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 285281.065445                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 78062.500000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 220016.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst        63750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 277043.478261                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data       279500                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu4.inst        65750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu4.data 278173.913043                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu5.inst 98382.352941                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu5.data 122397.727273                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu6.data 269869.565217                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu7.data 256413.043478                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 279416.426387                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 84436.708861                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 285281.065445                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 78062.500000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 220016.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst        63750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 277043.478261                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data       279500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu4.inst        65750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu4.data 278173.913043                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu5.inst 98382.352941                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu5.data 122397.727273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu6.data 269869.565217                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu7.data 256413.043478                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 279416.426387                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       3209379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3175047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              119                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               36                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        3173346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33213                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1131                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3243714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3243714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2295424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2295424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          3173394                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3207729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3207729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3207729                       # Request fanout histogram
system.membus.reqLayer0.occupancy            42951000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          185231250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus0.snoop_filter.tot_requests      9720141                       # Total number of requests made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_requests      3272562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_requests      6346967                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.snoop_filter.tot_snoops       1140176                       # Total number of snoops made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_snoops       245071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_snoops       895105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.trans_dist::ReadResp          7553716                       # Transaction distribution
system.tol2bus0.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackDirty        57401                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackClean        66461                       # Transaction distribution
system.tol2bus0.trans_dist::CleanEvict           1748                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeReq             51                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeReq      3173341                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeResp       3173373                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExReq           33096                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExResp          33093                       # Transaction distribution
system.tol2bus0.trans_dist::ReadCleanReq        67114                       # Transaction distribution
system.tol2bus0.trans_dist::ReadSharedReq      7486730                       # Transaction distribution
system.tol2bus0.pkt_count_system.cpu0.icache.mem_side::system.l20.cpu_side       200386                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l20.cpu_side       100120                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.icache.mem_side::system.l20.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l20.cpu_side      3498917                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu2.icache.mem_side::system.l20.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l20.cpu_side      3498925                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu3.icache.mem_side::system.l20.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l20.cpu_side      3661671                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count::total             10960322                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.icache.mem_side::system.l20.cpu_side      8539008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l20.cpu_side      4217344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.icache.mem_side::system.l20.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l20.cpu_side     20833344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu2.icache.mem_side::system.l20.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l20.cpu_side     20833472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu3.icache.mem_side::system.l20.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l20.cpu_side     31248576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size::total              85681536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.snoops                       11825029                       # Total snoops (count)
system.tol2bus0.snoopTraffic                480709760                       # Total snoop traffic (bytes)
system.tol2bus0.snoop_fanout::samples        10786834                       # Request fanout histogram
system.tol2bus0.snoop_fanout::mean           1.720015                       # Request fanout histogram
system.tol2bus0.snoop_fanout::stdev          0.587988                       # Request fanout histogram
system.tol2bus0.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::0                126272      1.17%      1.17% # Request fanout histogram
system.tol2bus0.snoop_fanout::1               3418687     31.69%     32.86% # Request fanout histogram
system.tol2bus0.snoop_fanout::2               6590831     61.10%     93.96% # Request fanout histogram
system.tol2bus0.snoop_fanout::3                651014      6.04%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::4                    27      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::5                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::6                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::7                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus0.snoop_fanout::max_value             6                       # Request fanout histogram
system.tol2bus0.snoop_fanout::total          10786834                       # Request fanout histogram
system.tol2bus0.reqLayer0.occupancy        4958710496                       # Layer occupancy (ticks)
system.tol2bus0.reqLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus0.snoopLayer0.occupancy      1789965771                       # Layer occupancy (ticks)
system.tol2bus0.snoopLayer0.utilization           0.5                       # Layer utilization (%)
system.tol2bus0.respLayer0.occupancy        100446000                       # Layer occupancy (ticks)
system.tol2bus0.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer1.occupancy         50559999                       # Layer occupancy (ticks)
system.tol2bus0.respLayer1.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer4.occupancy            75998                       # Layer occupancy (ticks)
system.tol2bus0.respLayer4.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer5.occupancy       3702302992                       # Layer occupancy (ticks)
system.tol2bus0.respLayer5.utilization            1.0                       # Layer utilization (%)
system.tol2bus0.respLayer8.occupancy            89961                       # Layer occupancy (ticks)
system.tol2bus0.respLayer8.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer9.occupancy       3702316483                       # Layer occupancy (ticks)
system.tol2bus0.respLayer9.utilization            1.0                       # Layer utilization (%)
system.tol2bus0.respLayer12.occupancy           86961                       # Layer occupancy (ticks)
system.tol2bus0.respLayer12.utilization           0.0                       # Layer utilization (%)
system.tol2bus0.respLayer13.occupancy      3702330984                       # Layer occupancy (ticks)
system.tol2bus0.respLayer13.utilization           1.0                       # Layer utilization (%)
system.tol2bus1.snoop_filter.tot_requests      3418153                       # Total number of requests made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_requests       488325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_requests      2441280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.snoop_filter.tot_snoops       3173359                       # Total number of snoops made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_snoops      3173341                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.tol2bus1.trans_dist::ReadResp           732807                       # Transaction distribution
system.tol2bus1.trans_dist::ReadRespWithInvalidate      2685124                       # Transaction distribution
system.tol2bus1.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus1.trans_dist::UpgradeReq             42                       # Transaction distribution
system.tol2bus1.trans_dist::SCUpgradeReq      3173343                       # Transaction distribution
system.tol2bus1.trans_dist::UpgradeResp            63                       # Transaction distribution
system.tol2bus1.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus1.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus1.trans_dist::ReadExReq             167                       # Transaction distribution
system.tol2bus1.trans_dist::ReadExResp            167                       # Transaction distribution
system.tol2bus1.trans_dist::ReadCleanReq          229                       # Transaction distribution
system.tol2bus1.trans_dist::ReadSharedReq      3417706                       # Transaction distribution
system.tol2bus1.pkt_count_system.cpu4.icache.mem_side::system.l21.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l21.cpu_side      2278443                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu5.icache.mem_side::system.l21.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l21.cpu_side          444                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu6.icache.mem_side::system.l21.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l21.cpu_side      2278434                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu7.icache.mem_side::system.l21.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l21.cpu_side      2278431                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count::total              6836213                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu4.icache.mem_side::system.l21.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l21.cpu_side     72908736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu5.icache.mem_side::system.l21.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l21.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu6.icache.mem_side::system.l21.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l21.cpu_side     72908800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu7.icache.mem_side::system.l21.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l21.cpu_side     72908608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size::total             218753920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.snoops                        3173522                       # Total snoops (count)
system.tol2bus1.snoopTraffic                     8000                       # Total snoop traffic (bytes)
system.tol2bus1.snoop_fanout::samples         6591509                       # Request fanout histogram
system.tol2bus1.snoop_fanout::mean           2.259125                       # Request fanout histogram
system.tol2bus1.snoop_fanout::stdev          0.885945                       # Request fanout histogram
system.tol2bus1.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::0                488560      7.41%      7.41% # Request fanout histogram
system.tol2bus1.snoop_fanout::1                488369      7.41%     14.82% # Request fanout histogram
system.tol2bus1.snoop_fanout::2               2441113     37.03%     51.86% # Request fanout histogram
system.tol2bus1.snoop_fanout::3               3173434     48.14%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::4                    27      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::5                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::6                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::7                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::max_value             7                       # Request fanout histogram
system.tol2bus1.snoop_fanout::total           6591509                       # Request fanout histogram
system.tol2bus1.reqLayer0.occupancy        1709080498                       # Layer occupancy (ticks)
system.tol2bus1.reqLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus1.snoopLayer0.occupancy           51492                       # Layer occupancy (ticks)
system.tol2bus1.snoopLayer0.utilization           0.0                       # Layer utilization (%)
system.tol2bus1.respLayer0.occupancy            90447                       # Layer occupancy (ticks)
system.tol2bus1.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.respLayer1.occupancy       2276133701                       # Layer occupancy (ticks)
system.tol2bus1.respLayer1.utilization            0.6                       # Layer utilization (%)
system.tol2bus1.respLayer4.occupancy           116498                       # Layer occupancy (ticks)
system.tol2bus1.respLayer4.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.respLayer5.occupancy           324997                       # Layer occupancy (ticks)
system.tol2bus1.respLayer5.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.respLayer8.occupancy            88452                       # Layer occupancy (ticks)
system.tol2bus1.respLayer8.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.respLayer9.occupancy       1708846470                       # Layer occupancy (ticks)
system.tol2bus1.respLayer9.utilization            0.5                       # Layer utilization (%)
system.tol2bus1.respLayer12.occupancy           89451                       # Layer occupancy (ticks)
system.tol2bus1.respLayer12.utilization           0.0                       # Layer utilization (%)
system.tol2bus1.respLayer13.occupancy      2277266322                       # Layer occupancy (ticks)
system.tol2bus1.respLayer13.utilization           0.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      4372836                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        25864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests      4312532                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops             76                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 367026203000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1140583                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        26755                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             589                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              48                       # Transaction distribution
system.tol3bus.trans_dist::SCUpgradeReq       3173349                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             39                       # Transaction distribution
system.tol3bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            33221                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           33215                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1140583                       # Transaction distribution
system.tol3bus.pkt_count_system.l20.mem_side::system.l3.cpu_side      3267583                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.l21.mem_side::system.l3.cpu_side      1139804                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total               4407387                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l20.mem_side::system.l3.cpu_side      3808512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l21.mem_side::system.l3.cpu_side        16128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                3824640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         4314369                       # Total snoops (count)
system.tol3bus.snoopTraffic                  73011072                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4348920                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.991694                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.090755                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  36120      0.83%      0.83% # Request fanout histogram
system.tol3bus.snoop_fanout::1                4312800     99.17%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4348920                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          624960499                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          51488490                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        1709416211                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
