

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Fri Nov 24 14:58:06 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.26 ns|  7.728 ns|     2.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4296605671|  9.259 ns|  39.782 sec|    1|  4296605671|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |        2|    65558|  18.518 ns|  0.607 ms|    2|  65558|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4296605670|  6 ~ 65562|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    241|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       13|  13|   4027|   4650|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    229|    -|
|Register         |        -|   -|    438|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       13|  13|   4465|   5120|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|  16|     12|     29|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |       13|  13|  4027|  4650|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  4027|  4650|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_751_p2                                |         +|   0|  0|  17|          14|           4|
    |add5_i_fu_777_p2                                |         +|   0|  0|  17|          14|           4|
    |add_i_fu_735_p2                                 |         +|   0|  0|  17|          14|           3|
    |add_ln563_fu_968_p2                             |         +|   0|  0|  23|          16|           1|
    |add_ln750_fu_985_p2                             |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_767_p2                    |         +|   0|  0|  13|          10|           2|
    |sub_i_i_i_fu_813_p2                             |         +|   0|  0|  12|          11|           2|
    |cmp12_i_fu_974_p2                               |      icmp|   0|  0|  23|          16|           1|
    |cmp2_i236_fu_663_p2                             |      icmp|   0|  0|  15|           8|           1|
    |icmp_fu_793_p2                                  |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln563_fu_963_p2                            |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |conv2_i_i10_i241_fu_669_p3                      |    select|   0|  0|   7|           1|           2|
    |conv2_i_i10_i246_fu_683_p3                      |    select|   0|  0|   8|           1|           1|
    |conv2_i_i10_i264_cast_cast_cast_cast_fu_699_p3  |    select|   0|  0|   3|           1|           1|
    |conv2_i_i_i248_cast_cast_fu_691_p3              |    select|   0|  0|   5|           1|           1|
    |conv2_i_i_i266_fu_707_p3                        |    select|   0|  0|   7|           1|           2|
    |pix_5_fu_723_p3                                 |    select|   0|  0|   9|           1|           2|
    |pix_fu_715_p3                                   |    select|   0|  0|   9|           1|           1|
    |not_cmp2_i236_fu_677_p2                         |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 241|         143|          56|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |colorFormat_val17_c14_blk_n  |   9|          2|    1|          2|
    |hBarSel_0_loc_0_fu_308       |   9|          2|    8|         16|
    |hBarSel_3_0_loc_0_fu_292     |   9|          2|    8|         16|
    |hBarSel_4_0_loc_0_fu_320     |   9|          2|    8|         16|
    |hBarSel_5_0_loc_0_fu_276     |   9|          2|    8|         16|
    |hdata_flag_0_reg_458         |   9|          2|    1|          2|
    |hdata_loc_0_fu_300           |   9|          2|   16|         32|
    |height_val4_c12_blk_n        |   9|          2|    1|          2|
    |motionSpeed_val14_c_blk_n    |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_470     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_284       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_446     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_328       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_324         |   9|          2|   16|         32|
    |vBarSel_2_loc_0_fu_296       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_280       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_312         |   9|          2|    8|         16|
    |width_val7_c13_blk_n         |   9|          2|    1|          2|
    |y_fu_272                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_316  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 229|         50|  162|        328|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Sel_reg_1325                                                     |   2|   0|    2|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1283                                      |  10|   0|   10|          0|
    |barWidth_reg_1277                                                |  11|   0|   11|          0|
    |cmp12_i_reg_1315                                                 |   1|   0|    1|          0|
    |cmp2_i236_reg_1232                                               |   1|   0|    1|          0|
    |conv2_i_i10_i241_reg_1237                                        |   5|   0|    8|          3|
    |conv2_i_i10_i246_reg_1247                                        |   4|   0|    8|          4|
    |conv2_i_i10_i264_cast_cast_cast_cast_reg_1257                    |   2|   0|    3|          1|
    |conv2_i_i_i248_cast_cast_reg_1252                                |   3|   0|    5|          2|
    |conv2_i_i_i266_reg_1262                                          |   3|   0|    8|          5|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_0                                                        |   3|   0|    3|          0|
    |hBarSel_0_loc_0_fu_308                                           |   8|   0|    8|          0|
    |hBarSel_3_0                                                      |   3|   0|    3|          0|
    |hBarSel_3_0_loc_0_fu_292                                         |   8|   0|    8|          0|
    |hBarSel_4_0                                                      |   8|   0|    8|          0|
    |hBarSel_4_0_loc_0_fu_320                                         |   8|   0|    8|          0|
    |hBarSel_5_0                                                      |   3|   0|    3|          0|
    |hBarSel_5_0_loc_0_fu_276                                         |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_458                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_300                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_304                                               |  16|   0|   16|          0|
    |icmp_reg_1288                                                    |   1|   0|    1|          0|
    |not_cmp2_i236_reg_1242                                           |   1|   0|    1|          0|
    |p_0_0_0_0_0214_lcssa221_fu_260                                   |   8|   0|    8|          0|
    |p_0_1_0_0_0216_lcssa224_fu_264                                   |   8|   0|    8|          0|
    |p_0_2_0_0_0218_lcssa227_fu_268                                   |   8|   0|    8|          0|
    |pix_5_reg_1272                                                   |   7|   0|    8|          1|
    |pix_reg_1267                                                     |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1298                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_470                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_284                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_288                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_446                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_328                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_332                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_324                                             |  16|   0|   16|          0|
    |sub_i_i_i_reg_1293                                               |  11|   0|   11|          0|
    |trunc_ln563_reg_1320                                             |   8|   0|    8|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_296                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_280                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_312                                             |   8|   0|    8|          0|
    |y_3_reg_1304                                                     |  16|   0|   16|          0|
    |y_fu_272                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_316                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 438|   0|  461|         23|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|height_val                            |   in|   16|     ap_none|              height_val|        scalar|
|width_val                             |   in|   16|     ap_none|               width_val|        scalar|
|patternId_val                         |   in|    8|     ap_none|           patternId_val|        scalar|
|ZplateHorContStart_val                |   in|   16|     ap_none|  ZplateHorContStart_val|        scalar|
|ZplateHorContDelta_val                |   in|   16|     ap_none|  ZplateHorContDelta_val|        scalar|
|ZplateVerContStart_val                |   in|   16|     ap_none|  ZplateVerContStart_val|        scalar|
|ZplateVerContDelta_val                |   in|   16|     ap_none|  ZplateVerContDelta_val|        scalar|
|dpDynamicRange_val                    |   in|    8|     ap_none|      dpDynamicRange_val|        scalar|
|dpYUVCoef_val                         |   in|    8|     ap_none|           dpYUVCoef_val|        scalar|
|motionSpeed_val                       |   in|    8|     ap_none|         motionSpeed_val|        scalar|
|colorFormat_val                       |   in|    8|     ap_none|         colorFormat_val|        scalar|
|bckgndYUV_din                         |  out|   24|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_num_data_valid              |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_fifo_cap                    |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_full_n                      |   in|    1|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_write                       |  out|    1|     ap_fifo|               bckgndYUV|       pointer|
|height_val4_c12_din                   |  out|   16|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_num_data_valid        |   in|    3|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_fifo_cap              |   in|    3|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_full_n                |   in|    1|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_write                 |  out|    1|     ap_fifo|         height_val4_c12|       pointer|
|width_val7_c13_din                    |  out|   16|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_num_data_valid         |   in|    3|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_fifo_cap               |   in|    3|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_full_n                 |   in|    1|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_write                  |  out|    1|     ap_fifo|          width_val7_c13|       pointer|
|motionSpeed_val14_c_din               |  out|    8|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_num_data_valid    |   in|    3|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_fifo_cap          |   in|    3|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_full_n            |   in|    1|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_write             |  out|    1|     ap_fifo|     motionSpeed_val14_c|       pointer|
|colorFormat_val17_c14_din             |  out|    8|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_num_data_valid  |   in|    3|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_fifo_cap        |   in|    3|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_full_n          |   in|    1|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_write           |  out|    1|     ap_fifo|   colorFormat_val17_c14|       pointer|
|s                                     |   in|   32|     ap_none|                       s|       pointer|
+--------------------------------------+-----+-----+------------+------------------------+--------------+

