;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @3, 0
	SUB @3, 0
	SUB @3, 0
	SUB @3, 59
	ADD @3, 0
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @810
	SUB -7, <-120
	SUB #0, 0
	SUB 403, 20
	SUB @-127, 100
	DJN @162, -108
	SUB #0, 0
	CMP @-127, 100
	ADD #270, <1
	CMP @-127, 100
	JMP -1, @-30
	ADD 210, 60
	JMN 403, 20
	ADD 210, 60
	SUB -1, <-20
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-820
	ADD <-3, 0
	MOV -1, <-20
	SUB 3, 531
	MOV -11, <20
	ADD -30, @30
	SPL 0, <753
	ADD -30, @30
	CMP -207, <-120
	ADD 210, 60
	SUB 30, -200
	CMP -207, <-120
	DJN 403, 20
	SPL 0, <753
	SPL 0, <753
	SUB 403, 20
	SPL 0, <753
	SUB 3, 531
	SUB @-127, 100
	DJN -1, @-20
