

================================================================
== Vitis HLS Report for 'insert_point'
================================================================
* Date:           Fri Oct  7 19:28:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        7|     1204|  0.126 us|  21.672 us|    7|  1204|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 
4 --> 5 16 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.73>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_45"   --->   Operation 19 'read' 'd_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_44"   --->   Operation 20 'read' 'd_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_43"   --->   Operation 21 'read' 'd_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_42"   --->   Operation 22 'read' 'd_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_41"   --->   Operation 23 'read' 'd_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%d_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_40"   --->   Operation 24 'read' 'd_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_39"   --->   Operation 25 'read' 'd_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%d_read_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read"   --->   Operation 26 'read' 'd_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%merge_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'merge_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%merge_2_loc = alloca i64 1"   --->   Operation 28 'alloca' 'merge_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @insert_point_Pipeline_is_valid_label2, i32 %d_read_31, i32 %d_read_30, i32 %d_read_29, i32 %d_read_28, i32 %d_read_27, i32 %d_read_26, i32 %d_read_25, i32 %d_read_24"   --->   Operation 29 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.99>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset"   --->   Operation 30 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln929 = zext i6 %regions_min_0_offset_read"   --->   Operation 31 'zext' 'zext_ln929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 32 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_min_0_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln384 = or i12 %tmp_s, i12 56" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 34 'or' 'or_ln384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i12 %or_ln384" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 35 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 36 'getelementptr' 'regions_min_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln384_1 = or i12 %tmp_s, i12 57" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 37 'or' 'or_ln384_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i12 %or_ln384_1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 38 'zext' 'zext_ln384_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%regions_min_1_addr_23 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 39 'getelementptr' 'regions_min_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln384_2 = or i12 %tmp_s, i12 58" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 40 'or' 'or_ln384_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln384_2 = zext i12 %or_ln384_2" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 41 'zext' 'zext_ln384_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%regions_min_1_addr_24 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_2" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 42 'getelementptr' 'regions_min_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln384_3 = or i12 %tmp_s, i12 59" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 43 'or' 'or_ln384_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln384_3 = zext i12 %or_ln384_3" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 44 'zext' 'zext_ln384_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%regions_min_1_addr_25 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_3" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 45 'getelementptr' 'regions_min_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln384_4 = or i12 %tmp_s, i12 60" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 46 'or' 'or_ln384_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln384_4 = zext i12 %or_ln384_4" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 47 'zext' 'zext_ln384_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%regions_min_1_addr_26 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_4" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 48 'getelementptr' 'regions_min_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln384_5 = or i12 %tmp_s, i12 61" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 49 'or' 'or_ln384_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln384_5 = zext i12 %or_ln384_5" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 50 'zext' 'zext_ln384_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%regions_min_1_addr_27 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_5" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 51 'getelementptr' 'regions_min_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln384_6 = or i12 %tmp_s, i12 62" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 52 'or' 'or_ln384_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln384_6 = zext i12 %or_ln384_6" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 53 'zext' 'zext_ln384_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%regions_min_1_addr_28 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_6" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 54 'getelementptr' 'regions_min_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln384_7 = or i12 %tmp_s, i12 63" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 55 'or' 'or_ln384_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln384_7 = zext i12 %or_ln384_7" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 56 'zext' 'zext_ln384_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%regions_min_1_addr_29 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_7" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 57 'getelementptr' 'regions_min_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 58 'getelementptr' 'regions_max_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%regions_max_1_addr_23 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 59 'getelementptr' 'regions_max_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%regions_max_1_addr_24 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_2" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 60 'getelementptr' 'regions_max_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%regions_max_1_addr_25 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_3" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 61 'getelementptr' 'regions_max_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%regions_max_1_addr_26 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_4" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 62 'getelementptr' 'regions_max_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%regions_max_1_addr_27 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_5" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 63 'getelementptr' 'regions_max_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%regions_max_1_addr_28 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_6" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 64 'getelementptr' 'regions_max_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%regions_max_1_addr_29 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_7" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 65 'getelementptr' 'regions_max_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 66 'getelementptr' 'regions_center_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%regions_center_1_addr_16 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 67 'getelementptr' 'regions_center_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%regions_center_1_addr_17 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_2" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 68 'getelementptr' 'regions_center_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%regions_center_1_addr_18 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_3" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 69 'getelementptr' 'regions_center_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%regions_center_1_addr_19 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_4" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 70 'getelementptr' 'regions_center_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%regions_center_1_addr_20 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_5" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 71 'getelementptr' 'regions_center_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%regions_center_1_addr_21 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_6" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 72 'getelementptr' 'regions_center_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%regions_center_1_addr_22 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_7" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 73 'getelementptr' 'regions_center_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%n_regions_addr = getelementptr i8 %n_regions, i64 0, i64 %zext_ln929"   --->   Operation 74 'getelementptr' 'n_regions_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @insert_point_Pipeline_is_valid_label2, i32 %d_read_31, i32 %d_read_30, i32 %d_read_29, i32 %d_read_28, i32 %d_read_27, i32 %d_read_26, i32 %d_read_25, i32 %d_read_24"   --->   Operation 75 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %targetBlock, void %if.end201, void %insert_point_label4"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%n_regions_load = load i6 %n_regions_addr"   --->   Operation 77 'load' 'n_regions_load' <Predicate = (targetBlock)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%n_regions_load = load i6 %n_regions_addr"   --->   Operation 78 'load' 'n_regions_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_load, i32 1, i32 7"   --->   Operation 79 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i7 %tmp_165" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 80 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln260 = add i9 %tmp_120, i9 %zext_ln260" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 81 'add' 'add_ln260' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_166 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln260, i3 0" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 82 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty = trunc i8 %n_regions_load"   --->   Operation 83 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (5.55ns)   --->   "%call_ln260 = call void @insert_point_Pipeline_insert_point_label4, i12 %tmp_166, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1, i32 %d_read_31, i32 %d_read_30, i32 %d_read_29, i32 %d_read_28, i32 %d_read_27, i32 %d_read_26, i32 %d_read_25, i32 %d_read_24, i1 %empty" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 84 'call' 'call_ln260' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln886 = add i8 %n_regions_load, i8 1"   --->   Operation 85 'add' 'add_ln886' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln886 = store i8 %add_ln886, i6 %n_regions_addr"   --->   Operation 86 'store' 'store_ln886' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln1065 = icmp_eq  i8 %add_ln886, i8 16"   --->   Operation 87 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln260 = call void @insert_point_Pipeline_insert_point_label4, i12 %tmp_166, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1, i32 %d_read_31, i32 %d_read_30, i32 %d_read_29, i32 %d_read_28, i32 %d_read_27, i32 %d_read_26, i32 %d_read_25, i32 %d_read_24, i1 %empty" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 88 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln1065, void %if.end200, void %for.cond16.preheader" [detector_solid/abs_solid_detector.cpp:265]   --->   Operation 89 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln260 = call void @insert_point_Pipeline_VITIS_LOOP_279_1, i9 %tmp_120, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 90 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln260 = call void @insert_point_Pipeline_VITIS_LOOP_279_1, i9 %tmp_120, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 91 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.62>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%merge_2_loc_load = load i10 %merge_2_loc"   --->   Operation 92 'load' 'merge_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%merge_1_loc_load = load i10 %merge_1_loc"   --->   Operation 93 'load' 'merge_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i10 %merge_1_loc_load" [detector_solid/abs_solid_detector.cpp:268]   --->   Operation 94 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = trunc i10 %merge_2_loc_load" [detector_solid/abs_solid_detector.cpp:268]   --->   Operation 95 'trunc' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_2_loc_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 96 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln366 = add i9 %tmp_120, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 97 'add' 'add_ln366' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln366, i3 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 98 'bitconcatenate' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_1_loc_load, i32 1, i32 9"   --->   Operation 99 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln366_1 = add i9 %tmp_120, i9 %tmp_168" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 100 'add' 'add_ln366_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_169 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln366_1, i3 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 101 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (4.80ns)   --->   "%call_ln268 = call void @insert_point_Pipeline_insert_point_label6, i1 %trunc_ln268, i1 %trunc_ln268_2, i12 %tmp_167, i32 %regions_min_0, i12 %tmp_169, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1" [detector_solid/abs_solid_detector.cpp:268]   --->   Operation 102 'call' 'call_ln268' <Predicate = true> <Delay = 4.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln268 = call void @insert_point_Pipeline_insert_point_label6, i1 %trunc_ln268, i1 %trunc_ln268_2, i12 %tmp_167, i32 %regions_min_0, i12 %tmp_169, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i32 %regions_center_0, i32 %regions_center_1" [detector_solid/abs_solid_detector.cpp:268]   --->   Operation 103 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 104 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 104 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 105 'load' 'regions_min_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 106 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 106 'load' 'regions_max_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 107 [2/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 107 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 108 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 108 'load' 'regions_center_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 109 [2/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 109 'load' 'regions_center_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 110 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 110 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 111 [1/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 111 'load' 'regions_min_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 112 'load' 'regions_min_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%regions_min_1_load_25 = load i12 %regions_min_1_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 113 'load' 'regions_min_1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 114 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 114 'load' 'regions_max_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 115 [1/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 115 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 116 [2/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 116 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 117 [2/2] (3.25ns)   --->   "%regions_max_1_load_25 = load i12 %regions_max_1_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 117 'load' 'regions_max_1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 118 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 118 'load' 'regions_center_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 119 'load' 'regions_center_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 120 [2/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 120 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 121 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 122 'load' 'regions_min_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%regions_min_1_load_25 = load i12 %regions_min_1_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 123 'load' 'regions_min_1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 124 [2/2] (3.25ns)   --->   "%regions_min_1_load_26 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 124 'load' 'regions_min_1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 125 [2/2] (3.25ns)   --->   "%regions_min_1_load_27 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 125 'load' 'regions_min_1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 126 [1/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 126 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%regions_max_1_load_25 = load i12 %regions_max_1_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 127 'load' 'regions_max_1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 128 [2/2] (3.25ns)   --->   "%regions_max_1_load_26 = load i12 %regions_max_1_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 128 'load' 'regions_max_1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 129 [2/2] (3.25ns)   --->   "%regions_max_1_load_27 = load i12 %regions_max_1_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 129 'load' 'regions_max_1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 130 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 131 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 132 [2/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 132 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 133 [2/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 133 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 134 [1/2] (3.25ns)   --->   "%regions_min_1_load_26 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 134 'load' 'regions_min_1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 135 [1/2] (3.25ns)   --->   "%regions_min_1_load_27 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 135 'load' 'regions_min_1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 136 [2/2] (3.25ns)   --->   "%regions_min_1_load_28 = load i12 %regions_min_1_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 136 'load' 'regions_min_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 137 [2/2] (3.25ns)   --->   "%regions_min_1_load_29 = load i12 %regions_min_1_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 137 'load' 'regions_min_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 138 [1/2] (3.25ns)   --->   "%regions_max_1_load_26 = load i12 %regions_max_1_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 138 'load' 'regions_max_1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 139 [1/2] (3.25ns)   --->   "%regions_max_1_load_27 = load i12 %regions_max_1_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 139 'load' 'regions_max_1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 140 [2/2] (3.25ns)   --->   "%regions_max_1_load_28 = load i12 %regions_max_1_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 140 'load' 'regions_max_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 141 [2/2] (3.25ns)   --->   "%regions_max_1_load_29 = load i12 %regions_max_1_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 141 'load' 'regions_max_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 142 [1/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 142 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 143 [1/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 143 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 144 [2/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 144 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 145 [2/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 145 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln384_8 = zext i12 %tmp_167" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 146 'zext' 'zext_ln384_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 147 'getelementptr' 'regions_min_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln384_8 = or i12 %tmp_167, i12 1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 148 'or' 'or_ln384_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln384_9 = zext i12 %or_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 149 'zext' 'zext_ln384_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 150 'getelementptr' 'regions_min_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln384_9 = or i12 %tmp_167, i12 2" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 151 'or' 'or_ln384_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln384_10 = zext i12 %or_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 152 'zext' 'zext_ln384_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 153 'getelementptr' 'regions_min_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln384_10 = or i12 %tmp_167, i12 3" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 154 'or' 'or_ln384_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln384_11 = zext i12 %or_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 155 'zext' 'zext_ln384_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 156 'getelementptr' 'regions_min_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln384_11 = or i12 %tmp_167, i12 4" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 157 'or' 'or_ln384_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln384_12 = zext i12 %or_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 158 'zext' 'zext_ln384_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%regions_min_0_addr_26 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 159 'getelementptr' 'regions_min_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln384_12 = or i12 %tmp_167, i12 5" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 160 'or' 'or_ln384_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln384_13 = zext i12 %or_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 161 'zext' 'zext_ln384_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%regions_min_0_addr_27 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 162 'getelementptr' 'regions_min_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln384_13 = or i12 %tmp_167, i12 6" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 163 'or' 'or_ln384_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln384_14 = zext i12 %or_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 164 'zext' 'zext_ln384_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%regions_min_0_addr_28 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 165 'getelementptr' 'regions_min_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln384_14 = or i12 %tmp_167, i12 7" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 166 'or' 'or_ln384_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln384_15 = zext i12 %or_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 167 'zext' 'zext_ln384_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%regions_min_0_addr_29 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 168 'getelementptr' 'regions_min_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%regions_min_1_addr_30 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 169 'getelementptr' 'regions_min_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 170 'getelementptr' 'regions_min_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 171 'getelementptr' 'regions_min_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 172 'getelementptr' 'regions_min_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%regions_min_1_addr_34 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 173 'getelementptr' 'regions_min_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%regions_min_1_addr_35 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 174 'getelementptr' 'regions_min_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%regions_min_1_addr_36 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 175 'getelementptr' 'regions_min_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%regions_min_1_addr_37 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 176 'getelementptr' 'regions_min_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 177 'getelementptr' 'regions_max_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 178 'getelementptr' 'regions_max_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 179 'getelementptr' 'regions_max_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 180 'getelementptr' 'regions_max_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%regions_max_0_addr_26 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 181 'getelementptr' 'regions_max_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%regions_max_0_addr_27 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 182 'getelementptr' 'regions_max_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%regions_max_0_addr_28 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 183 'getelementptr' 'regions_max_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%regions_max_0_addr_29 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 184 'getelementptr' 'regions_max_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%regions_max_1_addr_30 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 185 'getelementptr' 'regions_max_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 186 'getelementptr' 'regions_max_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 187 'getelementptr' 'regions_max_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 188 'getelementptr' 'regions_max_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%regions_max_1_addr_34 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 189 'getelementptr' 'regions_max_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%regions_max_1_addr_35 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 190 'getelementptr' 'regions_max_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%regions_max_1_addr_36 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 191 'getelementptr' 'regions_max_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%regions_max_1_addr_37 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 192 'getelementptr' 'regions_max_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 193 'getelementptr' 'regions_center_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%regions_center_0_addr_16 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 194 'getelementptr' 'regions_center_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%regions_center_0_addr_17 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 195 'getelementptr' 'regions_center_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%regions_center_0_addr_18 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 196 'getelementptr' 'regions_center_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%regions_center_0_addr_19 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 197 'getelementptr' 'regions_center_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%regions_center_0_addr_20 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 198 'getelementptr' 'regions_center_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%regions_center_0_addr_21 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 199 'getelementptr' 'regions_center_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%regions_center_0_addr_22 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 200 'getelementptr' 'regions_center_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%regions_center_1_addr_23 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_8" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 201 'getelementptr' 'regions_center_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%regions_center_1_addr_24 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_9" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 202 'getelementptr' 'regions_center_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%regions_center_1_addr_25 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_10" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 203 'getelementptr' 'regions_center_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%regions_center_1_addr_26 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_11" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 204 'getelementptr' 'regions_center_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%regions_center_1_addr_27 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_12" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 205 'getelementptr' 'regions_center_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%regions_center_1_addr_28 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_13" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 206 'getelementptr' 'regions_center_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%regions_center_1_addr_29 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_14" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 207 'getelementptr' 'regions_center_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%regions_center_1_addr_30 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln384_15" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 208 'getelementptr' 'regions_center_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/2] (3.25ns)   --->   "%regions_min_1_load_28 = load i12 %regions_min_1_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 209 'load' 'regions_min_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 210 [1/2] (3.25ns)   --->   "%regions_min_1_load_29 = load i12 %regions_min_1_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 210 'load' 'regions_min_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 211 [1/2] (3.25ns)   --->   "%regions_max_1_load_28 = load i12 %regions_max_1_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 211 'load' 'regions_max_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 212 [1/2] (3.25ns)   --->   "%regions_max_1_load_29 = load i12 %regions_max_1_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 212 'load' 'regions_max_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 213 [1/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 213 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 214 [1/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 214 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %trunc_ln268_2, void %arrayidx198.2.74858.case.0, void %arrayidx198.2.74858.case.1" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 215 'br' 'br_ln384' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 216 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_23, i12 %regions_min_0_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 217 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 218 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_23, i12 %regions_max_0_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 219 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 220 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_16, i12 %regions_center_0_addr_16" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 221 'store' 'store_ln384' <Predicate = (!trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load, i12 %regions_min_1_addr_30" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 222 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_23, i12 %regions_min_1_addr_31" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 223 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load, i12 %regions_max_1_addr_30" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 224 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_23, i12 %regions_max_1_addr_31" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 225 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load, i12 %regions_center_1_addr_23" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 226 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_16, i12 %regions_center_1_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 227 'store' 'store_ln384' <Predicate = (trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_24, i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 228 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_25, i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 229 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_24, i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 230 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_25, i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 231 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_17, i12 %regions_center_0_addr_17" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 232 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_18, i12 %regions_center_0_addr_18" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 233 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_26, i12 %regions_min_0_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 234 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_27, i12 %regions_min_0_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 235 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_26, i12 %regions_max_0_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 236 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 237 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_27, i12 %regions_max_0_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 237 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_19, i12 %regions_center_0_addr_19" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 238 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_20, i12 %regions_center_0_addr_20" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 239 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_28, i12 %regions_min_0_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 240 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_29, i12 %regions_min_0_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 241 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_28, i12 %regions_max_0_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 242 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_29, i12 %regions_max_0_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 243 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_21, i12 %regions_center_0_addr_21" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 244 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_22, i12 %regions_center_0_addr_22" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 245 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln384 = br void %arrayidx198.2.74858.exit" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 246 'br' 'br_ln384' <Predicate = (targetBlock & icmp_ln1065 & !trunc_ln268_2)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_28, i12 %regions_min_1_addr_36" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 247 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_29, i12 %regions_min_1_addr_37" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 248 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_28, i12 %regions_max_1_addr_36" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 249 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_29, i12 %regions_max_1_addr_37" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 250 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_21, i12 %regions_center_1_addr_29" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 251 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_22, i12 %regions_center_1_addr_30" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 252 'store' 'store_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln384 = br void %arrayidx198.2.74858.exit" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 253 'br' 'br_ln384' <Predicate = (targetBlock & icmp_ln1065 & trunc_ln268_2)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln887 = store i8 15, i6 %n_regions_addr"   --->   Operation 254 'store' 'store_ln887' <Predicate = (targetBlock & icmp_ln1065)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln386 = br void %if.end200" [detector_solid/abs_solid_detector.cpp:386]   --->   Operation 255 'br' 'br_ln386' <Predicate = (targetBlock & icmp_ln1065)> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln387 = br void %if.end201" [detector_solid/abs_solid_detector.cpp:387]   --->   Operation 256 'br' 'br_ln387' <Predicate = (targetBlock)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln388 = ret" [detector_solid/abs_solid_detector.cpp:388]   --->   Operation 257 'ret' 'ret_ln388' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 3.25>
ST_17 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_24, i12 %regions_min_1_addr_32" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 258 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_25, i12 %regions_min_1_addr_33" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 259 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_24, i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 260 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_25, i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 261 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_17, i12 %regions_center_1_addr_25" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 262 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_18, i12 %regions_center_1_addr_26" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 263 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 14> <Delay = 3.25>
ST_18 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_26, i12 %regions_min_1_addr_34" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 264 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_min_1_load_27, i12 %regions_min_1_addr_35" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 265 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_26, i12 %regions_max_1_addr_34" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 266 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_max_1_load_27, i12 %regions_max_1_addr_35" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 267 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_19, i12 %regions_center_1_addr_27" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 268 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln384 = store i32 %regions_center_1_load_20, i12 %regions_center_1_addr_28" [detector_solid/abs_solid_detector.cpp:384]   --->   Operation 269 'store' 'store_ln384' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 7.73ns
The critical path consists of the following:
	wire read operation ('d') on port 'd_read_45' [17]  (0 ns)
	'call' operation ('targetBlock') to 'insert_point_Pipeline_is_valid_label2' [72]  (7.73 ns)

 <State 2>: 8ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'insert_point_Pipeline_is_valid_label2' [72]  (8 ns)

 <State 3>: 9.7ns
The critical path consists of the following:
	'load' operation ('n_regions_load') on array 'n_regions' [75]  (2.32 ns)
	'add' operation ('add_ln260', detector_solid/abs_solid_detector.cpp:260) [78]  (1.82 ns)
	'call' operation ('call_ln260', detector_solid/abs_solid_detector.cpp:260) to 'insert_point_Pipeline_insert_point_label4' [81]  (5.56 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.62ns
The critical path consists of the following:
	'load' operation ('merge_2_loc_load') on local variable 'merge_2_loc' [88]  (0 ns)
	'add' operation ('add_ln366', detector_solid/abs_solid_detector.cpp:366) [93]  (1.82 ns)
	'call' operation ('call_ln268', detector_solid/abs_solid_detector.cpp:268) to 'insert_point_Pipeline_insert_point_label6' [161]  (4.8 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load', detector_solid/abs_solid_detector.cpp:384) on array 'regions_min_1' [162]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load', detector_solid/abs_solid_detector.cpp:384) on array 'regions_min_1' [162]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_24', detector_solid/abs_solid_detector.cpp:384) on array 'regions_min_1' [164]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_26', detector_solid/abs_solid_detector.cpp:384) on array 'regions_min_1' [166]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('regions_min_0_addr', detector_solid/abs_solid_detector.cpp:384) [96]  (0 ns)
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_0' [188]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load_24', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_0' [190]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load_26', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_0' [192]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load_28', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_0' [194]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load_24', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_1' [216]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln384', detector_solid/abs_solid_detector.cpp:384) of variable 'regions_min_1_load_26', detector_solid/abs_solid_detector.cpp:384 on array 'regions_min_1' [218]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
