{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E7C998133E6D286",
      "device": "xc7z010clg400-1",
      "name": "test",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "my_slave_0": "",
      "AXIM_read_xadc_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rstn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "test_maxi_adc_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "mst_exec_state_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "eoc_0": {
        "direction": "O"
      },
      "val": {
        "direction": "O",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "test_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "my_slave_0": {
        "vlnv": "user.org:user:my_slave:1.0",
        "xci_name": "test_my_slave_0_0"
      },
      "AXIM_read_xadc_0": {
        "vlnv": "user.org:user:AXIM_read_xadc:1",
        "xci_name": "test_AXIM_read_xadc_0_0",
        "parameters": {
          "C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR": {
            "value": "0x44A00000"
          }
        }
      }
    },
    "interface_nets": {
      "AXIM_read_xadc_0_MAXI_ADC": {
        "interface_ports": [
          "AXIM_read_xadc_0/MAXI_ADC",
          "axi_interconnect_0/S00_AXI"
        ],
        "sim_attributes": {
          "MARK_SIM": "true"
        }
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "my_slave_0/S00_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "maxi_adc_aclk_0_1": {
        "ports": [
          "clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "my_slave_0/s00_axi_aclk",
          "AXIM_read_xadc_0/maxi_adc_aclk"
        ]
      },
      "maxi_adc_aresetn_0_1": {
        "ports": [
          "rstn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "my_slave_0/s00_axi_aresetn",
          "AXIM_read_xadc_0/maxi_adc_aresetn"
        ]
      },
      "AXIM_read_xadc_0_mst_exec_state": {
        "ports": [
          "AXIM_read_xadc_0/mst_exec_state",
          "mst_exec_state_0"
        ]
      },
      "AXIM_read_xadc_0_eoc": {
        "ports": [
          "AXIM_read_xadc_0/eoc",
          "eoc_0"
        ]
      },
      "AXIM_read_xadc_0_val": {
        "ports": [
          "AXIM_read_xadc_0/val",
          "val"
        ]
      }
    },
    "addressing": {
      "/AXIM_read_xadc_0": {
        "address_spaces": {
          "MAXI_ADC": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_my_slave_0_S00_AXI_reg": {
                "address_block": "/my_slave_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}