Module name: uart. Module specification: This module implements a UART (Universal Asynchronous Receiver/Transmitter) interface with configurable baud rates and FIFO buffers. It handles both transmit and receive operations, supporting interrupt generation and flow control (CTS/RTS). The module has input ports for clock (i_clk), Wishbone bus interface (i_wb_adr, i_wb_sel, i_wb_we, i_wb_dat, i_wb_cyc, i_wb_stb), and UART inputs (i_uart_cts_n, i_uart_rxd). Output ports include Wishbone interface signals (o_wb_dat, o_wb_ack, o_wb_err), UART interrupt (o_uart_int), and UART outputs (o_uart_txd, o_uart_rts_n