LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY counterTime IS
	PORT(
		clock	: 	IN STD_LOGIC;
		--bit0, bit1, bit2, bit3	: OUT BIT
		reset	:	IN BIT;
		bitOut	:	OUT BIT;
		);
END counterTime;

ARCHITECTURE counter OF counterTime IS
	BEGIN
		PROCESS(reset, clock)
			VARIABLE number : NATURAL := 0;
			BEGIN
				IF reset = '1' THEN
					number := 0;
				ELSIF clock'event and clock = '1' THEN
					number := (number + 1) MOD 50000000;
				END IF;
				bitOut <= not bit'val(number);
		END PROCESS;
END counter;