Microsemi Libero Software
Version: 11.6.0.34
Release: v11.6

Created a new design.
'BA_NAME' set to 'transceiver_integration_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to
'C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/designer/impl1'
'BA_DIR' set to
'C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'transceiver_integration.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:

C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver\
_integration.edn

The Import command succeeded ( 00:00:03 )
Design saved to file transceiver_integration.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3L
Device      : M1A3P1000L
Package     : 484 FBGA
Source      :
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver\
_integration.edn
Format      : EDIF
Topcell     : transceiver_integration
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Info: BLK007: No CoreConsole Database file imported for an M1 device.
Warning: CMP201: Net CLK_26MHZ_0/Core_GLB drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_GLC drives no load.
Warning: CMP201: Net CLK_26MHZ_0/LOCK drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_YB drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                1
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        11

    Total macros optimized  12

Warning: CMP503: Remapped 27 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 6 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:    444  Total:  24576   (1.81%)
    IO (W/ clocks)             Used:     14  Total:    300   (4.67%)
    Differential IO            Used:      0  Total:     74   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 2      | 6  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 383          | 383
    SEQ     | 61           | 61

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 11            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 11     | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  14 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    19      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    8       INT_NET       Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    61      CLK_NET       Net   : GLA
                          Driver: CLK_26MHZ_0/Core
                          Source: ESSENTIAL
    1       INT_NET       Net   : reset_pulse_0_CLK_OUT_48MHZ
                          Driver: reset_pulse_0/CLK_OUT_48MHZ_inferred_clock
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    21      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    21      INT_NET       Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    21      INT_NET       Net   : spi_mode_config_0/config_cntr_b[3]
                          Driver: spi_mode_config_0/config_cntr_b[3]
    21      INT_NET       Net   : spi_mode_config_0/config_cntr_b[5]
                          Driver: spi_mode_config_0/config_cntr_b[5]
    20      INT_NET       Net   : reset_pulse_0_RESET
                          Driver: reset_pulse_0/RESET
    20      INT_NET       Net   : spi_mode_config_0/config_cntr_b[4]
                          Driver: spi_mode_config_0/config_cntr_b[4]
    18      INT_NET       Net   : spi_mode_config_0/N_423
                          Driver: spi_mode_config_0/config_cntr_b_RNIBHIH_0[6]
    17      INT_NET       Net   : spi_mode_config_0/byte_tracker_b
                          Driver: spi_mode_config_0/byte_tracker_b/U1
    15      INT_NET       Net   : spi_master_0.state_q_92_d_0
                          Driver: spi_mode_config_0/un1_m2_0_a3_0
    14      INT_NET       Net   : ds7_c
                          Driver: spi_master_0/data_out_q[7]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    21      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    21      INT_NET       Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    21      INT_NET       Net   : spi_mode_config_0/config_cntr_b[3]
                          Driver: spi_mode_config_0/config_cntr_b[3]
    21      INT_NET       Net   : spi_mode_config_0/config_cntr_b[5]
                          Driver: spi_mode_config_0/config_cntr_b[5]
    20      INT_NET       Net   : reset_pulse_0_RESET
                          Driver: reset_pulse_0/RESET
    20      INT_NET       Net   : spi_mode_config_0/config_cntr_b[4]
                          Driver: spi_mode_config_0/config_cntr_b[4]
    18      INT_NET       Net   : spi_mode_config_0/N_423
                          Driver: spi_mode_config_0/config_cntr_b_RNIBHIH_0[6]
    17      INT_NET       Net   : spi_mode_config_0/byte_tracker_b
                          Driver: spi_mode_config_0/byte_tracker_b/U1
    15      INT_NET       Net   : spi_master_0.state_q_92_d_0
                          Driver: spi_mode_config_0/un1_m2_0_a3_0
    14      INT_NET       Net   : ds7_c
                          Driver: spi_master_0/data_out_q[7]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================

The Compile command succeeded ( 00:00:04 )
Wrote status report to file: transceiver_integration_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: transceiver_integration_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: transceiver_integration_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer\impl1\transc\
eiver_integration.adb.

The Execute Script command succeeded ( 00:00:23 )
Design closed.

