#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d63f5d3d30 .scope module, "pipeline" "pipeline" 2 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "new_PC"
    .port_info 1 /INPUT 64 "old_PC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /OUTPUT 2 "ALUop"
    .port_info 5 /OUTPUT 64 "ALU_result"
v0x55d63f672590_0 .net "ALU_CO", 3 0, v0x55d63f66b670_0;  1 drivers
RS_0x7f0db4b6e798 .resolv tri, v0x55d63f66c390_0, v0x55d63f66e510_0, v0x55d63f6709d0_0;
v0x55d63f672670_0 .net8 "ALU_result", 63 0, RS_0x7f0db4b6e798;  3 drivers
v0x55d63f672730_0 .net "ALUop", 1 0, v0x55d63f66a9c0_0;  1 drivers
v0x55d63f6727d0_0 .net "ALUsrc", 0 0, v0x55d63f66aac0_0;  1 drivers
v0x55d63f672900_0 .net "Branch", 0 0, v0x55d63f66ab80_0;  1 drivers
v0x55d63f6729a0_0 .net "MemRead", 0 0, v0x55d63f66ac20_0;  1 drivers
o0x7f0db4b6f518 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d63f672a40_0 .net "MemReg", 0 0, o0x7f0db4b6f518;  0 drivers
v0x55d63f672ae0_0 .net "MemWrite", 0 0, v0x55d63f66ace0_0;  1 drivers
v0x55d63f672bd0_0 .net "MemtoReg", 0 0, v0x55d63f66adf0_0;  1 drivers
v0x55d63f672d00_0 .net "OP", 6 0, L_0x55d63f67a6d0;  1 drivers
v0x55d63f672da0_0 .net "RegWrite", 0 0, v0x55d63f66af90_0;  1 drivers
L_0x7f0db4b25018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f672ed0_0 .net *"_s11", 0 0, L_0x7f0db4b25018;  1 drivers
v0x55d63f672f70_0 .net *"_s13", 4 0, L_0x55d63f67b030;  1 drivers
L_0x7f0db4b25060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f673030_0 .net *"_s17", 0 0, L_0x7f0db4b25060;  1 drivers
v0x55d63f673110_0 .net *"_s19", 4 0, L_0x55d63f67b290;  1 drivers
L_0x7f0db4b250a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f6731f0_0 .net *"_s23", 0 0, L_0x7f0db4b250a8;  1 drivers
v0x55d63f6732d0_0 .net *"_s25", 6 0, L_0x55d63f67b510;  1 drivers
L_0x7f0db4b250f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55d63f6734c0_0 .net *"_s29", 4 0, L_0x7f0db4b250f0;  1 drivers
v0x55d63f6735a0_0 .net *"_s31", 6 0, L_0x55d63f67b700;  1 drivers
v0x55d63f673680_0 .net *"_s33", 4 0, L_0x55d63f67b810;  1 drivers
v0x55d63f673760_0 .net *"_s7", 4 0, L_0x55d63f67ae30;  1 drivers
o0x7f0db4b6e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d63f673840_0 .net "clock", 0 0, o0x7f0db4b6e018;  0 drivers
v0x55d63f6738e0_0 .net "func3", 2 0, L_0x55d63f67abc0;  1 drivers
v0x55d63f6739a0_0 .net "func7", 6 0, L_0x55d63f67acb0;  1 drivers
v0x55d63f673a40_0 .net "imm", 11 0, L_0x55d63f67b610;  1 drivers
v0x55d63f673ae0_0 .net "imm_1", 11 0, L_0x55d63f67b8b0;  1 drivers
v0x55d63f673ba0_0 .net "instruction", 31 0, v0x55d63f628650_0;  1 drivers
RS_0x7f0db4b6e078 .resolv tri, v0x55d63f632130_0, v0x55d63f66f730_0;
v0x55d63f673c70_0 .net8 "new_PC", 63 0, RS_0x7f0db4b6e078;  2 drivers
o0x7f0db4b6e0a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d63f673d10_0 .net "old_PC", 63 0, o0x7f0db4b6e0a8;  0 drivers
RS_0x7f0db4b6e768 .resolv tri, v0x55d63f66c2f0_0, v0x55d63f66e420_0, v0x55d63f6708a0_0;
v0x55d63f673dd0_0 .net8 "overflow", 0 0, RS_0x7f0db4b6e768;  3 drivers
L_0x7f0db4b251c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
RS_0x7f0db4b6e708 .resolv tri, L_0x55d63f67b7a0, L_0x7f0db4b251c8, L_0x55d63f68da20;
v0x55d63f673e70_0 .net8 "read_data_1", 63 0, RS_0x7f0db4b6e708;  3 drivers
RS_0x7f0db4b6e738 .resolv tri, L_0x55d63f6765a0, L_0x55d63f68d670, L_0x55d63f68dcc0;
v0x55d63f673f30_0 .net8 "read_data_2", 63 0, RS_0x7f0db4b6e738;  3 drivers
v0x55d63f673ff0_0 .net "register_1", 5 0, L_0x55d63f67af00;  1 drivers
v0x55d63f6742c0_0 .net "register_2", 5 0, L_0x55d63f67b110;  1 drivers
o0x7f0db4b6e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d63f674380_0 .net "reset", 0 0, o0x7f0db4b6e0d8;  0 drivers
v0x55d63f674420_0 .net "write_register", 5 0, L_0x55d63f67b380;  1 drivers
RS_0x7f0db4b6e7c8 .resolv tri, v0x55d63f66c4c0_0, v0x55d63f66e670_0, v0x55d63f670b20_0;
v0x55d63f6744c0_0 .net8 "zero", 0 0, RS_0x7f0db4b6e7c8;  3 drivers
L_0x55d63f67a6d0 .part v0x55d63f628650_0, 0, 7;
L_0x55d63f67abc0 .part v0x55d63f628650_0, 12, 3;
L_0x55d63f67acb0 .part v0x55d63f628650_0, 25, 7;
L_0x55d63f67ae30 .part v0x55d63f628650_0, 15, 5;
L_0x55d63f67af00 .concat [ 5 1 0 0], L_0x55d63f67ae30, L_0x7f0db4b25018;
L_0x55d63f67b030 .part v0x55d63f628650_0, 20, 5;
L_0x55d63f67b110 .concat [ 5 1 0 0], L_0x55d63f67b030, L_0x7f0db4b25060;
L_0x55d63f67b290 .part v0x55d63f628650_0, 7, 5;
L_0x55d63f67b380 .concat [ 5 1 0 0], L_0x55d63f67b290, L_0x7f0db4b250a8;
L_0x55d63f67b510 .part v0x55d63f628650_0, 25, 7;
L_0x55d63f67b610 .concat [ 7 5 0 0], L_0x55d63f67b510, L_0x7f0db4b250f0;
L_0x55d63f67b700 .part v0x55d63f628650_0, 5, 7;
L_0x55d63f67b810 .part v0x55d63f628650_0, 0, 5;
L_0x55d63f67b8b0 .concat [ 5 7 0 0], L_0x55d63f67b810, L_0x55d63f67b700;
S_0x55d63f6136e0 .scope module, "Ins_fetch" "Instruction_Fetch" 2 19, 3 5 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /OUTPUT 64 "new_PC"
    .port_info 2 /INPUT 64 "old_PC"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clock"
v0x55d63f628480 .array "I_MEM", 251 0, 31 0;
v0x55d63f628550_0 .net "clock", 0 0, o0x7f0db4b6e018;  alias, 0 drivers
v0x55d63f628650_0 .var "instruction", 31 0;
v0x55d63f632130_0 .var "new_PC", 63 0;
v0x55d63f66a400_0 .net "old_PC", 63 0, o0x7f0db4b6e0a8;  alias, 0 drivers
v0x55d63f66a530_0 .net "reset", 0 0, o0x7f0db4b6e0d8;  alias, 0 drivers
E_0x55d63f5fad40 .event posedge, v0x55d63f628550_0;
S_0x55d63f66a690 .scope module, "control_unit_1" "Main_Control" 2 33, 4 1 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Branch"
    .port_info 1 /OUTPUT 1 "MemRead"
    .port_info 2 /OUTPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 2 "ALUop"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "ALUsrc"
    .port_info 6 /OUTPUT 1 "RegWrite"
    .port_info 7 /INPUT 7 "OP"
v0x55d63f66a9c0_0 .var "ALUop", 1 0;
v0x55d63f66aac0_0 .var "ALUsrc", 0 0;
v0x55d63f66ab80_0 .var "Branch", 0 0;
v0x55d63f66ac20_0 .var "MemRead", 0 0;
v0x55d63f66ace0_0 .var "MemWrite", 0 0;
v0x55d63f66adf0_0 .var "MemtoReg", 0 0;
v0x55d63f66aeb0_0 .net "OP", 6 0, L_0x55d63f67a6d0;  alias, 1 drivers
v0x55d63f66af90_0 .var "RegWrite", 0 0;
v0x55d63f66b050_0 .net *"_s12", 0 0, L_0x55d63f67aaa0;  1 drivers
v0x55d63f66b130_0 .net *"_s3", 0 0, L_0x55d63f67a810;  1 drivers
v0x55d63f66b210_0 .net *"_s7", 0 0, L_0x55d63f67a8b0;  1 drivers
v0x55d63f66b2f0_0 .net "f", 2 0, L_0x55d63f67a950;  1 drivers
E_0x55d63f5fa270 .event edge, v0x55d63f66aeb0_0;
L_0x55d63f67a810 .part L_0x55d63f67a6d0, 6, 1;
L_0x55d63f67a8b0 .part L_0x55d63f67a6d0, 5, 1;
L_0x55d63f67a950 .concat8 [ 1 1 1 0], L_0x55d63f67aaa0, L_0x55d63f67a8b0, L_0x55d63f67a810;
L_0x55d63f67aaa0 .part L_0x55d63f67a6d0, 4, 1;
S_0x55d63f66b4d0 .scope module, "control_unit_2" "CU" 2 44, 5 7 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_CO"
    .port_info 1 /INPUT 2 "OP"
    .port_info 2 /INPUT 3 "func3"
    .port_info 3 /INPUT 7 "func7"
v0x55d63f66b670_0 .var "ALU_CO", 3 0;
v0x55d63f66b770_0 .net "OP", 1 0, v0x55d63f66a9c0_0;  alias, 1 drivers
v0x55d63f66b830_0 .net "func3", 2 0, L_0x55d63f67abc0;  alias, 1 drivers
v0x55d63f66b8d0_0 .net "func7", 6 0, L_0x55d63f67acb0;  alias, 1 drivers
E_0x55d63f64fd40 .event edge, v0x55d63f66b830_0, v0x55d63f66b8d0_0, v0x55d63f66a9c0_0;
S_0x55d63f66ba60 .scope module, "data_path_R_I" "Datapath_R_I" 2 64, 6 5 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1"
    .port_info 1 /OUTPUT 64 "read_data2"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 64 "ALU_result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /INPUT 6 "register_1"
    .port_info 6 /INPUT 6 "register_2"
    .port_info 7 /INPUT 6 "write_register"
    .port_info 8 /INPUT 1 "ALUSrc"
    .port_info 9 /INPUT 12 "imm"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 4 "ALU_CO"
    .port_info 12 /INPUT 1 "clk"
v0x55d63f66c680_0 .net "ALUSrc", 0 0, v0x55d63f66aac0_0;  alias, 1 drivers
v0x55d63f66c740_0 .net "ALU_CO", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f66c830_0 .net8 "ALU_result", 63 0, RS_0x7f0db4b6e798;  alias, 3 drivers
v0x55d63f66c900_0 .net "RegWrite", 0 0, v0x55d63f66af90_0;  alias, 1 drivers
v0x55d63f66c9d0_0 .net *"_s10", 31 0, L_0x55d63f68d460;  1 drivers
L_0x7f0db4b25258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d63f66cac0_0 .net *"_s13", 30 0, L_0x7f0db4b25258;  1 drivers
L_0x7f0db4b252a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d63f66cba0_0 .net/2u *"_s14", 31 0, L_0x7f0db4b252a0;  1 drivers
v0x55d63f66cc80_0 .net *"_s16", 0 0, L_0x55d63f68d580;  1 drivers
v0x55d63f66cd40_0 .net *"_s5", 0 0, L_0x55d63f68cb60;  1 drivers
v0x55d63f66ce20_0 .net *"_s6", 51 0, L_0x55d63f68cc00;  1 drivers
v0x55d63f66cf00_0 .net "clk", 0 0, o0x7f0db4b6e018;  alias, 0 drivers
v0x55d63f66cfa0_0 .var/i "i", 31 0;
v0x55d63f66d060_0 .net "imm", 11 0, L_0x55d63f67b610;  alias, 1 drivers
v0x55d63f66d140_0 .net "imm_extend", 63 0, L_0x55d63f68d3c0;  1 drivers
v0x55d63f66d220_0 .net8 "overflow", 0 0, RS_0x7f0db4b6e768;  alias, 3 drivers
v0x55d63f66d2f0_0 .net8 "read_data2", 63 0, RS_0x7f0db4b6e738;  alias, 3 drivers
v0x55d63f66d3c0_0 .net8 "read_data_1", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
L_0x7f0db4b25210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d63f66d490_0 .net "read_data_2", 63 0, L_0x7f0db4b25210;  1 drivers
v0x55d63f66d550_0 .net "register_1", 5 0, L_0x55d63f67af00;  alias, 1 drivers
v0x55d63f66d630_0 .net "register_2", 5 0, L_0x55d63f67b110;  alias, 1 drivers
v0x55d63f66d710 .array "registers", 0 32, 63 0;
v0x55d63f66d7d0_0 .net "write_register", 5 0, L_0x55d63f67b380;  alias, 1 drivers
v0x55d63f66d8b0_0 .net8 "zero", 0 0, RS_0x7f0db4b6e7c8;  alias, 3 drivers
L_0x55d63f68cb60 .part L_0x55d63f67b610, 11, 1;
LS_0x55d63f68cc00_0_0 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_4 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_8 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_12 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_16 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_20 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_24 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_28 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_32 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_36 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_40 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_44 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_0_48 .concat [ 1 1 1 1], L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60, L_0x55d63f68cb60;
LS_0x55d63f68cc00_1_0 .concat [ 4 4 4 4], LS_0x55d63f68cc00_0_0, LS_0x55d63f68cc00_0_4, LS_0x55d63f68cc00_0_8, LS_0x55d63f68cc00_0_12;
LS_0x55d63f68cc00_1_4 .concat [ 4 4 4 4], LS_0x55d63f68cc00_0_16, LS_0x55d63f68cc00_0_20, LS_0x55d63f68cc00_0_24, LS_0x55d63f68cc00_0_28;
LS_0x55d63f68cc00_1_8 .concat [ 4 4 4 4], LS_0x55d63f68cc00_0_32, LS_0x55d63f68cc00_0_36, LS_0x55d63f68cc00_0_40, LS_0x55d63f68cc00_0_44;
LS_0x55d63f68cc00_1_12 .concat [ 4 0 0 0], LS_0x55d63f68cc00_0_48;
L_0x55d63f68cc00 .concat [ 16 16 16 4], LS_0x55d63f68cc00_1_0, LS_0x55d63f68cc00_1_4, LS_0x55d63f68cc00_1_8, LS_0x55d63f68cc00_1_12;
L_0x55d63f68d3c0 .concat [ 12 52 0 0], L_0x55d63f67b610, L_0x55d63f68cc00;
L_0x55d63f68d460 .concat [ 1 31 0 0], v0x55d63f66aac0_0, L_0x7f0db4b25258;
L_0x55d63f68d580 .cmp/eq 32, L_0x55d63f68d460, L_0x7f0db4b252a0;
L_0x55d63f68d670 .functor MUXZ 64, L_0x7f0db4b25210, L_0x55d63f68d3c0, L_0x55d63f68d580, C4<>;
S_0x55d63f66bd70 .scope module, "alu_unit" "ALU_64_bit" 6 45, 7 8 0, S_0x55d63f66ba60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55d63f66c040_0 .net8 "a", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
v0x55d63f66c140_0 .net8 "b", 63 0, RS_0x7f0db4b6e738;  alias, 3 drivers
v0x55d63f66c220_0 .net "op", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f66c2f0_0 .var "overflow", 0 0;
v0x55d63f66c390_0 .var "result", 63 0;
v0x55d63f66c4c0_0 .var "zero", 0 0;
E_0x55d63f651b90 .event edge, v0x55d63f66b670_0, v0x55d63f66c140_0, v0x55d63f66c040_0;
S_0x55d63f66db00 .scope module, "data_path_beq" "Datapath_beq" 2 61, 8 5 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "new_PC"
    .port_info 1 /OUTPUT 64 "read_data_1"
    .port_info 2 /OUTPUT 64 "read_data_2"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 64 "ALU_result"
    .port_info 5 /OUTPUT 1 "overflow"
    .port_info 6 /INPUT 6 "register_1"
    .port_info 7 /INPUT 6 "register_2"
    .port_info 8 /INPUT 12 "imm"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "ALUSrc"
    .port_info 12 /INPUT 4 "ALU_CO"
    .port_info 13 /INPUT 64 "old_PC"
L_0x55d63f67b7a0 .functor BUFZ 64, L_0x55d63f67bac0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55d63f6765a0 .functor BUFZ 64, L_0x55d63f67bd40, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55d63f66e860_0 .net "ALUSrc", 0 0, v0x55d63f66aac0_0;  alias, 1 drivers
v0x55d63f66e970_0 .net "ALU_CO", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f66ea30_0 .net8 "ALU_result", 63 0, RS_0x7f0db4b6e798;  alias, 3 drivers
o0x7f0db4b6ef18 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55d63f66ead0_0 .net "OP", 1 0, o0x7f0db4b6ef18;  0 drivers
v0x55d63f66ebb0_0 .net "RegWrite", 0 0, v0x55d63f66af90_0;  alias, 1 drivers
v0x55d63f66eca0_0 .net *"_s0", 63 0, L_0x55d63f67bac0;  1 drivers
v0x55d63f66ed80_0 .net *"_s10", 6 0, L_0x55d63f67bde0;  1 drivers
L_0x7f0db4b25180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f66ee60_0 .net *"_s13", 0 0, L_0x7f0db4b25180;  1 drivers
v0x55d63f66ef40_0 .net *"_s17", 0 0, L_0x55d63f67bf70;  1 drivers
v0x55d63f66f0b0_0 .net *"_s18", 51 0, L_0x55d63f67c010;  1 drivers
v0x55d63f66f190_0 .net *"_s2", 6 0, L_0x55d63f67bb60;  1 drivers
L_0x7f0db4b25138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f66f270_0 .net *"_s5", 0 0, L_0x7f0db4b25138;  1 drivers
v0x55d63f66f350_0 .net *"_s8", 63 0, L_0x55d63f67bd40;  1 drivers
v0x55d63f66f430_0 .net "clk", 0 0, o0x7f0db4b6e018;  alias, 0 drivers
v0x55d63f66f4d0_0 .var/i "i", 31 0;
v0x55d63f66f5b0_0 .net "imm", 11 0, L_0x55d63f67b610;  alias, 1 drivers
v0x55d63f66f670_0 .net "imm_extend", 63 0, L_0x55d63f67ca60;  1 drivers
v0x55d63f66f730_0 .var "new_PC", 63 0;
v0x55d63f66f7f0_0 .net "old_PC", 63 0, o0x7f0db4b6e0a8;  alias, 0 drivers
v0x55d63f66f890_0 .net8 "overflow", 0 0, RS_0x7f0db4b6e768;  alias, 3 drivers
v0x55d63f66f930_0 .net8 "read_data_1", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
v0x55d63f66f9d0_0 .net8 "read_data_2", 63 0, RS_0x7f0db4b6e738;  alias, 3 drivers
v0x55d63f66fa90_0 .net "register_1", 5 0, L_0x55d63f67af00;  alias, 1 drivers
v0x55d63f66fb50_0 .net "register_2", 5 0, L_0x55d63f67b110;  alias, 1 drivers
v0x55d63f66fbf0 .array "registers", 0 32, 63 0;
v0x55d63f66fc90_0 .net8 "zero", 0 0, RS_0x7f0db4b6e7c8;  alias, 3 drivers
E_0x55d63f6515b0 .event edge, v0x55d63f66c4c0_0;
L_0x55d63f67bac0 .array/port v0x55d63f66fbf0, L_0x55d63f67bb60;
L_0x55d63f67bb60 .concat [ 6 1 0 0], L_0x55d63f67af00, L_0x7f0db4b25138;
L_0x55d63f67bd40 .array/port v0x55d63f66fbf0, L_0x55d63f67bde0;
L_0x55d63f67bde0 .concat [ 6 1 0 0], L_0x55d63f67b110, L_0x7f0db4b25180;
L_0x55d63f67bf70 .part L_0x55d63f67b610, 11, 1;
LS_0x55d63f67c010_0_0 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_4 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_8 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_12 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_16 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_20 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_24 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_28 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_32 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_36 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_40 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_44 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_0_48 .concat [ 1 1 1 1], L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70, L_0x55d63f67bf70;
LS_0x55d63f67c010_1_0 .concat [ 4 4 4 4], LS_0x55d63f67c010_0_0, LS_0x55d63f67c010_0_4, LS_0x55d63f67c010_0_8, LS_0x55d63f67c010_0_12;
LS_0x55d63f67c010_1_4 .concat [ 4 4 4 4], LS_0x55d63f67c010_0_16, LS_0x55d63f67c010_0_20, LS_0x55d63f67c010_0_24, LS_0x55d63f67c010_0_28;
LS_0x55d63f67c010_1_8 .concat [ 4 4 4 4], LS_0x55d63f67c010_0_32, LS_0x55d63f67c010_0_36, LS_0x55d63f67c010_0_40, LS_0x55d63f67c010_0_44;
LS_0x55d63f67c010_1_12 .concat [ 4 0 0 0], LS_0x55d63f67c010_0_48;
L_0x55d63f67c010 .concat [ 16 16 16 4], LS_0x55d63f67c010_1_0, LS_0x55d63f67c010_1_4, LS_0x55d63f67c010_1_8, LS_0x55d63f67c010_1_12;
L_0x55d63f67ca60 .concat [ 12 52 0 0], L_0x55d63f67b610, L_0x55d63f67c010;
S_0x55d63f66de70 .scope module, "alu_unit" "ALU_64_bit" 8 47, 7 8 0, S_0x55d63f66db00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55d63f66e140_0 .net8 "a", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
v0x55d63f66e270_0 .net8 "b", 63 0, RS_0x7f0db4b6e738;  alias, 3 drivers
v0x55d63f66e380_0 .net "op", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f66e420_0 .var "overflow", 0 0;
v0x55d63f66e510_0 .var "result", 63 0;
v0x55d63f66e670_0 .var "zero", 0 0;
S_0x55d63f66ff70 .scope module, "datapath_ld_sd" "Datapath_ld_sd" 2 67, 9 5 0, S_0x55d63f5d3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1"
    .port_info 1 /OUTPUT 64 "read_data_2"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 64 "ALU_result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /INPUT 6 "register_1"
    .port_info 6 /INPUT 6 "register_2"
    .port_info 7 /INPUT 12 "offset"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "RegWrite"
    .port_info 10 /INPUT 1 "ALUSrc"
    .port_info 11 /INPUT 4 "ALU_CO"
    .port_info 12 /INPUT 1 "MemWrite"
    .port_info 13 /INPUT 1 "MemRead"
    .port_info 14 /INPUT 1 "MemReg"
L_0x55d63f68da20 .functor BUFZ 64, L_0x55d63f68d840, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55d63f68dcc0 .functor BUFZ 64, L_0x55d63f68dae0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55d63f670d50_0 .net "ALUSrc", 0 0, v0x55d63f66aac0_0;  alias, 1 drivers
v0x55d63f670e10_0 .net "ALU_CO", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f670ed0_0 .net8 "ALU_result", 63 0, RS_0x7f0db4b6e798;  alias, 3 drivers
v0x55d63f670f70_0 .net "MemRead", 0 0, v0x55d63f66ac20_0;  alias, 1 drivers
v0x55d63f671010_0 .net "MemReg", 0 0, o0x7f0db4b6f518;  alias, 0 drivers
v0x55d63f6710b0_0 .net "MemWrite", 0 0, v0x55d63f66ace0_0;  alias, 1 drivers
v0x55d63f671150_0 .net "RegWrite", 0 0, v0x55d63f66af90_0;  alias, 1 drivers
v0x55d63f6711f0_0 .net *"_s0", 63 0, L_0x55d63f68d840;  1 drivers
v0x55d63f6712b0_0 .net *"_s10", 6 0, L_0x55d63f68db80;  1 drivers
L_0x7f0db4b25330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f671420_0 .net *"_s13", 0 0, L_0x7f0db4b25330;  1 drivers
v0x55d63f671500_0 .net *"_s17", 0 0, L_0x55d63f68dd80;  1 drivers
v0x55d63f6715e0_0 .net *"_s18", 51 0, L_0x55d63f68de20;  1 drivers
v0x55d63f6716c0_0 .net *"_s2", 6 0, L_0x55d63f68d8e0;  1 drivers
L_0x7f0db4b252e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f6717a0_0 .net *"_s5", 0 0, L_0x7f0db4b252e8;  1 drivers
v0x55d63f671880_0 .net *"_s8", 63 0, L_0x55d63f68dae0;  1 drivers
v0x55d63f671960_0 .net "clk", 0 0, o0x7f0db4b6e018;  alias, 0 drivers
v0x55d63f671a00_0 .var/i "i", 31 0;
v0x55d63f671bf0 .array "memory", 0 32, 63 0;
v0x55d63f671cb0_0 .net "offset", 11 0, L_0x55d63f67b8b0;  alias, 1 drivers
v0x55d63f671d90_0 .net "offset_extend", 63 0, L_0x55d63f68e620;  1 drivers
v0x55d63f671e50_0 .net8 "overflow", 0 0, RS_0x7f0db4b6e768;  alias, 3 drivers
v0x55d63f671ef0_0 .net8 "read_data_1", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
v0x55d63f671f90_0 .net8 "read_data_2", 63 0, RS_0x7f0db4b6e738;  alias, 3 drivers
v0x55d63f672050_0 .net "register_1", 5 0, L_0x55d63f67af00;  alias, 1 drivers
v0x55d63f672110_0 .net "register_2", 5 0, L_0x55d63f67b110;  alias, 1 drivers
v0x55d63f6721d0 .array "registers", 0 32, 63 0;
v0x55d63f672290_0 .net8 "zero", 0 0, RS_0x7f0db4b6e7c8;  alias, 3 drivers
E_0x55d63f66e060 .event edge, v0x55d63f66c140_0, v0x55d63f66c390_0, v0x55d63f66af90_0;
L_0x55d63f68d840 .array/port v0x55d63f6721d0, L_0x55d63f68d8e0;
L_0x55d63f68d8e0 .concat [ 6 1 0 0], L_0x55d63f67af00, L_0x7f0db4b252e8;
L_0x55d63f68dae0 .array/port v0x55d63f6721d0, L_0x55d63f68db80;
L_0x55d63f68db80 .concat [ 6 1 0 0], L_0x55d63f67b110, L_0x7f0db4b25330;
L_0x55d63f68dd80 .part L_0x55d63f67b8b0, 11, 1;
LS_0x55d63f68de20_0_0 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_4 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_8 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_12 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_16 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_20 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_24 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_28 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_32 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_36 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_40 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_44 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_0_48 .concat [ 1 1 1 1], L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80, L_0x55d63f68dd80;
LS_0x55d63f68de20_1_0 .concat [ 4 4 4 4], LS_0x55d63f68de20_0_0, LS_0x55d63f68de20_0_4, LS_0x55d63f68de20_0_8, LS_0x55d63f68de20_0_12;
LS_0x55d63f68de20_1_4 .concat [ 4 4 4 4], LS_0x55d63f68de20_0_16, LS_0x55d63f68de20_0_20, LS_0x55d63f68de20_0_24, LS_0x55d63f68de20_0_28;
LS_0x55d63f68de20_1_8 .concat [ 4 4 4 4], LS_0x55d63f68de20_0_32, LS_0x55d63f68de20_0_36, LS_0x55d63f68de20_0_40, LS_0x55d63f68de20_0_44;
LS_0x55d63f68de20_1_12 .concat [ 4 0 0 0], LS_0x55d63f68de20_0_48;
L_0x55d63f68de20 .concat [ 16 16 16 4], LS_0x55d63f68de20_1_0, LS_0x55d63f68de20_1_4, LS_0x55d63f68de20_1_8, LS_0x55d63f68de20_1_12;
L_0x55d63f68e620 .concat [ 12 52 0 0], L_0x55d63f67b8b0, L_0x55d63f68de20;
S_0x55d63f6702f0 .scope module, "alu_unit" "ALU_64_bit" 9 47, 7 8 0, S_0x55d63f66ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55d63f670640_0 .net8 "a", 63 0, RS_0x7f0db4b6e708;  alias, 3 drivers
v0x55d63f670720_0 .net "b", 63 0, L_0x55d63f68e620;  alias, 1 drivers
v0x55d63f670800_0 .net "op", 3 0, v0x55d63f66b670_0;  alias, 1 drivers
v0x55d63f6708a0_0 .var "overflow", 0 0;
v0x55d63f6709d0_0 .var "result", 63 0;
v0x55d63f670b20_0 .var "zero", 0 0;
E_0x55d63f6705c0 .event edge, v0x55d63f66b670_0, v0x55d63f670720_0, v0x55d63f66c040_0;
S_0x55d63f5d3b10 .scope module, "pipeline_tb" "pipeline_tb" 10 1;
 .timescale 0 0;
v0x55d63f678660_0 .net "ALU_CO", 3 0, v0x55d63f675f80_0;  1 drivers
v0x55d63f678740_0 .net "ALU_result", 63 0, v0x55d63f676df0_0;  1 drivers
v0x55d63f678800_0 .net "ALUop", 1 0, v0x55d63f6751d0_0;  1 drivers
v0x55d63f6788f0_0 .net "ALUsrc", 0 0, v0x55d63f6752d0_0;  1 drivers
v0x55d63f6789e0_0 .net "Branch", 0 0, v0x55d63f675390_0;  1 drivers
v0x55d63f678ad0_0 .net "MemRead", 0 0, v0x55d63f675430_0;  1 drivers
v0x55d63f678b70_0 .net "MemWrite", 0 0, v0x55d63f6754f0_0;  1 drivers
v0x55d63f678c10_0 .net "MemtoReg", 0 0, v0x55d63f675600_0;  1 drivers
v0x55d63f678ce0_0 .net "OP", 6 0, L_0x55d63f68e6c0;  1 drivers
v0x55d63f678db0_0 .net "RegWrite", 0 0, v0x55d63f6757a0_0;  1 drivers
L_0x7f0db4b25378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f678e50_0 .net *"_s11", 0 0, L_0x7f0db4b25378;  1 drivers
v0x55d63f678ef0_0 .net *"_s13", 4 0, L_0x55d63f68ef70;  1 drivers
L_0x7f0db4b253c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f678f90_0 .net *"_s17", 0 0, L_0x7f0db4b253c0;  1 drivers
v0x55d63f679070_0 .net *"_s19", 4 0, L_0x55d63f68f1e0;  1 drivers
L_0x7f0db4b25408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63f679150_0 .net *"_s23", 0 0, L_0x7f0db4b25408;  1 drivers
v0x55d63f679230_0 .net *"_s25", 6 0, L_0x55d63f68f460;  1 drivers
L_0x7f0db4b25450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55d63f679310_0 .net *"_s29", 4 0, L_0x7f0db4b25450;  1 drivers
v0x55d63f679500_0 .net *"_s31", 6 0, L_0x55d63f68f6a0;  1 drivers
v0x55d63f6795e0_0 .net *"_s33", 4 0, L_0x55d63f68f7b0;  1 drivers
v0x55d63f6796c0_0 .net *"_s7", 4 0, L_0x55d63f68ed90;  1 drivers
v0x55d63f6797a0_0 .var "clock", 0 0;
v0x55d63f679890_0 .net "func3", 2 0, L_0x55d63f68eb20;  1 drivers
v0x55d63f679950_0 .net "func7", 6 0, L_0x55d63f68ec10;  1 drivers
v0x55d63f6799f0_0 .net "imm", 11 0, L_0x55d63f68f560;  1 drivers
v0x55d63f679ac0_0 .net "imm_1", 11 0, L_0x55d63f68f850;  1 drivers
v0x55d63f679b80_0 .net "instruction", 31 0, v0x55d63f674a00_0;  1 drivers
v0x55d63f679c70_0 .net "new_PC", 63 0, v0x55d63f674af0_0;  1 drivers
v0x55d63f679d40_0 .var "old_PC", 63 0;
v0x55d63f679e10_0 .net "overflow", 0 0, v0x55d63f676d50_0;  1 drivers
L_0x7f0db4b25498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d63f679f00_0 .net "read_data_1", 63 0, L_0x7f0db4b25498;  1 drivers
v0x55d63f679ff0_0 .net "read_data_2", 63 0, L_0x55d63f690600;  1 drivers
v0x55d63f67a100_0 .net "register_1", 5 0, L_0x55d63f68ee30;  1 drivers
v0x55d63f67a1c0_0 .net "register_2", 5 0, L_0x55d63f68f050;  1 drivers
v0x55d63f67a470_0 .var "reset", 0 0;
v0x55d63f67a510_0 .net "write_register", 5 0, L_0x55d63f68f2d0;  1 drivers
v0x55d63f67a5e0_0 .net "zero", 0 0, v0x55d63f676f20_0;  1 drivers
L_0x55d63f68e6c0 .part v0x55d63f674a00_0, 0, 7;
L_0x55d63f68eb20 .part v0x55d63f674a00_0, 12, 3;
L_0x55d63f68ec10 .part v0x55d63f674a00_0, 25, 7;
L_0x55d63f68ed90 .part v0x55d63f674a00_0, 15, 5;
L_0x55d63f68ee30 .concat [ 5 1 0 0], L_0x55d63f68ed90, L_0x7f0db4b25378;
L_0x55d63f68ef70 .part v0x55d63f674a00_0, 20, 5;
L_0x55d63f68f050 .concat [ 5 1 0 0], L_0x55d63f68ef70, L_0x7f0db4b253c0;
L_0x55d63f68f1e0 .part v0x55d63f674a00_0, 7, 5;
L_0x55d63f68f2d0 .concat [ 5 1 0 0], L_0x55d63f68f1e0, L_0x7f0db4b25408;
L_0x55d63f68f460 .part v0x55d63f674a00_0, 25, 7;
L_0x55d63f68f560 .concat [ 7 5 0 0], L_0x55d63f68f460, L_0x7f0db4b25450;
L_0x55d63f68f6a0 .part v0x55d63f674a00_0, 5, 7;
L_0x55d63f68f7b0 .part v0x55d63f674a00_0, 0, 5;
L_0x55d63f68f850 .concat [ 5 7 0 0], L_0x55d63f68f7b0, L_0x55d63f68f6a0;
S_0x55d63f674600 .scope module, "Ins_fetch" "Instruction_Fetch" 10 13, 3 5 0, S_0x55d63f5d3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /OUTPUT 64 "new_PC"
    .port_info 2 /INPUT 64 "old_PC"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clock"
v0x55d63f674860 .array "I_MEM", 251 0, 31 0;
v0x55d63f674940_0 .net "clock", 0 0, v0x55d63f6797a0_0;  1 drivers
v0x55d63f674a00_0 .var "instruction", 31 0;
v0x55d63f674af0_0 .var "new_PC", 63 0;
v0x55d63f674bd0_0 .net "old_PC", 63 0, v0x55d63f679d40_0;  1 drivers
v0x55d63f674d00_0 .net "reset", 0 0, v0x55d63f67a470_0;  1 drivers
E_0x55d63f5faba0 .event posedge, v0x55d63f674940_0;
S_0x55d63f674e60 .scope module, "control_unit_1" "Main_Control" 10 26, 4 1 0, S_0x55d63f5d3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Branch"
    .port_info 1 /OUTPUT 1 "MemRead"
    .port_info 2 /OUTPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 2 "ALUop"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "ALUsrc"
    .port_info 6 /OUTPUT 1 "RegWrite"
    .port_info 7 /INPUT 7 "OP"
v0x55d63f6751d0_0 .var "ALUop", 1 0;
v0x55d63f6752d0_0 .var "ALUsrc", 0 0;
v0x55d63f675390_0 .var "Branch", 0 0;
v0x55d63f675430_0 .var "MemRead", 0 0;
v0x55d63f6754f0_0 .var "MemWrite", 0 0;
v0x55d63f675600_0 .var "MemtoReg", 0 0;
v0x55d63f6756c0_0 .net "OP", 6 0, L_0x55d63f68e6c0;  alias, 1 drivers
v0x55d63f6757a0_0 .var "RegWrite", 0 0;
v0x55d63f675860_0 .net *"_s12", 0 0, L_0x55d63f68ea30;  1 drivers
v0x55d63f6759d0_0 .net *"_s3", 0 0, L_0x55d63f68e800;  1 drivers
v0x55d63f675ab0_0 .net *"_s7", 0 0, L_0x55d63f68e8a0;  1 drivers
v0x55d63f675b90_0 .net "f", 2 0, L_0x55d63f68e940;  1 drivers
E_0x55d63f675170 .event edge, v0x55d63f6756c0_0;
L_0x55d63f68e800 .part L_0x55d63f68e6c0, 6, 1;
L_0x55d63f68e8a0 .part L_0x55d63f68e6c0, 5, 1;
L_0x55d63f68e940 .concat8 [ 1 1 1 0], L_0x55d63f68ea30, L_0x55d63f68e8a0, L_0x55d63f68e800;
L_0x55d63f68ea30 .part L_0x55d63f68e6c0, 4, 1;
S_0x55d63f675d70 .scope module, "control_unit_2" "CU" 10 36, 5 7 0, S_0x55d63f5d3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_CO"
    .port_info 1 /INPUT 2 "OP"
    .port_info 2 /INPUT 3 "func3"
    .port_info 3 /INPUT 7 "func7"
v0x55d63f675f80_0 .var "ALU_CO", 3 0;
v0x55d63f676080_0 .net "OP", 1 0, v0x55d63f6751d0_0;  alias, 1 drivers
v0x55d63f676170_0 .net "func3", 2 0, L_0x55d63f68eb20;  alias, 1 drivers
v0x55d63f676240_0 .net "func7", 6 0, L_0x55d63f68ec10;  alias, 1 drivers
E_0x55d63f675f20 .event edge, v0x55d63f676170_0, v0x55d63f676240_0, v0x55d63f6751d0_0;
S_0x55d63f6763d0 .scope module, "data_path_R_I" "Datapath_R_I" 10 50, 6 5 0, S_0x55d63f5d3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1"
    .port_info 1 /OUTPUT 64 "read_data2"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 64 "ALU_result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /INPUT 6 "register_1"
    .port_info 6 /INPUT 6 "register_2"
    .port_info 7 /INPUT 6 "write_register"
    .port_info 8 /INPUT 1 "ALUSrc"
    .port_info 9 /INPUT 12 "imm"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 4 "ALU_CO"
    .port_info 12 /INPUT 1 "clk"
v0x55d63f6770e0_0 .net "ALUSrc", 0 0, v0x55d63f6752d0_0;  alias, 1 drivers
v0x55d63f6771a0_0 .net "ALU_CO", 3 0, v0x55d63f675f80_0;  alias, 1 drivers
v0x55d63f677290_0 .net "ALU_result", 63 0, v0x55d63f676df0_0;  alias, 1 drivers
v0x55d63f677360_0 .net "RegWrite", 0 0, v0x55d63f6757a0_0;  alias, 1 drivers
v0x55d63f677430_0 .net *"_s10", 31 0, L_0x55d63f690420;  1 drivers
L_0x7f0db4b25528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d63f677520_0 .net *"_s13", 30 0, L_0x7f0db4b25528;  1 drivers
L_0x7f0db4b25570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d63f677600_0 .net/2u *"_s14", 31 0, L_0x7f0db4b25570;  1 drivers
v0x55d63f6776e0_0 .net *"_s16", 0 0, L_0x55d63f6904c0;  1 drivers
v0x55d63f6777a0_0 .net *"_s5", 0 0, L_0x55d63f68fb20;  1 drivers
v0x55d63f677910_0 .net *"_s6", 51 0, L_0x55d63f68fbc0;  1 drivers
v0x55d63f6779f0_0 .net "clk", 0 0, v0x55d63f6797a0_0;  alias, 1 drivers
v0x55d63f677a90_0 .var/i "i", 31 0;
v0x55d63f677b50_0 .net "imm", 11 0, L_0x55d63f68f560;  alias, 1 drivers
v0x55d63f677c30_0 .net "imm_extend", 63 0, L_0x55d63f690380;  1 drivers
v0x55d63f677d10_0 .net "overflow", 0 0, v0x55d63f676d50_0;  alias, 1 drivers
v0x55d63f677de0_0 .net "read_data2", 63 0, L_0x55d63f690600;  alias, 1 drivers
v0x55d63f677eb0_0 .net "read_data_1", 63 0, L_0x7f0db4b25498;  alias, 1 drivers
L_0x7f0db4b254e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d63f677f80_0 .net "read_data_2", 63 0, L_0x7f0db4b254e0;  1 drivers
v0x55d63f678040_0 .net "register_1", 5 0, L_0x55d63f68ee30;  alias, 1 drivers
v0x55d63f678120_0 .net "register_2", 5 0, L_0x55d63f68f050;  alias, 1 drivers
v0x55d63f678200 .array "registers", 0 32, 63 0;
v0x55d63f6782c0_0 .net "write_register", 5 0, L_0x55d63f68f2d0;  alias, 1 drivers
v0x55d63f6783a0_0 .net "zero", 0 0, v0x55d63f676f20_0;  alias, 1 drivers
L_0x55d63f68fb20 .part L_0x55d63f68f560, 11, 1;
LS_0x55d63f68fbc0_0_0 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_4 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_8 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_12 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_16 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_20 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_24 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_28 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_32 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_36 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_40 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_44 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_0_48 .concat [ 1 1 1 1], L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20, L_0x55d63f68fb20;
LS_0x55d63f68fbc0_1_0 .concat [ 4 4 4 4], LS_0x55d63f68fbc0_0_0, LS_0x55d63f68fbc0_0_4, LS_0x55d63f68fbc0_0_8, LS_0x55d63f68fbc0_0_12;
LS_0x55d63f68fbc0_1_4 .concat [ 4 4 4 4], LS_0x55d63f68fbc0_0_16, LS_0x55d63f68fbc0_0_20, LS_0x55d63f68fbc0_0_24, LS_0x55d63f68fbc0_0_28;
LS_0x55d63f68fbc0_1_8 .concat [ 4 4 4 4], LS_0x55d63f68fbc0_0_32, LS_0x55d63f68fbc0_0_36, LS_0x55d63f68fbc0_0_40, LS_0x55d63f68fbc0_0_44;
LS_0x55d63f68fbc0_1_12 .concat [ 4 0 0 0], LS_0x55d63f68fbc0_0_48;
L_0x55d63f68fbc0 .concat [ 16 16 16 4], LS_0x55d63f68fbc0_1_0, LS_0x55d63f68fbc0_1_4, LS_0x55d63f68fbc0_1_8, LS_0x55d63f68fbc0_1_12;
L_0x55d63f690380 .concat [ 12 52 0 0], L_0x55d63f68f560, L_0x55d63f68fbc0;
L_0x55d63f690420 .concat [ 1 31 0 0], v0x55d63f6752d0_0, L_0x7f0db4b25528;
L_0x55d63f6904c0 .cmp/eq 32, L_0x55d63f690420, L_0x7f0db4b25570;
L_0x55d63f690600 .functor MUXZ 64, L_0x7f0db4b254e0, L_0x55d63f690380, L_0x55d63f6904c0, C4<>;
S_0x55d63f676750 .scope module, "alu_unit" "ALU_64_bit" 6 45, 7 8 0, S_0x55d63f6763d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55d63f676aa0_0 .net "a", 63 0, L_0x7f0db4b25498;  alias, 1 drivers
v0x55d63f676ba0_0 .net "b", 63 0, L_0x55d63f690600;  alias, 1 drivers
v0x55d63f676c80_0 .net "op", 3 0, v0x55d63f675f80_0;  alias, 1 drivers
v0x55d63f676d50_0 .var "overflow", 0 0;
v0x55d63f676df0_0 .var "result", 63 0;
v0x55d63f676f20_0 .var "zero", 0 0;
E_0x55d63f676a20 .event edge, v0x55d63f675f80_0, v0x55d63f676ba0_0, v0x55d63f676aa0_0;
    .scope S_0x55d63f6136e0;
T_0 ;
    %wait E_0x55d63f5fad40;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55d63f66a400_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x55d63f628480, 4, 0;
    %load/vec4 v0x55d63f66a400_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55d63f628480, 4;
    %store/vec4 v0x55d63f628650_0, 0, 32;
    %load/vec4 v0x55d63f66a530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x55d63f66a400_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55d63f632130_0, 0, 64;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 4194304, 0, 64;
    %store/vec4 v0x55d63f632130_0, 0, 64;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d63f66a690;
T_1 ;
    %wait E_0x55d63f5fa270;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f66ab80_0, 0, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f66ac20_0, 0, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f66adf0_0, 0, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d63f66a9c0_0, 4, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d63f66a9c0_0, 4, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f66ace0_0, 0, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f66aac0_0, 0, 1;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %mul;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x55d63f66b2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %add;
    %mul;
    %store/vec4 v0x55d63f66af90_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d63f66b4d0;
T_2 ;
    %wait E_0x55d63f64fd40;
    %load/vec4 v0x55d63f66b770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f66b770_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f66b8d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f66b830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55d63f66b770_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f66b8d0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f66b830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x55d63f66b770_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f66b8d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f66b830_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55d63f66b770_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f66b8d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f66b830_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d63f66b670_0, 0, 4;
T_2.9 ;
T_2.8 ;
T_2.6 ;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d63f66de70;
T_3 ;
    %wait E_0x55d63f651b90;
    %load/vec4 v0x55d63f66e380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x55d63f66e140_0;
    %load/vec4 v0x55d63f66e270_0;
    %and;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x55d63f66e140_0;
    %load/vec4 v0x55d63f66e270_0;
    %or;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x55d63f66e140_0;
    %load/vec4 v0x55d63f66e270_0;
    %add;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55d63f66e140_0;
    %load/vec4 v0x55d63f66e270_0;
    %sub;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55d63f66e140_0;
    %inv;
    %load/vec4 v0x55d63f66e270_0;
    %inv;
    %or;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55d63f66e140_0;
    %inv;
    %load/vec4 v0x55d63f66e270_0;
    %inv;
    %and;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55d63f66e140_0;
    %load/vec4 v0x55d63f66e270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x55d63f66e510_0, 0, 64;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f66e510_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x55d63f66e670_0, 0, 1;
    %load/vec4 v0x55d63f66e380_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63f66e420_0, 0, 1;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e270_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55d63f66e510_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f66e140_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55d63f66e270_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e510_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.17, 9;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.17, 9;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 1;
    %store/vec4 v0x55d63f66e420_0, 0, 1;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55d63f66e270_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d63f66e510_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f66e140_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e270_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66e510_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.19, 9;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.19, 9;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 1;
    %store/vec4 v0x55d63f66e420_0, 0, 1;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d63f66db00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63f66f4d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55d63f66f4d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55d63f66f4d0_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55d63f66f4d0_0;
    %store/vec4a v0x55d63f66fbf0, 4, 0;
    %load/vec4 v0x55d63f66f4d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f66f4d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55d63f66f4d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55d63f66f4d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 32, 0, 64;
    %load/vec4 v0x55d63f66f4d0_0;
    %pad/s 64;
    %sub;
    %ix/getv/s 4, v0x55d63f66f4d0_0;
    %store/vec4a v0x55d63f66fbf0, 4, 0;
    %load/vec4 v0x55d63f66f4d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f66f4d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x55d63f66db00;
T_5 ;
    %wait E_0x55d63f6515b0;
    %load/vec4 v0x55d63f66fc90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55d63f66f7f0_0;
    %load/vec4 v0x55d63f66f670_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d63f66f730_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d63f66f7f0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55d63f66f730_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d63f66bd70;
T_6 ;
    %wait E_0x55d63f651b90;
    %load/vec4 v0x55d63f66c220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x55d63f66c040_0;
    %load/vec4 v0x55d63f66c140_0;
    %and;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x55d63f66c040_0;
    %load/vec4 v0x55d63f66c140_0;
    %or;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x55d63f66c040_0;
    %load/vec4 v0x55d63f66c140_0;
    %add;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55d63f66c040_0;
    %load/vec4 v0x55d63f66c140_0;
    %sub;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55d63f66c040_0;
    %inv;
    %load/vec4 v0x55d63f66c140_0;
    %inv;
    %or;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55d63f66c040_0;
    %inv;
    %load/vec4 v0x55d63f66c140_0;
    %inv;
    %and;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55d63f66c040_0;
    %load/vec4 v0x55d63f66c140_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x55d63f66c390_0, 0, 64;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f66c390_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 1;
    %store/vec4 v0x55d63f66c4c0_0, 0, 1;
    %load/vec4 v0x55d63f66c220_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63f66c2f0_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c040_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55d63f66c390_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f66c040_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55d63f66c140_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c390_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 1;
    %store/vec4 v0x55d63f66c2f0_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c040_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55d63f66c140_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d63f66c390_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f66c040_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f66c390_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.19, 9;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.19, 9;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 1;
    %store/vec4 v0x55d63f66c2f0_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d63f66ba60;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63f66cfa0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55d63f66cfa0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x55d63f66cfa0_0;
    %store/vec4a v0x55d63f66d710, 4, 0;
    %load/vec4 v0x55d63f66cfa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f66cfa0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55d63f66ba60;
T_8 ;
    %wait E_0x55d63f5fad40;
    %load/vec4 v0x55d63f66c900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55d63f66c830_0;
    %load/vec4 v0x55d63f66d7d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d63f66d710, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d63f6702f0;
T_9 ;
    %wait E_0x55d63f6705c0;
    %load/vec4 v0x55d63f670800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55d63f670640_0;
    %load/vec4 v0x55d63f670720_0;
    %and;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55d63f670640_0;
    %load/vec4 v0x55d63f670720_0;
    %or;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55d63f670640_0;
    %load/vec4 v0x55d63f670720_0;
    %add;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55d63f670640_0;
    %load/vec4 v0x55d63f670720_0;
    %sub;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55d63f670640_0;
    %inv;
    %load/vec4 v0x55d63f670720_0;
    %inv;
    %or;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55d63f670640_0;
    %inv;
    %load/vec4 v0x55d63f670720_0;
    %inv;
    %and;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55d63f670640_0;
    %load/vec4 v0x55d63f670720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x55d63f6709d0_0, 0, 64;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f6709d0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %pad/s 1;
    %store/vec4 v0x55d63f670b20_0, 0, 1;
    %load/vec4 v0x55d63f670800_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63f6708a0_0, 0, 1;
    %jmp T_9.15;
T_9.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f670640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f670720_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55d63f6709d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f670640_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55d63f670720_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f6709d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.17, 9;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.17, 9;
 ; End of false expr.
    %blend;
T_9.17;
    %pad/s 1;
    %store/vec4 v0x55d63f6708a0_0, 0, 1;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f670640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55d63f670720_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d63f6709d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f670640_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f670720_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f6709d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.19, 9;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.19, 9;
 ; End of false expr.
    %blend;
T_9.19;
    %pad/s 1;
    %store/vec4 v0x55d63f6708a0_0, 0, 1;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d63f66ff70;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63f671a00_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55d63f671a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x55d63f671a00_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55d63f671a00_0;
    %store/vec4a v0x55d63f6721d0, 4, 0;
    %load/vec4 v0x55d63f671a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f671a00_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63f671a00_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55d63f671a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0x55d63f671a00_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55d63f671a00_0;
    %store/vec4a v0x55d63f671bf0, 4, 0;
    %load/vec4 v0x55d63f671a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f671a00_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .thread T_10;
    .scope S_0x55d63f66ff70;
T_11 ;
    %wait E_0x55d63f66e060;
    %load/vec4 v0x55d63f671150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x55d63f670ed0_0;
    %load/vec4a v0x55d63f671bf0, 4;
    %load/vec4 v0x55d63f672110_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d63f6721d0, 4, 0;
    %jmp T_11.1;
T_11.0 ;
    %ix/getv 4, v0x55d63f671f90_0;
    %load/vec4a v0x55d63f671bf0, 4;
    %ix/getv 4, v0x55d63f670ed0_0;
    %store/vec4a v0x55d63f671bf0, 4, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d63f674600;
T_12 ;
    %wait E_0x55d63f5faba0;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55d63f674bd0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x55d63f674860, 4, 0;
    %load/vec4 v0x55d63f674bd0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55d63f674860, 4;
    %store/vec4 v0x55d63f674a00_0, 0, 32;
    %load/vec4 v0x55d63f674d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x55d63f674bd0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55d63f674af0_0, 0, 64;
    %jmp T_12.2;
T_12.1 ;
    %pushi/vec4 4194304, 0, 64;
    %store/vec4 v0x55d63f674af0_0, 0, 64;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d63f674e60;
T_13 ;
    %wait E_0x55d63f675170;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f675390_0, 0, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f675430_0, 0, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f675600_0, 0, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d63f6751d0_0, 4, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d63f6751d0_0, 4, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f6754f0_0, 0, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55d63f6752d0_0, 0, 1;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %mul;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x55d63f675b90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %add;
    %mul;
    %store/vec4 v0x55d63f6757a0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d63f675d70;
T_14 ;
    %wait E_0x55d63f675f20;
    %load/vec4 v0x55d63f676080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
    %jmp T_14.2;
T_14.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f676080_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f676240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f676170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x55d63f676080_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f676240_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f676170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x55d63f676080_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f676240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f676170_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0x55d63f676080_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d63f676240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d63f676170_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d63f675f80_0, 0, 4;
T_14.9 ;
T_14.8 ;
T_14.6 ;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d63f676750;
T_15 ;
    %wait E_0x55d63f676a20;
    %load/vec4 v0x55d63f676c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0x55d63f676aa0_0;
    %load/vec4 v0x55d63f676ba0_0;
    %and;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0x55d63f676aa0_0;
    %load/vec4 v0x55d63f676ba0_0;
    %or;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x55d63f676aa0_0;
    %load/vec4 v0x55d63f676ba0_0;
    %add;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x55d63f676aa0_0;
    %load/vec4 v0x55d63f676ba0_0;
    %sub;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x55d63f676aa0_0;
    %inv;
    %load/vec4 v0x55d63f676ba0_0;
    %inv;
    %or;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x55d63f676aa0_0;
    %inv;
    %load/vec4 v0x55d63f676ba0_0;
    %inv;
    %and;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55d63f676aa0_0;
    %load/vec4 v0x55d63f676ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x55d63f676df0_0, 0, 64;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d63f676df0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %pad/s 1;
    %store/vec4 v0x55d63f676f20_0, 0, 1;
    %load/vec4 v0x55d63f676c80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63f676d50_0, 0, 1;
    %jmp T_15.15;
T_15.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676aa0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676ba0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55d63f676df0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f676aa0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55d63f676ba0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676df0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_15.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.17, 9;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.17, 9;
 ; End of false expr.
    %blend;
T_15.17;
    %pad/s 1;
    %store/vec4 v0x55d63f676d50_0, 0, 1;
    %jmp T_15.15;
T_15.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676aa0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55d63f676ba0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d63f676df0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d63f676aa0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676ba0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55d63f676df0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_15.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.19, 9;
T_15.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.19, 9;
 ; End of false expr.
    %blend;
T_15.19;
    %pad/s 1;
    %store/vec4 v0x55d63f676d50_0, 0, 1;
    %jmp T_15.15;
T_15.15 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d63f6763d0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63f677a90_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55d63f677a90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x55d63f677a90_0;
    %store/vec4a v0x55d63f678200, 4, 0;
    %load/vec4 v0x55d63f677a90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d63f677a90_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x55d63f6763d0;
T_17 ;
    %wait E_0x55d63f5faba0;
    %load/vec4 v0x55d63f677360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55d63f677290_0;
    %load/vec4 v0x55d63f6782c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d63f678200, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d63f5d3b10;
T_18 ;
    %vpi_call 10 18 "$display", "Pipeline:\012" {0 0 0};
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55d63f679d40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63f67a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d63f6797a0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 10 22 "$monitor", "old_PC: %b\012reset: %b \012clock: %b\012 instruction: %b", v0x55d63f679d40_0, v0x55d63f67a470_0, v0x55d63f6797a0_0, v0x55d63f679b80_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55d63f5d3b10;
T_19 ;
    %delay 15, 0;
    %vpi_call 10 28 "$monitor", "ALUop: %b, OP: %b", v0x55d63f678800_0, v0x55d63f678ce0_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55d63f5d3b10;
T_20 ;
    %delay 30, 0;
    %vpi_call 10 38 "$monitor", "func3: %b func7: %b", v0x55d63f679890_0, v0x55d63f679950_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55d63f5d3b10;
T_21 ;
    %delay 40, 0;
    %vpi_call 10 53 "$monitor", "ALU result: %b", v0x55d63f678740_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main.v";
    "Instruction_Fetch.v";
    "main_control.v";
    "ALU_CU.v";
    "datapath_R_I_type.v";
    "ALU_64.v";
    "datapath_beq.v";
    "datapath_ld_sd.v";
    "main_tb.v";
