// Seed: 3966520284
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10
);
  assign id_10 = id_2;
  assign id_0  = 1;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_0, id_3, id_0, id_3, id_3, id_4, id_3, id_3, id_4
  );
  wand id_7;
  wire id_8;
  id_9(
      .id_0(id_8),
      .id_1(1),
      .id_2(id_1.id_10),
      .id_3(id_3),
      .id_4(id_4),
      .id_5(1),
      .id_6(id_2),
      .id_7(-id_7)
  );
  wire id_11;
  wire id_12;
  assign id_6 = id_8;
endmodule
