DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "STD_LOGIC_UNSIGNED"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_dsp_if_p"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_config_p"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_real_data_p"
)
]
instances [
(Instance
name "I0"
duLibraryName "NSK600_tb"
duName "tb_if_handle"
elements [
]
mwi 0
uid 152,0
)
(Instance
name "I1"
duLibraryName "NSK600_tb"
duName "tb_txd_regen"
elements [
]
mwi 0
uid 164,0
)
(Instance
name "I2"
duLibraryName "NSK600_tb"
duName "clk128k_gen"
elements [
]
mwi 0
uid 216,0
)
(Instance
name "I3"
duLibraryName "NSK600_tb"
duName "tb_v24_delay"
elements [
]
mwi 0
uid 476,0
)
(Instance
name "I4"
duLibraryName "NSK600_tb"
duName "tb_gen_rxd"
elements [
]
mwi 0
uid 672,0
)
(Instance
name "I5"
duLibraryName "NSK600_tb"
duName "tb_clk1024k_gen"
elements [
]
mwi 0
uid 684,0
)
(Instance
name "I6"
duLibraryName "NSK600_tb"
duName "tb_dummy_rxd"
elements [
]
mwi 0
uid 780,0
)
(Instance
name "I7"
duLibraryName "NSK600_tb"
duName "tb_busy_mux"
elements [
]
mwi 0
uid 1756,0
)
]
libraryRefs [
"ieee"
"NSK600_tb"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if"
)
(vvPair
variable "date"
value "2011-07-04"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "tb_dsp_if"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_tb/work/"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "tb_dsp_if"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_dsp_if\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:50:14"
)
(vvPair
variable "unit"
value "tb_dsp_if"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 140,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "90500,18625,92000,19375"
)
(Line
uid 12,0
sl 0
ro 270
xt "90000,19000,90500,19000"
pts [
"90000,19000"
"90500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "93000,18500,96600,19500"
st "dsp_cs_n"
blo "93000,19300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "dsp_cs_n"
t "std_logic"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,3000,11000,3800"
st "dsp_cs_n        : std_logic"
)
)
*3 (PortIoInOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 25,0
sl 0
xt "90500,15625,92000,16375"
)
(Line
uid 26,0
sl 0
xt "90000,16000,90500,16000"
pts [
"90000,16000"
"90500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "93000,15500,96400,16500"
st "dsp_data"
blo "93000,16300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "dsp_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,7000,21000,7800"
st "dsp_data        : std_logic_vector(7 DOWNTO 0)"
)
)
*5 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "90500,24625,92000,25375"
)
(Line
uid 54,0
sl 0
ro 270
xt "90000,25000,90500,25000"
pts [
"90000,25000"
"90500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "93000,24500,96500,25500"
st "dsp_rd_n"
blo "93000,25300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 63,0
decl (Decl
n "dsp_rd_n"
t "std_logic"
o 3
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,4600,11000,5400"
st "dsp_rd_n        : std_logic"
)
)
*7 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "-1000,26625,500,27375"
)
(Line
uid 68,0
sl 0
ro 90
xt "500,27000,1000,27000"
pts [
"1000,27000"
"500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-6400,26500,-2000,27500"
st "dsp_status"
ju 2
blo "-2000,27300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 77,0
decl (Decl
n "dsp_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,5400,21000,6200"
st "dsp_status      : std_logic_vector(1 DOWNTO 0)"
)
)
*9 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "90500,21625,92000,22375"
)
(Line
uid 82,0
sl 0
ro 270
xt "90000,22000,90500,22000"
pts [
"90000,22000"
"90500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "93000,21500,96600,22500"
st "dsp_wr_n"
blo "93000,22300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 91,0
decl (Decl
n "dsp_wr_n"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,6200,11000,7000"
st "dsp_wr_n        : std_logic"
)
)
*11 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-1000,20625,500,21375"
)
(Line
uid 96,0
sl 0
ro 270
xt "500,21000,1000,21000"
pts [
"500,21000"
"1000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-5200,20500,-2000,21500"
st "testcase"
ju 2
blo "-2000,21300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 106,0
decl (Decl
n "testcase"
t "t_testcase"
o 1
suid 7,0
)
declText (MLText
uid 107,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,2200,11500,3000"
st "testcase        : t_testcase"
)
)
*13 (Blk
uid 152,0
shape (Rectangle
uid 153,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,9000,63000,34000"
)
oxt "38000,14000,50000,34000"
ttg (MlTextGroup
uid 154,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 155,0
va (VaSet
font "Arial,8,1"
)
xt "47750,17000,52250,18000"
st "NSK600_tb"
blo "47750,17800"
tm "BdLibraryNameMgr"
)
*15 (Text
uid 156,0
va (VaSet
font "Arial,8,1"
)
xt "47750,18000,53150,19000"
st "tb_if_handle"
blo "47750,18800"
tm "BlkNameMgr"
)
*16 (Text
uid 157,0
va (VaSet
font "Arial,8,1"
)
xt "47750,19000,48750,20000"
st "I0"
blo "47750,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 158,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 159,0
text (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "39750,28000,39750,28000"
)
header ""
)
elements [
]
)
)
*17 (Blk
uid 164,0
shape (Rectangle
uid 165,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,43000,50000,60000"
)
oxt "38000,43000,50000,58000"
ttg (MlTextGroup
uid 166,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 167,0
va (VaSet
font "Arial,8,1"
)
xt "41750,49500,46250,50500"
st "NSK600_tb"
blo "41750,50300"
tm "BdLibraryNameMgr"
)
*19 (Text
uid 168,0
va (VaSet
font "Arial,8,1"
)
xt "41750,50500,47450,51500"
st "tb_txd_regen"
blo "41750,51300"
tm "BlkNameMgr"
)
*20 (Text
uid 169,0
va (VaSet
font "Arial,8,1"
)
xt "41750,51500,42750,52500"
st "I1"
blo "41750,52300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 170,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 171,0
text (MLText
uid 172,0
va (VaSet
font "Courier New,8,0"
)
xt "39750,56500,39750,56500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"data_out"
"clk_128k"
"delayed_v24_txd"
"one_error_found"
"testcase"
"new_data"
]
)
*21 (Blk
uid 216,0
shape (Rectangle
uid 217,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "16000,43000,24000,51000"
)
oxt "16000,43000,24000,53000"
ttg (MlTextGroup
uid 218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 219,0
va (VaSet
font "Arial,8,1"
)
xt "17750,45500,22250,46500"
st "NSK600_tb"
blo "17750,46300"
tm "BdLibraryNameMgr"
)
*23 (Text
uid 220,0
va (VaSet
font "Arial,8,1"
)
xt "17750,46500,22950,47500"
st "clk128k_gen"
blo "17750,47300"
tm "BlkNameMgr"
)
*24 (Text
uid 221,0
va (VaSet
font "Arial,8,1"
)
xt "17750,47500,18750,48500"
st "I2"
blo "17750,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 223,0
text (MLText
uid 224,0
va (VaSet
font "Courier New,8,0"
)
xt "17750,56500,17750,56500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"clk_128k"
]
)
*25 (Net
uid 236,0
decl (Decl
n "clk_128k"
t "std_logic"
o 18
suid 8,0
)
declText (MLText
uid 237,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,4600,14500,5400"
st "SIGNAL clk_128k        : std_logic"
)
)
*26 (Net
uid 290,0
decl (Decl
n "data_out"
t "t_channel_array"
o 20
suid 9,0
)
declText (MLText
uid 291,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,6200,18000,7000"
st "SIGNAL data_out        : t_channel_array"
)
)
*27 (PortIoIn
uid 462,0
shape (CompositeShape
uid 463,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 464,0
sl 0
ro 270
xt "-1000,55625,500,56375"
)
(Line
uid 465,0
sl 0
ro 270
xt "500,56000,1000,56000"
pts [
"500,56000"
"1000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 466,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "-6800,55500,-2000,56500"
st "v24_txd_bus"
ju 2
blo "-2000,56300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 474,0
decl (Decl
n "v24_txd_bus"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 7
suid 10,0
)
declText (MLText
uid 475,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,7800,21000,8600"
st "v24_txd_bus     : std_logic_vector(9 DOWNTO 0)"
)
)
*29 (Blk
uid 476,0
shape (Rectangle
uid 477,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "16000,52000,24000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 478,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 479,0
va (VaSet
font "Arial,8,1"
)
xt "17750,54500,22250,55500"
st "NSK600_tb"
blo "17750,55300"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 480,0
va (VaSet
font "Arial,8,1"
)
xt "17750,55500,23250,56500"
st "tb_v24_delay"
blo "17750,56300"
tm "BlkNameMgr"
)
*32 (Text
uid 481,0
va (VaSet
font "Arial,8,1"
)
xt "17750,56500,18750,57500"
st "I3"
blo "17750,57300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 482,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 483,0
text (MLText
uid 484,0
va (VaSet
font "Courier New,8,0"
)
xt "17750,65500,17750,65500"
)
header ""
)
elements [
]
)
)
*33 (Net
uid 498,0
decl (Decl
n "delayed_v24_txd"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 22
suid 11,0
)
declText (MLText
uid 499,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,7800,24500,8600"
st "SIGNAL delayed_v24_txd : std_logic_vector(3 DOWNTO 0)"
)
)
*34 (Net
uid 576,0
decl (Decl
n "one_error_found"
t "std_logic"
o 24
suid 12,0
)
declText (MLText
uid 577,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,9400,14500,10200"
st "SIGNAL one_error_found : std_logic"
)
)
*35 (Blk
uid 672,0
shape (Rectangle
uid 673,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,43000,63000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 674,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 675,0
va (VaSet
font "Arial,8,1"
)
xt "54750,49500,59250,50500"
st "NSK600_tb"
blo "54750,50300"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 676,0
va (VaSet
font "Arial,8,1"
)
xt "54750,50500,59750,51500"
st "tb_gen_rxd"
blo "54750,51300"
tm "BlkNameMgr"
)
*38 (Text
uid 677,0
va (VaSet
font "Arial,8,1"
)
xt "54750,51500,55750,52500"
st "I4"
blo "54750,52300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 678,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 679,0
text (MLText
uid 680,0
va (VaSet
font "Courier New,8,0"
)
xt "52750,56500,52750,56500"
)
header ""
)
elements [
]
)
)
*39 (Blk
uid 684,0
shape (Rectangle
uid 685,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,43000,82000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 686,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 687,0
va (VaSet
font "Arial,8,1"
)
xt "74750,45500,79250,46500"
st "NSK600_tb"
blo "74750,46300"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 688,0
va (VaSet
font "Arial,8,1"
)
xt "74750,46500,81550,47500"
st "tb_clk1024k_gen"
blo "74750,47300"
tm "BlkNameMgr"
)
*42 (Text
uid 689,0
va (VaSet
font "Arial,8,1"
)
xt "74750,47500,75750,48500"
st "I5"
blo "74750,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 690,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 691,0
text (MLText
uid 692,0
va (VaSet
font "Courier New,8,0"
)
xt "75750,54500,75750,54500"
)
header ""
)
elements [
]
)
)
*43 (Net
uid 706,0
decl (Decl
n "clk_1024k"
t "std_logic"
o 17
suid 13,0
)
declText (MLText
uid 707,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,3800,14500,4600"
st "SIGNAL clk_1024k       : std_logic"
)
)
*44 (Net
uid 730,0
decl (Decl
n "data_in"
t "t_channel_array"
o 19
suid 14,0
)
declText (MLText
uid 731,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,5400,18000,6200"
st "SIGNAL data_in         : t_channel_array"
)
)
*45 (Blk
uid 780,0
shape (Rectangle
uid 781,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,52000,82000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 782,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 783,0
va (VaSet
font "Arial,8,1"
)
xt "74750,54500,79250,55500"
st "NSK600_tb"
blo "74750,55300"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 784,0
va (VaSet
font "Arial,8,1"
)
xt "74750,55500,81050,56500"
st "tb_dummy_rxd"
blo "74750,56300"
tm "BlkNameMgr"
)
*48 (Text
uid 785,0
va (VaSet
font "Arial,8,1"
)
xt "74750,56500,75750,57500"
st "I6"
blo "74750,57300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 786,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 787,0
text (MLText
uid 788,0
va (VaSet
font "Courier New,8,0"
)
xt "75750,65500,75750,65500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"testcase"
"rxc_dummy"
"rxd_dummy"
"busy"
]
)
*49 (Net
uid 820,0
decl (Decl
n "rxd_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 15,0
)
declText (MLText
uid 821,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,8600,21000,9400"
st "rxd_dummy       : std_logic_vector(3 DOWNTO 0)"
)
)
*50 (Net
uid 822,0
decl (Decl
n "rxc_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 16,0
)
declText (MLText
uid 823,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,10200,24500,11000"
st "SIGNAL rxc_dummy       : std_logic_vector(3 DOWNTO 0)"
)
)
*51 (PortIoOut
uid 1022,0
shape (CompositeShape
uid 1023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1024,0
sl 0
ro 270
xt "90500,38625,92000,39375"
)
(Line
uid 1025,0
sl 0
ro 270
xt "90000,39000,90500,39000"
pts [
"90000,39000"
"90500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1027,0
va (VaSet
)
xt "93000,38500,97100,39500"
st "rxd_dummy"
blo "93000,39300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 1546,0
decl (Decl
n "delayed_v24_end"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 17,0
)
declText (MLText
uid 1547,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,7000,24500,7800"
st "SIGNAL delayed_v24_end : std_logic_vector(3 DOWNTO 0)"
)
)
*53 (Net
uid 1754,0
decl (Decl
n "busy"
t "std_logic"
o 15
suid 18,0
)
declText (MLText
uid 1755,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,2200,14500,3000"
st "SIGNAL busy            : std_logic"
)
)
*54 (Blk
uid 1756,0
shape (Rectangle
uid 1757,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "16000,31000,24000,41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1758,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 1759,0
va (VaSet
font "Arial,8,1"
)
xt "17750,35500,22250,36500"
st "NSK600_tb"
blo "17750,36300"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 1760,0
va (VaSet
font "Arial,8,1"
)
xt "17750,36500,23450,37500"
st "tb_busy_mux"
blo "17750,37300"
tm "BlkNameMgr"
)
*57 (Text
uid 1761,0
va (VaSet
font "Arial,8,1"
)
xt "17750,37500,18750,38500"
st "I7"
blo "17750,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1762,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1763,0
text (MLText
uid 1764,0
va (VaSet
font "Courier New,8,0"
)
xt "17750,45500,17750,45500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"busy"
"delayed_v24_end"
"testcase"
"v11_busy"
"v24_txd_bus"
"busy_muxed"
]
)
*58 (Net
uid 1778,0
decl (Decl
n "busy_muxed"
t "std_logic"
o 16
suid 19,0
)
declText (MLText
uid 1779,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,3000,14500,3800"
st "SIGNAL busy_muxed      : std_logic"
)
)
*59 (PortIoIn
uid 2604,0
shape (CompositeShape
uid 2605,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2606,0
sl 0
ro 270
xt "-1000,33625,500,34375"
)
(Line
uid 2607,0
sl 0
ro 270
xt "500,34000,1000,34000"
pts [
"500,34000"
"1000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2608,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2609,0
va (VaSet
)
xt "-5400,33500,-2000,34500"
st "v11_busy"
ju 2
blo "-2000,34300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 2616,0
decl (Decl
n "v11_busy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 20,0
)
declText (MLText
uid 2617,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,9400,21000,10200"
st "v11_busy        : std_logic_vector(3 DOWNTO 0)"
)
)
*61 (PortIoOut
uid 2786,0
shape (CompositeShape
uid 2787,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2788,0
sl 0
ro 270
xt "90500,29625,92000,30375"
)
(Line
uid 2789,0
sl 0
ro 270
xt "90000,30000,90500,30000"
pts [
"90000,30000"
"90500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2790,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2791,0
va (VaSet
)
xt "93000,29500,98200,30500"
st "fpga_reset_n"
blo "93000,30300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 2798,0
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 10
suid 21,0
)
declText (MLText
uid 2799,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,10200,11000,11000"
st "fpga_reset_n    : std_logic"
)
)
*63 (PortIoOut
uid 2952,0
shape (CompositeShape
uid 2953,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2954,0
sl 0
ro 270
xt "90500,27625,92000,28375"
)
(Line
uid 2955,0
sl 0
ro 270
xt "90000,28000,90500,28000"
pts [
"90000,28000"
"90500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2956,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2957,0
va (VaSet
)
xt "93000,27500,97400,28500"
st "configured"
blo "93000,28300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 2964,0
decl (Decl
n "configured"
t "std_logic"
o 11
suid 22,0
)
declText (MLText
uid 2965,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,11000,11000,11800"
st "configured      : std_logic"
)
)
*65 (Net
uid 3132,0
decl (Decl
n "new_data"
t "std_logic"
o 23
suid 23,0
)
declText (MLText
uid 3133,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,8600,14500,9400"
st "SIGNAL new_data        : std_logic"
)
)
*66 (PortIoOut
uid 3216,0
shape (CompositeShape
uid 3217,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3218,0
sl 0
ro 270
xt "90500,12625,92000,13375"
)
(Line
uid 3219,0
sl 0
ro 270
xt "90000,13000,90500,13000"
pts [
"90000,13000"
"90500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3220,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3221,0
va (VaSet
)
xt "93000,12500,96000,13500"
st "nsk_adr"
blo "93000,13300"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 3228,0
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 12
suid 24,0
)
declText (MLText
uid 3229,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,11800,21500,12600"
st "nsk_adr         : std_logic_vector(11 DOWNTO 0)"
)
)
*68 (PortIoOut
uid 3945,0
shape (CompositeShape
uid 3946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3947,0
sl 0
ro 270
xt "90500,9625,92000,10375"
)
(Line
uid 3948,0
sl 0
ro 270
xt "90000,10000,90500,10000"
pts [
"90000,10000"
"90500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3950,0
va (VaSet
)
xt "93000,9500,94400,10500"
st "los"
blo "93000,10300"
tm "WireNameMgr"
)
)
)
*69 (Net
uid 3957,0
decl (Decl
n "los"
t "std_logic"
o 13
suid 25,0
)
declText (MLText
uid 3958,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,15000,800"
st "los             : std_logic"
)
)
*70 (PortIoIn
uid 4194,0
shape (CompositeShape
uid 4195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4196,0
sl 0
ro 270
xt "-1000,17625,500,18375"
)
(Line
uid 4197,0
sl 0
ro 270
xt "500,18000,1000,18000"
pts [
"500,18000"
"1000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4199,0
va (VaSet
)
xt "-4600,17500,-2000,18500"
st "tdm_fs"
ju 2
blo "-2000,18300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 4206,0
decl (Decl
n "tdm_fs"
t "std_logic"
o 14
suid 27,0
)
declText (MLText
uid 4207,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,15000,800"
st "tdm_fs          : std_logic"
)
)
*72 (CommentText
uid 4317,0
shape (Rectangle
uid 4318,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "11000,13000,31000,18000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 4319,0
va (VaSet
fg "0,0,32768"
)
xt "11200,13200,30500,17200"
st "
-----------------------------------------------------------
-- Last edited:
--   110630: bug fix (of old bugs) and adapt to R4


"
tm "CommentText"
visibleHeight 5000
visibleWidth 20000
)
)
*73 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "63000,19000,90000,19000"
pts [
"90000,19000"
"76000,19000"
"63000,19000"
]
)
start &1
end &13
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "72000,18000,75600,19000"
st "dsp_cs_n"
blo "72000,18800"
tm "WireNameMgr"
)
)
on &2
)
*74 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,16000,90000,16000"
pts [
"90000,16000"
"76000,16000"
"63000,16000"
]
)
start &3
end &13
sat 32
eat 4
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "69000,15000,75000,16000"
st "dsp_data : (7:0)"
blo "69000,15800"
tm "WireNameMgr"
)
)
on &4
)
*75 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "63000,25000,90000,25000"
pts [
"90000,25000"
"76000,25000"
"63000,25000"
]
)
start &5
end &13
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "72000,24000,75500,25000"
st "dsp_rd_n"
blo "72000,24800"
tm "WireNameMgr"
)
)
on &6
)
*76 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,27000,38000,27000"
pts [
"1000,27000"
"38000,27000"
]
)
start &7
end &13
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "10000,32000,16600,33000"
st "dsp_status : (1:0)"
blo "10000,32800"
tm "WireNameMgr"
)
)
on &8
)
*77 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "63000,22000,90000,22000"
pts [
"90000,22000"
"76000,22000"
"63000,22000"
]
)
start &9
end &13
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "72000,21000,75600,22000"
st "dsp_wr_n"
blo "72000,21800"
tm "WireNameMgr"
)
)
on &10
)
*78 (Wire
uid 102,0
optionalChildren [
*79 (BdJunction
uid 798,0
ps "OnConnectorStrategy"
shape (Circle
uid 799,0
va (VaSet
vasetType 1
)
xt "3600,20600,4400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 103,0
va (VaSet
vasetType 3
)
xt "1000,21000,38000,21000"
pts [
"1000,21000"
"38000,21000"
]
)
start &11
end &13
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 105,0
va (VaSet
isHidden 1
)
xt "3000,20000,6200,21000"
st "testcase"
blo "3000,20800"
tm "WireNameMgr"
)
)
on &12
)
*80 (Wire
uid 208,0
optionalChildren [
*81 (BdJunction
uid 1100,0
ps "OnConnectorStrategy"
shape (Circle
uid 1101,0
va (VaSet
vasetType 1
)
xt "39600,35600,40400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 209,0
va (VaSet
vasetType 3
)
xt "40000,34000,40000,43000"
pts [
"40000,34000"
"40000,43000"
]
)
start &13
end &17
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 215,0
ro 270
va (VaSet
)
xt "39000,38800,40000,42000"
st "data_out"
blo "39800,42000"
tm "WireNameMgr"
)
)
on &26
)
*82 (Wire
uid 228,0
shape (OrthoPolyLine
uid 229,0
va (VaSet
vasetType 3
)
xt "24000,47000,38000,47000"
pts [
"24000,47000"
"38000,47000"
]
)
start &21
end &17
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "26000,46000,29200,47000"
st "clk_128k"
blo "26000,46800"
tm "WireNameMgr"
)
)
on &25
)
*83 (Wire
uid 468,0
optionalChildren [
*84 (BdJunction
uid 2022,0
ps "OnConnectorStrategy"
shape (Circle
uid 2023,0
va (VaSet
vasetType 1
)
xt "9600,55600,10400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,56000,16000,56000"
pts [
"1000,56000"
"16000,56000"
]
)
start &27
end &29
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
isHidden 1
)
xt "3000,55000,10000,56000"
st "v24_txd_bus : (9:0)"
blo "3000,55800"
tm "WireNameMgr"
)
)
on &28
)
*85 (Wire
uid 490,0
shape (OrthoPolyLine
uid 491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,56000,38000,56000"
pts [
"24000,56000"
"38000,56000"
]
)
start &29
end &17
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "26000,55000,34700,56000"
st "delayed_v24_txd : (3:0)"
blo "26000,55800"
tm "WireNameMgr"
)
)
on &33
)
*86 (Wire
uid 568,0
shape (OrthoPolyLine
uid 569,0
va (VaSet
vasetType 3
)
xt "48000,34000,48000,43000"
pts [
"48000,43000"
"48000,40000"
"48000,34000"
]
)
start &17
end &13
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
ro 270
va (VaSet
)
xt "47000,35700,48000,42000"
st "one_error_found"
blo "47800,42000"
tm "WireNameMgr"
)
)
on &34
)
*87 (Wire
uid 698,0
shape (OrthoPolyLine
uid 699,0
va (VaSet
vasetType 3
)
xt "63000,47000,74000,47000"
pts [
"74000,47000"
"63000,47000"
]
)
start &39
end &35
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "67000,46000,70600,47000"
st "clk_1024k"
blo "67000,46800"
tm "WireNameMgr"
)
)
on &43
)
*88 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
va (VaSet
vasetType 3
)
xt "60000,34000,60000,43000"
pts [
"60000,43000"
"60000,34000"
]
)
start &35
end &13
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
ro 270
va (VaSet
)
xt "59000,39200,60000,42000"
st "data_in"
blo "59800,42000"
tm "WireNameMgr"
)
)
on &44
)
*89 (Wire
uid 792,0
optionalChildren [
*90 (BdJunction
uid 830,0
ps "OnConnectorStrategy"
shape (Circle
uid 831,0
va (VaSet
vasetType 1
)
xt "59600,66600,60400,67400"
radius 400
)
)
*91 (BdJunction
uid 1860,0
ps "OnConnectorStrategy"
shape (Circle
uid 1861,0
va (VaSet
vasetType 1
)
xt "3600,31600,4400,32400"
radius 400
)
)
*92 (BdJunction
uid 1940,0
ps "OnConnectorStrategy"
shape (Circle
uid 1941,0
va (VaSet
vasetType 1
)
xt "40600,66600,41400,67400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 793,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,21000,76000,67000"
pts [
"4000,21000"
"4000,67000"
"76000,67000"
"76000,60000"
]
)
start &79
end &45
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 797,0
ro 270
va (VaSet
)
xt "75000,62000,76000,65200"
st "testcase"
blo "75800,65200"
tm "WireNameMgr"
)
)
on &12
)
*93 (Wire
uid 802,0
optionalChildren [
*94 (BdJunction
uid 1032,0
ps "OnConnectorStrategy"
shape (Circle
uid 1033,0
va (VaSet
vasetType 1
)
xt "71600,54600,72400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,55000,74000,55000"
pts [
"74000,55000"
"63000,55000"
]
)
start &45
end &35
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 809,0
va (VaSet
)
xt "65000,54000,71700,55000"
st "rxd_dummy : (3:0)"
blo "65000,54800"
tm "WireNameMgr"
)
)
on &49
)
*95 (Wire
uid 812,0
shape (OrthoPolyLine
uid 813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,57000,74000,57000"
pts [
"74000,57000"
"63000,57000"
]
)
start &45
end &35
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
)
xt "65000,56000,71700,57000"
st "rxc_dummy : (3:0)"
blo "65000,56800"
tm "WireNameMgr"
)
)
on &50
)
*96 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
)
xt "60000,60000,60000,67000"
pts [
"60000,67000"
"60000,60000"
]
)
start &90
end &35
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
ro 270
va (VaSet
)
xt "59000,62000,60000,65200"
st "testcase"
blo "59800,65200"
tm "WireNameMgr"
)
)
on &12
)
*97 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,39000,90000,55000"
pts [
"72000,55000"
"72000,39000"
"90000,39000"
]
)
start &94
end &51
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1031,0
va (VaSet
isHidden 1
)
xt "85000,38000,89100,39000"
st "rxd_dummy"
blo "85000,38800"
tm "WireNameMgr"
)
)
on &49
)
*98 (Wire
uid 1094,0
shape (OrthoPolyLine
uid 1095,0
va (VaSet
vasetType 3
)
xt "40000,36000,53000,43000"
pts [
"40000,36000"
"53000,36000"
"53000,43000"
]
)
start &81
end &35
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
ro 270
va (VaSet
)
xt "52000,38800,53000,42000"
st "data_out"
blo "52800,42000"
tm "WireNameMgr"
)
)
on &26
)
*99 (Wire
uid 1538,0
shape (OrthoPolyLine
uid 1539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,40000,16000,54000"
pts [
"16000,54000"
"13000,54000"
"13000,40000"
"16000,40000"
]
)
start &29
end &54
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1545,0
ro 270
va (VaSet
)
xt "11000,45000,12000,54000"
st "delayed_v24_end : (3:0)"
blo "11800,54000"
tm "WireNameMgr"
)
)
on &52
)
*100 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
)
xt "5000,36000,80000,71000"
pts [
"80000,60000"
"80000,71000"
"5000,71000"
"5000,36000"
"16000,36000"
]
)
start &45
end &54
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
ro 270
va (VaSet
)
xt "79000,63100,80000,65000"
st "busy"
blo "79800,65000"
tm "WireNameMgr"
)
)
on &53
)
*101 (Wire
uid 1770,0
shape (OrthoPolyLine
uid 1771,0
va (VaSet
vasetType 3
)
xt "24000,31000,38000,38000"
pts [
"24000,38000"
"31000,38000"
"31000,31000"
"38000,31000"
]
)
start &54
end &13
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1777,0
va (VaSet
)
xt "25000,37000,29800,38000"
st "busy_muxed"
blo "25000,37800"
tm "WireNameMgr"
)
)
on &58
)
*102 (Wire
uid 1854,0
shape (OrthoPolyLine
uid 1855,0
va (VaSet
vasetType 3
)
xt "4000,32000,16000,32000"
pts [
"4000,32000"
"16000,32000"
]
)
start &91
end &54
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1859,0
va (VaSet
)
xt "12000,31000,15200,32000"
st "testcase"
blo "12000,31800"
tm "WireNameMgr"
)
)
on &12
)
*103 (Wire
uid 1934,0
shape (OrthoPolyLine
uid 1935,0
va (VaSet
vasetType 3
)
xt "41000,60000,41000,67000"
pts [
"41000,67000"
"41000,60000"
]
)
start &92
end &17
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1939,0
ro 270
va (VaSet
)
xt "40000,62000,41000,65200"
st "testcase"
blo "40800,65200"
tm "WireNameMgr"
)
)
on &12
)
*104 (Wire
uid 2016,0
shape (OrthoPolyLine
uid 2017,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,38000,16000,56000"
pts [
"10000,56000"
"10000,38000"
"16000,38000"
]
)
start &84
end &54
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2021,0
va (VaSet
)
xt "10000,37000,14800,38000"
st "v24_txd_bus"
blo "10000,37800"
tm "WireNameMgr"
)
)
on &28
)
*105 (Wire
uid 2610,0
shape (OrthoPolyLine
uid 2611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,34000,16000,34000"
pts [
"1000,34000"
"16000,34000"
]
)
start &59
end &54
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2615,0
va (VaSet
isHidden 1
)
xt "3000,33000,9000,34000"
st "v11_busy : (3:0)"
blo "3000,33800"
tm "WireNameMgr"
)
)
on &60
)
*106 (Wire
uid 2792,0
shape (OrthoPolyLine
uid 2793,0
va (VaSet
vasetType 3
)
xt "63000,30000,90000,30000"
pts [
"63000,30000"
"90000,30000"
]
)
start &13
end &61
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2797,0
va (VaSet
isHidden 1
)
xt "65000,29000,70200,30000"
st "fpga_reset_n"
blo "65000,29800"
tm "WireNameMgr"
)
)
on &62
)
*107 (Wire
uid 2958,0
shape (OrthoPolyLine
uid 2959,0
va (VaSet
vasetType 3
)
xt "63000,28000,90000,28000"
pts [
"63000,28000"
"90000,28000"
]
)
start &13
end &63
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2963,0
va (VaSet
isHidden 1
)
xt "65000,27000,69400,28000"
st "configured"
blo "65000,27800"
tm "WireNameMgr"
)
)
on &64
)
*108 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
)
xt "42000,34000,42000,43000"
pts [
"42000,34000"
"42000,43000"
]
)
start &13
end &17
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3131,0
ro 270
va (VaSet
)
xt "41000,38500,42000,42000"
st "new_data"
blo "41800,42000"
tm "WireNameMgr"
)
)
on &65
)
*109 (Wire
uid 3222,0
shape (OrthoPolyLine
uid 3223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,13000,90000,13000"
pts [
"63000,13000"
"90000,13000"
]
)
start &13
end &66
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3227,0
va (VaSet
isHidden 1
)
xt "65000,12000,71000,13000"
st "nsk_adr : (11:0)"
blo "65000,12800"
tm "WireNameMgr"
)
)
on &67
)
*110 (Wire
uid 3951,0
shape (OrthoPolyLine
uid 3952,0
va (VaSet
vasetType 3
)
xt "63000,10000,90000,10000"
pts [
"63000,10000"
"90000,10000"
]
)
start &13
end &68
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3956,0
va (VaSet
isHidden 1
)
xt "65000,9000,66400,10000"
st "los"
blo "65000,9800"
tm "WireNameMgr"
)
)
on &69
)
*111 (Wire
uid 4200,0
shape (OrthoPolyLine
uid 4201,0
va (VaSet
vasetType 3
)
xt "1000,18000,38000,18000"
pts [
"1000,18000"
"38000,18000"
]
)
start &70
end &13
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4205,0
va (VaSet
isHidden 1
)
xt "3000,17000,5600,18000"
st "tdm_fs"
blo "3000,17800"
tm "WireNameMgr"
)
)
on &71
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *112 (PackageList
uid 141,0
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 142,0
va (VaSet
font "arial,8,1"
)
xt "24000,1000,29400,2000"
st "Package List"
blo "24000,1800"
)
*114 (MLText
uid 143,0
va (VaSet
)
xt "24000,2000,38800,10000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.NUMERIC_STD.all;
LIBRARY NSK600_tb;
USE NSK600_tb.tb_dsp_if_p.all;
USE NSK600_tb.tb_config_p.all;
USE NSK600_tb.tb_real_data_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 144,0
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 145,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*116 (Text
uid 146,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*117 (MLText
uid 147,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*118 (Text
uid 148,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*119 (MLText
uid 149,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*120 (Text
uid 150,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*121 (MLText
uid 151,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "336,208,1619,1008"
viewArea "-7200,4200,67280,50400"
cachedDiagramExtent "-6800,0,98200,71000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,0"
lastUid 4537,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*126 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*140 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*142 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-6000,200,-600,1200"
st "Declarations"
blo "-6000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-6000,1200,-3300,2200"
st "Ports:"
blo "-6000,2000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-6000,12600,-2200,13600"
st "Pre User:"
blo "-6000,13400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,200,-6000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-6000,1200,1100,2200"
st "Diagram Signals:"
blo "-6000,2000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-6000,23400,-1300,24400"
st "Post User:"
blo "-6000,24200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,200,-6000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 27,0
usingSuid 1
emptyRow *143 (LEmptyRow
)
uid 3447,0
optionalChildren [
*144 (RefLabelRowHdr
)
*145 (TitleRowHdr
)
*146 (FilterRowHdr
)
*147 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*148 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*149 (GroupColHdr
tm "GroupColHdrMgr"
)
*150 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*151 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*152 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*153 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*154 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*155 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*156 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dsp_cs_n"
t "std_logic"
o 2
suid 1,0
)
)
uid 3398,0
)
*157 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "dsp_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 2,0
)
)
uid 3400,0
)
*158 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dsp_rd_n"
t "std_logic"
o 3
suid 4,0
)
)
uid 3404,0
)
*159 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dsp_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
suid 5,0
)
)
uid 3406,0
)
*160 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dsp_wr_n"
t "std_logic"
o 5
suid 6,0
)
)
uid 3408,0
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 1
suid 7,0
)
)
uid 3410,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_128k"
t "std_logic"
o 18
suid 8,0
)
)
uid 3412,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_out"
t "t_channel_array"
o 20
suid 9,0
)
)
uid 3414,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "v24_txd_bus"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 7
suid 10,0
)
)
uid 3416,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "delayed_v24_txd"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 22
suid 11,0
)
)
uid 3418,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "one_error_found"
t "std_logic"
o 24
suid 12,0
)
)
uid 3420,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_1024k"
t "std_logic"
o 17
suid 13,0
)
)
uid 3422,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_in"
t "t_channel_array"
o 19
suid 14,0
)
)
uid 3424,0
)
*169 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 15,0
)
)
uid 3426,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 16,0
)
)
uid 3428,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "delayed_v24_end"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 17,0
)
)
uid 3430,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy"
t "std_logic"
o 15
suid 18,0
)
)
uid 3432,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_muxed"
t "std_logic"
o 16
suid 19,0
)
)
uid 3434,0
)
*174 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_busy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 20,0
)
)
uid 3436,0
)
*175 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 10
suid 21,0
)
)
uid 3438,0
)
*176 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "configured"
t "std_logic"
o 11
suid 22,0
)
)
uid 3440,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "new_data"
t "std_logic"
o 23
suid 23,0
)
)
uid 3442,0
)
*178 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 12
suid 24,0
)
)
uid 3444,0
)
*179 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "los"
t "std_logic"
o 13
suid 25,0
)
)
uid 3944,0
)
*180 (LeafLogPort
port (LogicalPort
decl (Decl
n "tdm_fs"
t "std_logic"
o 14
suid 27,0
)
)
uid 4193,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3460,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &143
pos 25
dimension 20
)
uid 3462,0
optionalChildren [
*183 (MRCItem
litem &144
pos 0
dimension 20
uid 3463,0
)
*184 (MRCItem
litem &145
pos 1
dimension 23
uid 3464,0
)
*185 (MRCItem
litem &146
pos 2
hidden 1
dimension 20
uid 3465,0
)
*186 (MRCItem
litem &156
pos 1
dimension 20
uid 3399,0
)
*187 (MRCItem
litem &157
pos 2
dimension 20
uid 3401,0
)
*188 (MRCItem
litem &158
pos 3
dimension 20
uid 3405,0
)
*189 (MRCItem
litem &159
pos 4
dimension 20
uid 3407,0
)
*190 (MRCItem
litem &160
pos 5
dimension 20
uid 3409,0
)
*191 (MRCItem
litem &161
pos 13
dimension 20
uid 3411,0
)
*192 (MRCItem
litem &162
pos 14
dimension 20
uid 3413,0
)
*193 (MRCItem
litem &163
pos 15
dimension 20
uid 3415,0
)
*194 (MRCItem
litem &164
pos 12
dimension 20
uid 3417,0
)
*195 (MRCItem
litem &165
pos 16
dimension 20
uid 3419,0
)
*196 (MRCItem
litem &166
pos 17
dimension 20
uid 3421,0
)
*197 (MRCItem
litem &167
pos 18
dimension 20
uid 3423,0
)
*198 (MRCItem
litem &168
pos 19
dimension 20
uid 3425,0
)
*199 (MRCItem
litem &169
pos 9
dimension 20
uid 3427,0
)
*200 (MRCItem
litem &170
pos 20
dimension 20
uid 3429,0
)
*201 (MRCItem
litem &171
pos 21
dimension 20
uid 3431,0
)
*202 (MRCItem
litem &172
pos 22
dimension 20
uid 3433,0
)
*203 (MRCItem
litem &173
pos 23
dimension 20
uid 3435,0
)
*204 (MRCItem
litem &174
pos 11
dimension 20
uid 3437,0
)
*205 (MRCItem
litem &175
pos 6
dimension 20
uid 3439,0
)
*206 (MRCItem
litem &176
pos 0
dimension 20
uid 3441,0
)
*207 (MRCItem
litem &177
pos 24
dimension 20
uid 3443,0
)
*208 (MRCItem
litem &178
pos 8
dimension 20
uid 3445,0
)
*209 (MRCItem
litem &179
pos 7
dimension 20
uid 3943,0
)
*210 (MRCItem
litem &180
pos 10
dimension 20
uid 4192,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3466,0
optionalChildren [
*211 (MRCItem
litem &147
pos 0
dimension 20
uid 3467,0
)
*212 (MRCItem
litem &149
pos 1
dimension 50
uid 3468,0
)
*213 (MRCItem
litem &150
pos 2
dimension 100
uid 3469,0
)
*214 (MRCItem
litem &151
pos 3
dimension 50
uid 3470,0
)
*215 (MRCItem
litem &152
pos 4
dimension 100
uid 3471,0
)
*216 (MRCItem
litem &153
pos 5
dimension 100
uid 3472,0
)
*217 (MRCItem
litem &154
pos 6
dimension 50
uid 3473,0
)
*218 (MRCItem
litem &155
pos 7
dimension 80
uid 3474,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3461,0
vaOverrides [
]
)
]
)
uid 3446,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *219 (LEmptyRow
)
uid 4082,0
optionalChildren [
*220 (RefLabelRowHdr
)
*221 (TitleRowHdr
)
*222 (FilterRowHdr
)
*223 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*224 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*225 (GroupColHdr
tm "GroupColHdrMgr"
)
*226 (NameColHdr
tm "GenericNameColHdrMgr"
)
*227 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*228 (InitColHdr
tm "GenericValueColHdrMgr"
)
*229 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*230 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 4094,0
optionalChildren [
*231 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *232 (MRCItem
litem &219
pos 0
dimension 20
)
uid 4096,0
optionalChildren [
*233 (MRCItem
litem &220
pos 0
dimension 20
uid 4097,0
)
*234 (MRCItem
litem &221
pos 1
dimension 23
uid 4098,0
)
*235 (MRCItem
litem &222
pos 2
hidden 1
dimension 20
uid 4099,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4100,0
optionalChildren [
*236 (MRCItem
litem &223
pos 0
dimension 20
uid 4101,0
)
*237 (MRCItem
litem &225
pos 1
dimension 50
uid 4102,0
)
*238 (MRCItem
litem &226
pos 2
dimension 100
uid 4103,0
)
*239 (MRCItem
litem &227
pos 3
dimension 100
uid 4104,0
)
*240 (MRCItem
litem &228
pos 4
dimension 50
uid 4105,0
)
*241 (MRCItem
litem &229
pos 5
dimension 50
uid 4106,0
)
*242 (MRCItem
litem &230
pos 6
dimension 80
uid 4107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 4095,0
vaOverrides [
]
)
]
)
uid 4081,0
type 1
)
activeModelName "BlockDiag"
)
