vendor_name = ModelSim
source_file = 1, D:/TOOL/intelFPGA_lite/18.1/ADDA_test/ADDA_test.v
source_file = 1, D:/TOOL/intelFPGA_lite/18.1/ADDA_test/db/ADDA_test.cbx.xml
design_name = ADDA_test
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ADDA_test, 1
instance = comp, \dac_data[0]~output , dac_data[0]~output, ADDA_test, 1
instance = comp, \dac_data[1]~output , dac_data[1]~output, ADDA_test, 1
instance = comp, \dac_data[2]~output , dac_data[2]~output, ADDA_test, 1
instance = comp, \dac_data[3]~output , dac_data[3]~output, ADDA_test, 1
instance = comp, \dac_data[4]~output , dac_data[4]~output, ADDA_test, 1
instance = comp, \dac_data[5]~output , dac_data[5]~output, ADDA_test, 1
instance = comp, \dac_data[6]~output , dac_data[6]~output, ADDA_test, 1
instance = comp, \dac_data[7]~output , dac_data[7]~output, ADDA_test, 1
instance = comp, \dac_data[8]~output , dac_data[8]~output, ADDA_test, 1
instance = comp, \dac_data[9]~output , dac_data[9]~output, ADDA_test, 1
instance = comp, \adc_clk_out~output , adc_clk_out~output, ADDA_test, 1
instance = comp, \dac_clk_out~output , dac_clk_out~output, ADDA_test, 1
instance = comp, \adc_data[0]~input , adc_data[0]~input, ADDA_test, 1
instance = comp, \adc_data[1]~input , adc_data[1]~input, ADDA_test, 1
instance = comp, \adc_data[2]~input , adc_data[2]~input, ADDA_test, 1
instance = comp, \adc_data[3]~input , adc_data[3]~input, ADDA_test, 1
instance = comp, \adc_data[4]~input , adc_data[4]~input, ADDA_test, 1
instance = comp, \adc_data[5]~input , adc_data[5]~input, ADDA_test, 1
instance = comp, \adc_data[6]~input , adc_data[6]~input, ADDA_test, 1
instance = comp, \adc_data[7]~input , adc_data[7]~input, ADDA_test, 1
instance = comp, \adc_data[8]~input , adc_data[8]~input, ADDA_test, 1
instance = comp, \adc_data[9]~input , adc_data[9]~input, ADDA_test, 1
instance = comp, \clk~input , clk~input, ADDA_test, 1
instance = comp, \rst_n~input , rst_n~input, ADDA_test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, ADDA_test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, ADDA_test, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
