$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Sun Oct 26 18:00:35 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var wire 1 $ COUT $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . COUT~output_o $end
$var wire 1 / CIN~input_o $end
$var wire 1 0 A~input_o $end
$var wire 1 1 B~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 COUT~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#100000
1!
10
0&
12
1-
1%
#200000
1"
0!
11
00
1&
#300000
1!
10
0&
13
02
1.
0-
1$
0%
#400000
1#
0"
0!
1/
01
00
1&
03
12
0.
1-
0$
1%
#500000
1!
10
0&
13
02
1.
0-
1$
0%
#600000
1"
0!
11
00
1&
#700000
1!
10
0&
12
1-
1%
#800000
0#
0"
0!
0/
01
00
1&
03
02
0.
0-
0$
0%
#1000000
