 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:01:16 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[7] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[7] (net)              1       5.3087                                             0.0000     0.4187 f
  U20/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U20/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n37 (net)                      1      21.0310                                             0.0000     0.4534 r
  U23/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U23/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n12 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n56 (net)                      1      10.5363                                             0.0000     1.4094 f
  U54/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U54/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n57 (net)                      1       2.7450                                             0.0000     1.4366 r
  U53/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U53/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_7__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[6] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[6] (net)              1       5.3087                                             0.0000     0.4187 f
  U13/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U13/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n30 (net)                      1      21.0310                                             0.0000     0.4534 r
  U30/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U30/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n19 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n54 (net)                      1      10.5363                                             0.0000     1.4094 f
  U52/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U52/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n55 (net)                      1       2.7450                                             0.0000     1.4366 r
  U51/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U51/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_6__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[5] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[5] (net)              1       5.3087                                             0.0000     0.4187 f
  U18/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U18/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n35 (net)                      1      21.0310                                             0.0000     0.4534 r
  U25/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U25/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n14 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n52 (net)                      1      10.5363                                             0.0000     1.4094 f
  U50/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U50/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n53 (net)                      1       2.7450                                             0.0000     1.4366 r
  U49/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U49/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_5__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[4] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[4] (net)              1       5.3087                                             0.0000     0.4187 f
  U19/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U19/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n36 (net)                      1      21.0310                                             0.0000     0.4534 r
  U24/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U24/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n13 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n50 (net)                      1      10.5363                                             0.0000     1.4094 f
  U48/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U48/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n51 (net)                      1       2.7450                                             0.0000     1.4366 r
  U47/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U47/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_4__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[3] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[3] (net)              1       5.3087                                             0.0000     0.4187 f
  U14/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U14/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n31 (net)                      1      21.0310                                             0.0000     0.4534 r
  U29/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U29/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n18 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n48 (net)                      1      10.5363                                             0.0000     1.4094 f
  U46/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U46/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n49 (net)                      1       2.7450                                             0.0000     1.4366 r
  U45/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U45/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_3__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[2] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[2] (net)              1       5.3087                                             0.0000     0.4187 f
  U15/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U15/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n32 (net)                      1      21.0310                                             0.0000     0.4534 r
  U28/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U28/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n17 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n46 (net)                      1      10.5363                                             0.0000     1.4094 f
  U44/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U44/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n47 (net)                      1       2.7450                                             0.0000     1.4366 r
  U43/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U43/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_2__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[1] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[1] (net)              1       5.3087                                             0.0000     0.4187 f
  U16/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U16/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n33 (net)                      1      21.0310                                             0.0000     0.4534 r
  U27/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U27/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n16 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n44 (net)                      1      10.5363                                             0.0000     1.4094 f
  U42/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U42/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n45 (net)                      1       2.7450                                             0.0000     1.4366 r
  U41/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U41/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_1__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.4000     0.4000 f
  wdata_in[0] (in)                                           0.0360                         0.0187     0.4187 f
  wdata_in[0] (net)              1       5.3087                                             0.0000     0.4187 f
  U17/A (INVX8_RVT)                                0.0000    0.0360    0.0000               0.0000     0.4187 f
  U17/Y (INVX8_RVT)                                          0.0336                         0.0347     0.4534 r
  n34 (net)                      1      21.0310                                             0.0000     0.4534 r
  U26/A (INVX32_RVT)                               0.0000    0.0336    0.0000               0.0000     0.4534 r
  U26/Y (INVX32_RVT)                                         0.6767                         0.4817     0.9351 f
  n15 (net)                      1     2574.0898                                            0.0000     0.9351 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.6767    0.0000               0.0000     0.9351 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1639                         0.4743     1.4094 f
  n42 (net)                      1      10.5363                                             0.0000     1.4094 f
  U40/A (INVX16_RVT)                               0.0000    0.1639    0.0000               0.0000     1.4094 f
  U40/Y (INVX16_RVT)                                         0.0600                         0.0273     1.4366 r
  n43 (net)                      1       2.7450                                             0.0000     1.4366 r
  U39/A (INVX4_RVT)                                0.0000    0.0600    0.0000               0.0000     1.4366 r
  U39/Y (INVX4_RVT)                                          0.0252                         0.0126     1.4492 f
  io_r_wdata_in_0__net (net)     1       0.5083                                             0.0000     1.4492 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.0252    0.0000               0.0000     1.4492 f
  data arrival time                                                                                    1.4492

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0400     1.0400
  clock uncertainty                                                                        -0.0400     1.0000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.0920     0.9080
  data required time                                                                                   0.9080
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9080
  data arrival time                                                                                   -1.4492
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.5412


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U3/A2 (OR2X2_RVT)                                     0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U3/Y (OR2X2_RVT)                                                0.0272                         0.0561     2.0143 r
  wptr_full/n30 (net)                           1       1.2898                                             0.0000     2.0143 r
  wptr_full/U58/A1 (XOR2X2_RVT)                                   0.0000    0.0272    0.0000               0.0000     2.0143 r
  wptr_full/U58/Y (XOR2X2_RVT)                                              0.0380                         0.1005     2.1148 f
  wptr_full/n63 (net)                           3       2.0625                                             0.0000     2.1148 f
  wptr_full/U29/A2 (OA21X1_RVT)                                   0.0000    0.0380    0.0000               0.0000     2.1148 f
  wptr_full/U29/Y (OA21X1_RVT)                                              0.0330                         0.0726     2.1874 f
  wptr_full/wgraynext[9] (net)                  2       1.4903                                             0.0000     2.1874 f
  wptr_full/U12/A1 (XOR2X1_RVT)                                   0.0000    0.0330    0.0000               0.0000     2.1874 f
  wptr_full/U12/Y (XOR2X1_RVT)                                              0.0348                         0.1025     2.2899 r
  wptr_full/n45 (net)                           1       0.4641                                             0.0000     2.2899 r
  wptr_full/U70/A2 (AND4X1_RVT)                                   0.0000    0.0348    0.0000               0.0000     2.2899 r
  wptr_full/U70/Y (AND4X1_RVT)                                              0.0350                         0.0825     2.3724 r
  wptr_full/n49 (net)                           1       0.5122                                             0.0000     2.3724 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0350    0.0000               0.0000     2.3724 r
  data arrival time                                                                                                   2.3724

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -2.3724
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4959


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U65/A1 (NAND2X0_RVT)                                 0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U65/Y (NAND2X0_RVT)                                            0.0580                         0.0524     2.0057 r
  rptr_empty/n28 (net)                          1       1.2898                                             0.0000     2.0057 r
  rptr_empty/U66/A1 (XOR2X2_RVT)                                  0.0000    0.0580    0.0000               0.0000     2.0057 r
  rptr_empty/U66/Y (XOR2X2_RVT)                                             0.0390                         0.0750     2.0807 r
  rptr_empty/rbinnext[10] (net)                 3       2.1049                                             0.0000     2.0807 r
  rptr_empty/U5/A1 (MUX21X2_RVT)                                  0.0000    0.0390    0.0000               0.0000     2.0807 r
  rptr_empty/U5/Y (MUX21X2_RVT)                                             0.0397                         0.0916     2.1723 r
  rptr_empty/rgraynext[9] (net)                 2       1.4962                                             0.0000     2.1723 r
  rptr_empty/U9/A1 (XOR2X1_RVT)                                   0.0000    0.0397    0.0000               0.0000     2.1723 r
  rptr_empty/U9/Y (XOR2X1_RVT)                                              0.0380                         0.1129     2.2853 f
  rptr_empty/n50 (net)                          1       0.6572                                             0.0000     2.2853 f
  rptr_empty/U78/A4 (NOR4X1_RVT)                                  0.0000    0.0380    0.0000               0.0000     2.2853 f
  rptr_empty/U78/Y (NOR4X1_RVT)                                             0.0223                         0.0924     2.3776 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     2.3776 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0223    0.0000               0.0000     2.3776 r
  data arrival time                                                                                                   2.3776

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1143     1.8857
  data required time                                                                                                  1.8857
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8857
  data arrival time                                                                                                  -2.3776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4920


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U65/A1 (NAND2X0_RVT)                                 0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U65/Y (NAND2X0_RVT)                                            0.0580                         0.0524     2.0057 r
  rptr_empty/n28 (net)                          1       1.2898                                             0.0000     2.0057 r
  rptr_empty/U66/A1 (XOR2X2_RVT)                                  0.0000    0.0580    0.0000               0.0000     2.0057 r
  rptr_empty/U66/Y (XOR2X2_RVT)                                             0.0390                         0.0750     2.0807 r
  rptr_empty/rbinnext[10] (net)                 3       2.1049                                             0.0000     2.0807 r
  rptr_empty/U5/A1 (MUX21X2_RVT)                                  0.0000    0.0390    0.0000               0.0000     2.0807 r
  rptr_empty/U5/Y (MUX21X2_RVT)                                             0.0397                         0.0916     2.1723 r
  rptr_empty/rgraynext[9] (net)                 2       1.4962                                             0.0000     2.1723 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0397    0.0000               0.0000     2.1723 r
  data arrival time                                                                                                   2.1723

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1251     1.8749
  data required time                                                                                                  1.8749
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8749
  data arrival time                                                                                                  -2.1723
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2974


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U57/A1 (XOR2X2_RVT)                                   0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U57/Y (XOR2X2_RVT)                                              0.0384                         0.1026     2.0607 f
  wptr_full/n64 (net)                           4       2.1773                                             0.0000     2.0607 f
  wptr_full/U59/A1 (NAND2X0_RVT)                                  0.0000    0.0384    0.0000               0.0000     2.0607 f
  wptr_full/U59/Y (NAND2X0_RVT)                                             0.0334                         0.0398     2.1005 r
  wptr_full/n31 (net)                           1       0.4729                                             0.0000     2.1005 r
  wptr_full/U29/A3 (OA21X1_RVT)                                   0.0000    0.0334    0.0000               0.0000     2.1005 r
  wptr_full/U29/Y (OA21X1_RVT)                                              0.0356                         0.0680     2.1685 r
  wptr_full/wgraynext[9] (net)                  2       1.4962                                             0.0000     2.1685 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0356    0.0000               0.0000     2.1685 r
  data arrival time                                                                                                   2.1685

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1237     1.8763
  data required time                                                                                                  1.8763
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8763
  data arrival time                                                                                                  -2.1685
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2922


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U54/A1 (XOR2X2_RVT)                                  0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U54/Y (XOR2X2_RVT)                                             0.0388                         0.1044     2.0578 r
  rptr_empty/n63 (net)                          3       2.3584                                             0.0000     2.0578 r
  rptr_empty/U4/A1 (MUX21X2_RVT)                                  0.0000    0.0388    0.0000               0.0000     2.0578 r
  rptr_empty/U4/Y (MUX21X2_RVT)                                             0.0411                         0.0933     2.1511 r
  rptr_empty/rgraynext[8] (net)                 2       1.8033                                             0.0000     2.1511 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0411    0.0000               0.0000     2.1511 r
  data arrival time                                                                                                   2.1511

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1256     1.8744
  data required time                                                                                                  1.8744
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8744
  data arrival time                                                                                                  -2.1511
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2767


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U3/A (INVX1_RVT)                                     0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U3/Y (INVX1_RVT)                                               0.0239                         0.0248     1.9782 r
  rptr_empty/n8 (net)                           1       0.6082                                             0.0000     1.9782 r
  rptr_empty/U55/A1 (AND2X1_RVT)                                  0.0000    0.0239    0.0000               0.0000     1.9782 r
  rptr_empty/U55/Y (AND2X1_RVT)                                             0.0358                         0.0591     2.0373 r
  rptr_empty/n64 (net)                          3       2.3584                                             0.0000     2.0373 r
  rptr_empty/U6/A1 (MUX21X2_RVT)                                  0.0000    0.0358    0.0000               0.0000     2.0373 r
  rptr_empty/U6/Y (MUX21X2_RVT)                                             0.0428                         0.0946     2.1318 r
  rptr_empty/rgraynext[7] (net)                 2       2.2064                                             0.0000     2.1318 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.1318 r
  data arrival time                                                                                                   2.1318

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1262     1.8738
  data required time                                                                                                  1.8738
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8738
  data arrival time                                                                                                  -2.1318
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2580


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U54/A1 (NAND2X0_RVT)                                  0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U54/Y (NAND2X0_RVT)                                             0.0473                         0.0409     1.9387 f
  wptr_full/n27 (net)                           2       1.1290                                             0.0000     1.9387 f
  wptr_full/U55/A2 (AND2X1_RVT)                                   0.0000    0.0473    0.0000               0.0000     1.9387 f
  wptr_full/U55/Y (AND2X1_RVT)                                              0.0342                         0.0730     2.0117 f
  wptr_full/n65 (net)                           4       2.1423                                             0.0000     2.0117 f
  wptr_full/U60/A1 (NAND2X0_RVT)                                  0.0000    0.0342    0.0000               0.0000     2.0117 f
  wptr_full/U60/Y (NAND2X0_RVT)                                             0.0398                         0.0379     2.0496 r
  wptr_full/n32 (net)                           1       0.4729                                             0.0000     2.0496 r
  wptr_full/U61/A3 (OA21X1_RVT)                                   0.0000    0.0398    0.0000               0.0000     2.0496 r
  wptr_full/U61/Y (OA21X1_RVT)                                              0.0375                         0.0719     2.1215 r
  wptr_full/wgraynext[8] (net)                  2       1.7367                                             0.0000     2.1215 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0375    0.0000               0.0000     2.1215 r
  data arrival time                                                                                                   2.1215

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1243     1.8757
  data required time                                                                                                  1.8757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8757
  data arrival time                                                                                                  -2.1215
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2458


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U55/A1 (AND2X1_RVT)                                   0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U55/Y (AND2X1_RVT)                                              0.0351                         0.0602     2.0183 r
  wptr_full/n65 (net)                           4       2.1563                                             0.0000     2.0183 r
  wptr_full/U5/A1 (MUX21X1_RVT)                                   0.0000    0.0351    0.0000               0.0000     2.0183 r
  wptr_full/U5/Y (MUX21X1_RVT)                                              0.0448                         0.0944     2.1128 r
  wptr_full/wgraynext[7] (net)                  2       1.8033                                             0.0000     2.1128 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0448    0.0000               0.0000     2.1128 r
  data arrival time                                                                                                   2.1128

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1269     1.8731
  data required time                                                                                                  1.8731
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8731
  data arrival time                                                                                                  -2.1128
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2397


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U3/A2 (OR2X2_RVT)                                     0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U3/Y (OR2X2_RVT)                                                0.0272                         0.0561     2.0143 r
  wptr_full/n30 (net)                           1       1.2898                                             0.0000     2.0143 r
  wptr_full/U58/A1 (XOR2X2_RVT)                                   0.0000    0.0272    0.0000               0.0000     2.0143 r
  wptr_full/U58/Y (XOR2X2_RVT)                                              0.0380                         0.1005     2.1148 f
  wptr_full/n63 (net)                           3       2.0625                                             0.0000     2.1148 f
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0380    0.0000               0.0000     2.1148 f
  data arrival time                                                                                                   2.1148

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.0964     1.9036
  data required time                                                                                                  1.9036
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9036
  data arrival time                                                                                                  -2.1148
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2112


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U65/A1 (NAND2X0_RVT)                                 0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U65/Y (NAND2X0_RVT)                                            0.0580                         0.0524     2.0057 r
  rptr_empty/n28 (net)                          1       1.2898                                             0.0000     2.0057 r
  rptr_empty/U66/A1 (XOR2X2_RVT)                                  0.0000    0.0580    0.0000               0.0000     2.0057 r
  rptr_empty/U66/Y (XOR2X2_RVT)                                             0.0381                         0.1075     2.1132 f
  rptr_empty/rbinnext[10] (net)                 3       2.0939                                             0.0000     2.1132 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0381    0.0000               0.0000     2.1132 f
  data arrival time                                                                                                   2.1132

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     2.0000 r
  library setup time                                                                                      -0.0964     1.9036
  data required time                                                                                                  1.9036
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9036
  data arrival time                                                                                                  -2.1132
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2096


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U56/A (INVX0_RVT)                                    0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U56/Y (INVX0_RVT)                                              0.0231                         0.0264     1.9143 r
  rptr_empty/n10 (net)                          1       0.6082                                             0.0000     1.9143 r
  rptr_empty/U57/A1 (AND2X1_RVT)                                  0.0000    0.0231    0.0000               0.0000     1.9143 r
  rptr_empty/U57/Y (AND2X1_RVT)                                             0.0352                         0.0585     1.9728 r
  rptr_empty/n65 (net)                          3       2.2929                                             0.0000     1.9728 r
  rptr_empty/U39/A1 (MUX21X1_RVT)                                 0.0000    0.0352    0.0000               0.0000     1.9728 r
  rptr_empty/U39/Y (MUX21X1_RVT)                                            0.0423                         0.0917     2.0645 r
  rptr_empty/rgraynext[6] (net)                 2       1.4962                                             0.0000     2.0645 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0423    0.0000               0.0000     2.0645 r
  data arrival time                                                                                                   2.0645

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -2.0645
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1905


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U54/A1 (XOR2X2_RVT)                                  0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U54/Y (XOR2X2_RVT)                                             0.0388                         0.1044     2.0578 r
  rptr_empty/n63 (net)                          3       2.3584                                             0.0000     2.0578 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0388    0.0000               0.0000     2.0578 r
  data arrival time                                                                                                   2.0578

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1248     1.8752
  data required time                                                                                                  1.8752
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8752
  data arrival time                                                                                                  -2.0578
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1826


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0352                         0.0594     1.9572 r
  wptr_full/n66 (net)                           3       2.1666                                             0.0000     1.9572 r
  wptr_full/U14/A1 (MUX21X1_RVT)                                  0.0000    0.0352    0.0000               0.0000     1.9572 r
  wptr_full/U14/Y (MUX21X1_RVT)                                             0.0423                         0.0917     2.0489 r
  wptr_full/wgraynext[6] (net)                  2       1.4962                                             0.0000     2.0489 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0423    0.0000               0.0000     2.0489 r
  data arrival time                                                                                                   2.0489

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -2.0489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1749


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0384                         0.0654     1.9533 f
  rptr_empty/n27 (net)                          3       2.6137                                             0.0000     1.9533 f
  rptr_empty/U3/A (INVX1_RVT)                                     0.0000    0.0384    0.0000               0.0000     1.9533 f
  rptr_empty/U3/Y (INVX1_RVT)                                               0.0239                         0.0248     1.9782 r
  rptr_empty/n8 (net)                           1       0.6082                                             0.0000     1.9782 r
  rptr_empty/U55/A1 (AND2X1_RVT)                                  0.0000    0.0239    0.0000               0.0000     1.9782 r
  rptr_empty/U55/Y (AND2X1_RVT)                                             0.0358                         0.0591     2.0373 r
  rptr_empty/n64 (net)                          3       2.3584                                             0.0000     2.0373 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0358    0.0000               0.0000     2.0373 r
  data arrival time                                                                                                   2.0373

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1237     1.8763
  data required time                                                                                                  1.8763
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8763
  data arrival time                                                                                                  -2.0373
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1610


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U57/A1 (XOR2X2_RVT)                                   0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U57/Y (XOR2X2_RVT)                                              0.0384                         0.1026     2.0607 f
  wptr_full/n64 (net)                           4       2.1773                                             0.0000     2.0607 f
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0384    0.0000               0.0000     2.0607 f
  data arrival time                                                                                                   2.0607

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.0965     1.9035
  data required time                                                                                                  1.9035
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9035
  data arrival time                                                                                                  -2.0607
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1572


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U37/A (INVX0_RVT)                                    0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U37/Y (INVX0_RVT)                                              0.0213                         0.0244     1.8521 r
  rptr_empty/n18 (net)                          1       0.4729                                             0.0000     1.8521 r
  rptr_empty/U38/A3 (OA21X1_RVT)                                  0.0000    0.0213    0.0000               0.0000     1.8521 r
  rptr_empty/U38/Y (OA21X1_RVT)                                             0.0409                         0.0689     1.9210 r
  rptr_empty/rbinnext[6] (net)                  3       2.1666                                             0.0000     1.9210 r
  rptr_empty/U11/A1 (MUX21X1_RVT)                                 0.0000    0.0409    0.0000               0.0000     1.9210 r
  rptr_empty/U11/Y (MUX21X1_RVT)                                            0.0449                         0.0962     2.0172 r
  rptr_empty/rgraynext[5] (net)                 2       1.8033                                             0.0000     2.0172 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0449    0.0000               0.0000     2.0172 r
  data arrival time                                                                                                   2.0172

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1269     1.8731
  data required time                                                                                                  1.8731
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8731
  data arrival time                                                                                                  -2.0172
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1441


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U53/A2 (OR2X2_RVT)                                    0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U53/Y (OR2X2_RVT)                                               0.0318                         0.0604     1.9581 r
  wptr_full/n29 (net)                           3       2.5953                                             0.0000     1.9581 r
  wptr_full/U55/A1 (AND2X1_RVT)                                   0.0000    0.0318    0.0000               0.0000     1.9581 r
  wptr_full/U55/Y (AND2X1_RVT)                                              0.0351                         0.0602     2.0183 r
  wptr_full/n65 (net)                           4       2.1563                                             0.0000     2.0183 r
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0351    0.0000               0.0000     2.0183 r
  data arrival time                                                                                                   2.0183

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -2.0183
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1418


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U32/A1 (AND2X1_RVT)                                   0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0351                         0.0598     1.9001 r
  wptr_full/n8 (net)                            3       2.2473                                             0.0000     1.9001 r
  wptr_full/U27/A1 (MUX21X1_RVT)                                  0.0000    0.0351    0.0000               0.0000     1.9001 r
  wptr_full/U27/Y (MUX21X1_RVT)                                             0.0423                         0.0917     1.9918 r
  wptr_full/wgraynext[5] (net)                  2       1.4962                                             0.0000     1.9918 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0423    0.0000               0.0000     1.9918 r
  data arrival time                                                                                                   1.9918

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -1.9918
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1178


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0328                         0.0603     1.8880 f
  rptr_empty/n9 (net)                           3       1.8966                                             0.0000     1.8880 f
  rptr_empty/U56/A (INVX0_RVT)                                    0.0000    0.0328    0.0000               0.0000     1.8880 f
  rptr_empty/U56/Y (INVX0_RVT)                                              0.0231                         0.0264     1.9143 r
  rptr_empty/n10 (net)                          1       0.6082                                             0.0000     1.9143 r
  rptr_empty/U57/A1 (AND2X1_RVT)                                  0.0000    0.0231    0.0000               0.0000     1.9143 r
  rptr_empty/U57/Y (AND2X1_RVT)                                             0.0352                         0.0585     1.9728 r
  rptr_empty/n65 (net)                          3       2.2929                                             0.0000     1.9728 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0352    0.0000               0.0000     1.9728 r
  data arrival time                                                                                                   1.9728

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -1.9728
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0963


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U7/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U7/Y (OR2X2_RVT)                                                0.0287                         0.0576     1.8403 r
  wptr_full/n4 (net)                            3       1.8620                                             0.0000     1.8403 r
  wptr_full/U6/A2 (OR2X2_RVT)                                     0.0000    0.0287    0.0000               0.0000     1.8403 r
  wptr_full/U6/Y (OR2X2_RVT)                                                0.0290                         0.0575     1.8977 r
  wptr_full/n26 (net)                           3       1.8620                                             0.0000     1.8977 r
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0290    0.0000               0.0000     1.8977 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0352                         0.0594     1.9572 r
  wptr_full/n66 (net)                           3       2.1666                                             0.0000     1.9572 r
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0352    0.0000               0.0000     1.9572 r
  data arrival time                                                                                                   1.9572

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1235     1.8765
  data required time                                                                                                  1.8765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8765
  data arrival time                                                                                                  -1.9572
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0807


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U60/A (INVX0_RVT)                                    0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U60/Y (INVX0_RVT)                                              0.0222                         0.0255     1.7934 r
  rptr_empty/n16 (net)                          1       0.6082                                             0.0000     1.7934 r
  rptr_empty/U61/A1 (AND2X1_RVT)                                  0.0000    0.0222    0.0000               0.0000     1.7934 r
  rptr_empty/U61/Y (AND2X1_RVT)                                             0.0342                         0.0575     1.8508 r
  rptr_empty/n66 (net)                          3       2.1666                                             0.0000     1.8508 r
  rptr_empty/U26/A1 (MUX21X1_RVT)                                 0.0000    0.0342    0.0000               0.0000     1.8508 r
  rptr_empty/U26/Y (MUX21X1_RVT)                                            0.0422                         0.0914     1.9422 r
  rptr_empty/rgraynext[4] (net)                 2       1.4962                                             0.0000     1.9422 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0422    0.0000               0.0000     1.9422 r
  data arrival time                                                                                                   1.9422

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -1.9422
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0682


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U39/A1 (AND2X1_RVT)                                   0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0352                         0.0594     1.8421 r
  wptr_full/n67 (net)                           3       2.1666                                             0.0000     1.8421 r
  wptr_full/U15/A1 (MUX21X1_RVT)                                  0.0000    0.0352    0.0000               0.0000     1.8421 r
  wptr_full/U15/Y (MUX21X1_RVT)                                             0.0423                         0.0917     1.9338 r
  wptr_full/wgraynext[4] (net)                  2       1.4962                                             0.0000     1.9338 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0423    0.0000               0.0000     1.9338 r
  data arrival time                                                                                                   1.9338

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -1.9338
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0598


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U45/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U45/Y (AND2X1_RVT)                                             0.0310                         0.0595     1.7087 f
  rptr_empty/n15 (net)                          3       1.8229                                             0.0000     1.7087 f
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0310    0.0000               0.0000     1.7087 f
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0306                         0.0592     1.7679 f
  rptr_empty/n19 (net)                          3       1.7697                                             0.0000     1.7679 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0306    0.0000               0.0000     1.7679 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0315                         0.0598     1.8277 f
  rptr_empty/n17 (net)                          3       1.8966                                             0.0000     1.8277 f
  rptr_empty/U37/A (INVX0_RVT)                                    0.0000    0.0315    0.0000               0.0000     1.8277 f
  rptr_empty/U37/Y (INVX0_RVT)                                              0.0213                         0.0244     1.8521 r
  rptr_empty/n18 (net)                          1       0.4729                                             0.0000     1.8521 r
  rptr_empty/U38/A3 (OA21X1_RVT)                                  0.0000    0.0213    0.0000               0.0000     1.8521 r
  rptr_empty/U38/Y (OA21X1_RVT)                                             0.0409                         0.0689     1.9210 r
  rptr_empty/rbinnext[6] (net)                  3       2.1666                                             0.0000     1.9210 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0409    0.0000               0.0000     1.9210 r
  data arrival time                                                                                                   1.9210

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1255     1.8745
  data required time                                                                                                  1.8745
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8745
  data arrival time                                                                                                  -1.9210
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0465


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U8/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U8/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7827 r
  wptr_full/n7 (net)                            3       1.8620                                             0.0000     1.7827 r
  wptr_full/U31/A1 (NAND2X0_RVT)                                  0.0000    0.0290    0.0000               0.0000     1.7827 r
  wptr_full/U31/Y (NAND2X0_RVT)                                             0.0335                         0.0316     1.8143 f
  wptr_full/n3 (net)                            1       0.5386                                             0.0000     1.8143 f
  wptr_full/U32/A2 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     1.8143 f
  wptr_full/U32/Y (AND2X1_RVT)                                              0.0342                         0.0669     1.8812 f
  wptr_full/n8 (net)                            3       2.2366                                             0.0000     1.8812 f
  wptr_full/U33/A (INVX0_RVT)                                     0.0000    0.0342    0.0000               0.0000     1.8812 f
  wptr_full/U33/Y (INVX0_RVT)                                               0.0228                         0.0257     1.9069 r
  wptr_full/n47 (net)                           1       0.5119                                             0.0000     1.9069 r
  wptr_full/wbin_reg_6_/D (SDFFASX1_RVT)                          0.0000    0.0228    0.0000               0.0000     1.9069 r
  data arrival time                                                                                                   1.9069

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wbin_reg_6_/CLK (SDFFASX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1144     1.8856
  data required time                                                                                                  1.8856
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8856
  data arrival time                                                                                                  -1.9069
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0214


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  rinc (in)                                                                 0.0585                         0.0342     0.4342 f
  rinc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U32/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U32/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n59 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U21/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U21/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1579                         0.4674     1.4171 f
  io_b_rinc_net (net)                           3       1.7713                                             0.0000     1.4171 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4171 f
  rptr_empty/rinc (net)                                 1.7713                                             0.0000     1.4171 f
  rptr_empty/U42/A1 (AND2X1_RVT)                                  0.0000    0.1579    0.0000               0.0000     1.4171 f
  rptr_empty/U42/Y (AND2X1_RVT)                                             0.0467                         0.1048     1.5219 f
  rptr_empty/n22 (net)                          3       1.8966                                             0.0000     1.5219 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.0467    0.0000               0.0000     1.5219 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0317                         0.0674     1.5893 f
  rptr_empty/n13 (net)                          3       1.8966                                             0.0000     1.5893 f
  rptr_empty/U44/A1 (AND2X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.5893 f
  rptr_empty/U44/Y (AND2X1_RVT)                                             0.0310                         0.0599     1.6492 f
  rptr_empty/n4 (net)                           3       1.8229                                             0.0000     1.6492 f
  rptr_empty/U17/A1 (OR2X1_RVT)                                   0.0000    0.0310    0.0000               0.0000     1.6492 f
  rptr_empty/U17/Y (OR2X1_RVT)                                              0.0251                         0.0610     1.7102 f
  rptr_empty/n6 (net)                           2       1.1290                                             0.0000     1.7102 f
  rptr_empty/U46/A2 (AND2X1_RVT)                                  0.0000    0.0251    0.0000               0.0000     1.7102 f
  rptr_empty/U46/Y (AND2X1_RVT)                                             0.0334                         0.0623     1.7725 f
  rptr_empty/n67 (net)                          3       2.1568                                             0.0000     1.7725 f
  rptr_empty/U13/A1 (MUX21X1_RVT)                                 0.0000    0.0334    0.0000               0.0000     1.7725 f
  rptr_empty/U13/Y (MUX21X1_RVT)                                            0.0469                         0.0938     1.8663 f
  rptr_empty/n38 (net)                          2       1.5701                                             0.0000     1.8663 f
  rptr_empty/U7/A (INVX0_RVT)                                     0.0000    0.0469    0.0000               0.0000     1.8663 f
  rptr_empty/U7/Y (INVX0_RVT)                                               0.0280                         0.0292     1.8955 r
  rptr_empty/n54 (net)                          1       0.5119                                             0.0000     1.8955 r
  rptr_empty/rptr_reg_3_/D (SDFFASX1_RVT)                         0.0000    0.0280    0.0000               0.0000     1.8955 r
  data arrival time                                                                                                   1.8955

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  rptr_empty/rptr_reg_3_/CLK (SDFFASX1_RVT)                                                                0.0000     2.0000 r
  library setup time                                                                                      -0.1156     1.8844
  data required time                                                                                                  1.8844
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8844
  data arrival time                                                                                                  -1.8955
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0111


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     0.4000     0.4000 f
  winc (in)                                                                 0.0585                         0.0342     0.4342 f
  winc (net)                                    1      10.5363                                             0.0000     0.4342 f
  U31/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000     0.4342 f
  U31/Y (INVX16_RVT)                                                        0.0344                         0.0313     0.4656 r
  n58 (net)                                     1      21.0310                                             0.0000     0.4656 r
  U22/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000     0.4656 r
  U22/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.9496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.9496 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.9496 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1577                         0.4672     1.4168 f
  io_b_winc_net (net)                          10       1.4379                                             0.0000     1.4168 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.4168 f
  wptr_full/winc (net)                                  1.4379                                             0.0000     1.4168 f
  wptr_full/U28/A1 (NAND3X0_RVT)                                  0.0000    0.1577    0.0000               0.0000     1.4168 f
  wptr_full/U28/Y (NAND3X0_RVT)                                             0.0997                         0.1038     1.5206 r
  wptr_full/n14 (net)                           4       2.3383                                             0.0000     1.5206 r
  wptr_full/U20/A1 (OR2X1_RVT)                                    0.0000    0.0997    0.0000               0.0000     1.5206 r
  wptr_full/U20/Y (OR2X1_RVT)                                               0.0380                         0.0860     1.6067 r
  wptr_full/n19 (net)                           3       1.8620                                             0.0000     1.6067 r
  wptr_full/U10/A2 (OR2X2_RVT)                                    0.0000    0.0380    0.0000               0.0000     1.6067 r
  wptr_full/U10/Y (OR2X2_RVT)                                               0.0290                         0.0609     1.6675 r
  wptr_full/n10 (net)                           3       1.8620                                             0.0000     1.6675 r
  wptr_full/U9/A2 (OR2X2_RVT)                                     0.0000    0.0290    0.0000               0.0000     1.6675 r
  wptr_full/U9/Y (OR2X2_RVT)                                                0.0290                         0.0576     1.7251 r
  wptr_full/n9 (net)                            3       1.8620                                             0.0000     1.7251 r
  wptr_full/U41/A1 (AND2X1_RVT)                                   0.0000    0.0290    0.0000               0.0000     1.7251 r
  wptr_full/U41/Y (AND2X1_RVT)                                              0.0352                         0.0594     1.7846 r
  wptr_full/n68 (net)                           3       2.1666                                             0.0000     1.7846 r
  wptr_full/U25/A1 (MUX21X1_RVT)                                  0.0000    0.0352    0.0000               0.0000     1.7846 r
  wptr_full/U25/Y (MUX21X1_RVT)                                             0.0423                         0.0917     1.8763 r
  wptr_full/wgraynext[3] (net)                  2       1.4962                                             0.0000     1.8763 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0423    0.0000               0.0000     1.8763 r
  data arrival time                                                                                                   1.8763

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0400     2.0400
  clock uncertainty                                                                                       -0.0400     2.0000
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1260     1.8740
  data required time                                                                                                  1.8740
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8740
  data arrival time                                                                                                  -1.8763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0023


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[7] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n87 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     0.3008 r
  fifomem/U30/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U30/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U38/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U38/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[7] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[6] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n79 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.3008 r
  fifomem/U29/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U29/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U37/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U37/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[6] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[5] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n71 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     0.3008 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[5] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[4] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n63 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     0.3008 r
  fifomem/U27/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U27/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[4] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[3] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n55 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.3008 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[3] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[2] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n47 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     0.3008 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[2] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[1] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n39 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     0.3008 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U32/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U32/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[1] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by wclk2x)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0400     0.0400
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.2000    0.0000               0.0000     0.0400 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)                               0.0625                         0.1986     0.2386 f
  fifomem/n31 (net)                             1       0.5752                                             0.0000     0.2386 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0625    0.0000               0.0000     0.2386 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0526                         0.0622     0.3008 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.3008 r
  fifomem/U23/A1 (OR2X2_RVT)                                      0.0000    0.0526    0.0000               0.0000     0.3008 r
  fifomem/U23/Y (OR2X2_RVT)                                                 0.0428                         0.0848     0.3856 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     0.3856 r
  fifomem/U31/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3856 r
  fifomem/U31/Y (INVX8_RVT)                                                 0.0391                         0.0351     0.4207 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.4207 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.4207 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.4207 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.4207 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.8040 f
  rdata[0] (net)                                1     1433.5105                                            0.0000     1.8040 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.8040 f
  data arrival time                                                                                                   1.8040

  clock wclk2x (rise edge)                                                                                 1.0000     1.0000
  clock network delay (ideal)                                                                              0.0000     1.0000
  output external delay                                                                                   -0.5000     0.5000
  data required time                                                                                                  0.5000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.5000
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3040


1
