{
  "questions": [
    {
      "question": "What is the primary output of the logic synthesis phase in the digital IC design flow?",
      "options": [
        "A GDSII layout file for manufacturing",
        "The Register Transfer Level (RTL) Hardware Description Language (HDL) code",
        "A gate-level netlist (interconnected standard cells)",
        "A set of test vectors for functional verification",
        "The finalized floorplan with power grid distribution"
      ],
      "correct": 2
    },
    {
      "question": "In a multi-processor system with shared memory, what is the primary purpose of a cache coherence protocol?",
      "options": [
        "To manage the virtual memory mapping for each processor's address space.",
        "To ensure that all processors maintain consistent views of shared data across their private caches and main memory.",
        "To optimize instruction fetching and decoding in each processor's pipeline.",
        "To reduce the power consumption of the memory subsystem by dynamically disabling caches.",
        "To schedule threads on available processor cores efficiently for parallel execution."
      ],
      "correct": 1
    },
    {
      "question": "In high-speed digital integrated circuits, what is the primary concern addressed by careful design of the power delivery network (PDN), including on-chip decoupling capacitors and robust power/ground straps?",
      "options": [
        "Minimizing crosstalk between adjacent signal lines.",
        "Preventing latch-up events in CMOS circuits by ensuring proper substrate biasing.",
        "Ensuring stable supply voltages and reducing power supply noise (e.g., IR drop, di/dt noise) across the chip.",
        "Facilitating efficient clock distribution across the chip to all sequential elements.",
        "Managing thermal dissipation from active components to prevent overheating."
      ],
      "correct": 2
    },
    {
      "question": "In concurrent programming and multi-processor systems, what does a 'memory consistency model' primarily define?",
      "options": [
        "The optimal cache replacement policy (e.g., LRU, FIFO) for improving hit rates.",
        "The set of instructions a processor can execute in parallel within a single clock cycle.",
        "The rules governing the order in which memory operations (reads and writes) from different processors become visible to one another.",
        "The method for mapping virtual addresses to physical addresses within the Memory Management Unit (MMU).",
        "The mechanism for ensuring data integrity and durability during power failures or system crashes."
      ],
      "correct": 2
    },
    {
      "question": "Which Design for Testability (DFT) technique involves embedding test logic within the circuit itself to generate test patterns and analyze responses internally, reducing reliance on external Automated Test Equipment (ATE) for manufacturing testing?",
      "options": [
        "Static Timing Analysis (STA)",
        "Formal Equivalence Checking (LEC)",
        "Built-In Self-Test (BIST)",
        "Register Transfer Level (RTL) synthesis",
        "Logic Optimization"
      ],
      "correct": 2
    }
  ]
}