Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 24 15:33:19 2022
| Host         : DESKTOP-VUMQ4FB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.960        0.000                      0                   73        0.096        0.000                      0                   73        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.960        0.000                      0                   73        0.096        0.000                      0                   73        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.658ns (36.938%)  route 2.831ns (63.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          1.075    10.428    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[28]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.658ns (36.938%)  route 2.831ns (63.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          1.075    10.428    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[29]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.658ns (36.938%)  route 2.831ns (63.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          1.075    10.428    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[30]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.658ns (36.938%)  route 2.831ns (63.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          1.075    10.428    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y106       FDRE                                         r  inst_prescaler/counter_reg[31]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.658ns (38.113%)  route 2.692ns (61.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.936    10.290    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[24]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.658ns (38.113%)  route 2.692ns (61.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.936    10.290    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[25]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.658ns (38.113%)  route 2.692ns (61.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.936    10.290    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[26]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.658ns (38.113%)  route 2.692ns (61.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.936    10.290    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.860    13.625    inst_prescaler/clk
    SLICE_X112Y105       FDRE                                         r  inst_prescaler/counter_reg[27]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y105       FDRE (Setup_fdre_C_R)       -0.524    13.388    inst_prescaler/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.658ns (39.463%)  route 2.543ns (60.537%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.787    10.141    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    13.451    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    13.380    inst_prescaler/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 inst_prescaler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.658ns (39.463%)  route 2.543ns (60.537%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.866     5.940    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  inst_prescaler/counter_reg[2]/Q
                         net (fo=2, routed)           1.151     7.608    inst_prescaler/counter_reg[2]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.124     7.732 r  inst_prescaler/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.732    inst_prescaler/counter0_carry_i_5_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.282 r  inst_prescaler/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.282    inst_prescaler/counter0_carry_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  inst_prescaler/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    inst_prescaler/counter0_carry__0_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  inst_prescaler/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.510    inst_prescaler/counter0_carry__1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  inst_prescaler/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.605     9.230    inst_prescaler/counter0_carry__2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  inst_prescaler/counter[0]_i_1/O
                         net (fo=32, routed)          0.787    10.141    inst_prescaler/counter[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    13.451    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[1]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    13.380    inst_prescaler/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.306 r  inst_prescaler/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.306    inst_prescaler/counter_reg[4]_i_1_n_7
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[4]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.319 r  inst_prescaler/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.319    inst_prescaler/counter_reg[4]_i_1_n_5
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[6]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.443ns (71.568%)  route 0.176ns (28.432%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.342 r  inst_prescaler/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.342    inst_prescaler/counter_reg[4]_i_1_n_6
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[5]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.445ns (71.659%)  route 0.176ns (28.341%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.344 r  inst_prescaler/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.344    inst_prescaler/counter_reg[4]_i_1_n_4
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y100       FDRE                                         r  inst_prescaler/counter_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.447ns (71.750%)  route 0.176ns (28.250%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.346 r  inst_prescaler/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.346    inst_prescaler/counter_reg[8]_i_1_n_7
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.460ns (72.328%)  route 0.176ns (27.672%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.359 r  inst_prescaler/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.359    inst_prescaler/counter_reg[8]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.483ns (73.293%)  route 0.176ns (26.707%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.382 r  inst_prescaler/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.382    inst_prescaler/counter_reg[8]_i_1_n_6
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.485ns (73.374%)  route 0.176ns (26.626%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.384 r  inst_prescaler/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.384    inst_prescaler/counter_reg[8]_i_1_n_4
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y101       FDRE                                         r  inst_prescaler/counter_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.487ns (73.455%)  route 0.176ns (26.545%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.333 r  inst_prescaler/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.333    inst_prescaler/counter_reg[8]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.386 r  inst_prescaler/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.386    inst_prescaler/counter_reg[12]_i_1_n_7
    SLICE_X112Y102       FDRE                                         r  inst_prescaler/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y102       FDRE                                         r  inst_prescaler/counter_reg[12]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_prescaler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.500ns (73.965%)  route 0.176ns (26.035%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    inst_prescaler/clk
    SLICE_X112Y99        FDRE                                         r  inst_prescaler/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  inst_prescaler/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     2.062    inst_prescaler/counter_reg[0]
    SLICE_X112Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  inst_prescaler/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.107    inst_prescaler/counter[0]_i_3_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.252 r  inst_prescaler/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.253    inst_prescaler/counter_reg[0]_i_2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.293 r  inst_prescaler/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.293    inst_prescaler/counter_reg[4]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.333 r  inst_prescaler/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.333    inst_prescaler/counter_reg[8]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.399 r  inst_prescaler/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.399    inst_prescaler/counter_reg[12]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  inst_prescaler/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    inst_prescaler/clk
    SLICE_X112Y102       FDRE                                         r  inst_prescaler/counter_reg[14]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.210    inst_prescaler/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  inst_count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  inst_count/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  inst_count/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  inst_count/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y99   inst_prescaler/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  inst_prescaler/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  inst_prescaler/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  inst_prescaler/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  inst_prescaler/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   inst_prescaler/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   inst_prescaler/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  inst_count/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   inst_prescaler/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   inst_prescaler/counter_reg[0]/C



