-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Wed Apr  3 16:51:32 2024
-- Host        : computation-virtual-machine running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_mMIPS_sim_0_0_sim_netlist.vhdl
-- Design      : design_1_mMIPS_sim_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD is
  signal \r_carry__0_n_0\ : STD_LOGIC;
  signal \r_carry__0_n_1\ : STD_LOGIC;
  signal \r_carry__0_n_2\ : STD_LOGIC;
  signal \r_carry__0_n_3\ : STD_LOGIC;
  signal \r_carry__1_n_0\ : STD_LOGIC;
  signal \r_carry__1_n_1\ : STD_LOGIC;
  signal \r_carry__1_n_2\ : STD_LOGIC;
  signal \r_carry__1_n_3\ : STD_LOGIC;
  signal \r_carry__2_n_0\ : STD_LOGIC;
  signal \r_carry__2_n_1\ : STD_LOGIC;
  signal \r_carry__2_n_2\ : STD_LOGIC;
  signal \r_carry__2_n_3\ : STD_LOGIC;
  signal \r_carry__3_n_0\ : STD_LOGIC;
  signal \r_carry__3_n_1\ : STD_LOGIC;
  signal \r_carry__3_n_2\ : STD_LOGIC;
  signal \r_carry__3_n_3\ : STD_LOGIC;
  signal \r_carry__4_n_0\ : STD_LOGIC;
  signal \r_carry__4_n_1\ : STD_LOGIC;
  signal \r_carry__4_n_2\ : STD_LOGIC;
  signal \r_carry__4_n_3\ : STD_LOGIC;
  signal \r_carry__5_n_0\ : STD_LOGIC;
  signal \r_carry__5_n_1\ : STD_LOGIC;
  signal \r_carry__5_n_2\ : STD_LOGIC;
  signal \r_carry__5_n_3\ : STD_LOGIC;
  signal r_carry_n_0 : STD_LOGIC;
  signal r_carry_n_1 : STD_LOGIC;
  signal r_carry_n_2 : STD_LOGIC;
  signal r_carry_n_3 : STD_LOGIC;
  signal \NLW_r_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
r_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_carry_n_0,
      CO(2) => r_carry_n_1,
      CO(1) => r_carry_n_2,
      CO(0) => r_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => Q(4 downto 1)
    );
\r_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_carry_n_0,
      CO(3) => \r_carry__0_n_0\,
      CO(2) => \r_carry__0_n_1\,
      CO(1) => \r_carry__0_n_2\,
      CO(0) => \r_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => Q(8 downto 5)
    );
\r_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__0_n_0\,
      CO(3) => \r_carry__1_n_0\,
      CO(2) => \r_carry__1_n_1\,
      CO(1) => \r_carry__1_n_2\,
      CO(0) => \r_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => Q(12 downto 9)
    );
\r_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__1_n_0\,
      CO(3) => \r_carry__2_n_0\,
      CO(2) => \r_carry__2_n_1\,
      CO(1) => \r_carry__2_n_2\,
      CO(0) => \r_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => Q(16 downto 13)
    );
\r_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__2_n_0\,
      CO(3) => \r_carry__3_n_0\,
      CO(2) => \r_carry__3_n_1\,
      CO(1) => \r_carry__3_n_2\,
      CO(0) => \r_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => Q(20 downto 17)
    );
\r_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__3_n_0\,
      CO(3) => \r_carry__4_n_0\,
      CO(2) => \r_carry__4_n_1\,
      CO(1) => \r_carry__4_n_2\,
      CO(0) => \r_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => Q(24 downto 21)
    );
\r_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__4_n_0\,
      CO(3) => \r_carry__5_n_0\,
      CO(2) => \r_carry__5_n_1\,
      CO(1) => \r_carry__5_n_2\,
      CO(0) => \r_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => Q(28 downto 25)
    );
\r_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__5_n_0\,
      CO(3 downto 0) => \NLW_r_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => D(28),
      S(3 downto 1) => B"000",
      S(0) => Q(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD_0 is
  port (
    bus_add2 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD_0 : entity is "ADD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD_0 is
  signal \r_carry__0_n_0\ : STD_LOGIC;
  signal \r_carry__0_n_1\ : STD_LOGIC;
  signal \r_carry__0_n_2\ : STD_LOGIC;
  signal \r_carry__0_n_3\ : STD_LOGIC;
  signal \r_carry__1_n_0\ : STD_LOGIC;
  signal \r_carry__1_n_1\ : STD_LOGIC;
  signal \r_carry__1_n_2\ : STD_LOGIC;
  signal \r_carry__1_n_3\ : STD_LOGIC;
  signal \r_carry__2_n_0\ : STD_LOGIC;
  signal \r_carry__2_n_1\ : STD_LOGIC;
  signal \r_carry__2_n_2\ : STD_LOGIC;
  signal \r_carry__2_n_3\ : STD_LOGIC;
  signal \r_carry__3_n_0\ : STD_LOGIC;
  signal \r_carry__3_n_1\ : STD_LOGIC;
  signal \r_carry__3_n_2\ : STD_LOGIC;
  signal \r_carry__3_n_3\ : STD_LOGIC;
  signal \r_carry__4_n_0\ : STD_LOGIC;
  signal \r_carry__4_n_1\ : STD_LOGIC;
  signal \r_carry__4_n_2\ : STD_LOGIC;
  signal \r_carry__4_n_3\ : STD_LOGIC;
  signal \r_carry__5_n_0\ : STD_LOGIC;
  signal \r_carry__5_n_1\ : STD_LOGIC;
  signal \r_carry__5_n_2\ : STD_LOGIC;
  signal \r_carry__5_n_3\ : STD_LOGIC;
  signal \r_carry__6_n_3\ : STD_LOGIC;
  signal r_carry_n_0 : STD_LOGIC;
  signal r_carry_n_1 : STD_LOGIC;
  signal r_carry_n_2 : STD_LOGIC;
  signal r_carry_n_3 : STD_LOGIC;
  signal NLW_r_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
r_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_carry_n_0,
      CO(2) => r_carry_n_1,
      CO(1) => r_carry_n_2,
      CO(0) => r_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => bus_add2(2 downto 0),
      O(0) => NLW_r_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\r_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_carry_n_0,
      CO(3) => \r_carry__0_n_0\,
      CO(2) => \r_carry__0_n_1\,
      CO(1) => \r_carry__0_n_2\,
      CO(0) => \r_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => bus_add2(6 downto 3),
      S(3 downto 0) => \out_reg[9]\(3 downto 0)
    );
\r_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__0_n_0\,
      CO(3) => \r_carry__1_n_0\,
      CO(2) => \r_carry__1_n_1\,
      CO(1) => \r_carry__1_n_2\,
      CO(0) => \r_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => bus_add2(10 downto 7),
      S(3 downto 0) => \out_reg[13]\(3 downto 0)
    );
\r_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__1_n_0\,
      CO(3) => \r_carry__2_n_0\,
      CO(2) => \r_carry__2_n_1\,
      CO(1) => \r_carry__2_n_2\,
      CO(0) => \r_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => bus_add2(14 downto 11),
      S(3 downto 0) => \out_reg[17]\(3 downto 0)
    );
\r_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__2_n_0\,
      CO(3) => \r_carry__3_n_0\,
      CO(2) => \r_carry__3_n_1\,
      CO(1) => \r_carry__3_n_2\,
      CO(0) => \r_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => bus_add2(18 downto 15),
      S(3 downto 0) => \out_reg[21]\(3 downto 0)
    );
\r_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__3_n_0\,
      CO(3) => \r_carry__4_n_0\,
      CO(2) => \r_carry__4_n_1\,
      CO(1) => \r_carry__4_n_2\,
      CO(0) => \r_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => bus_add2(22 downto 19),
      S(3 downto 0) => \out_reg[25]\(3 downto 0)
    );
\r_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__4_n_0\,
      CO(3) => \r_carry__5_n_0\,
      CO(2) => \r_carry__5_n_1\,
      CO(1) => \r_carry__5_n_2\,
      CO(0) => \r_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => bus_add2(26 downto 23),
      S(3 downto 0) => \out_reg[29]\(3 downto 0)
    );
\r_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_carry__5_n_0\,
      CO(3 downto 1) => \NLW_r_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(28),
      O(3 downto 2) => \NLW_r_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => bus_add2(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out_reg[31]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus_mux2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__10_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__10_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__10_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__10_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__8_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__8_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__8_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__8_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__9_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__9_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__9_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__9_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \result0__0_n_100\ : STD_LOGIC;
  signal \result0__0_n_101\ : STD_LOGIC;
  signal \result0__0_n_102\ : STD_LOGIC;
  signal \result0__0_n_103\ : STD_LOGIC;
  signal \result0__0_n_104\ : STD_LOGIC;
  signal \result0__0_n_105\ : STD_LOGIC;
  signal \result0__0_n_76\ : STD_LOGIC;
  signal \result0__0_n_77\ : STD_LOGIC;
  signal \result0__0_n_78\ : STD_LOGIC;
  signal \result0__0_n_79\ : STD_LOGIC;
  signal \result0__0_n_80\ : STD_LOGIC;
  signal \result0__0_n_81\ : STD_LOGIC;
  signal \result0__0_n_82\ : STD_LOGIC;
  signal \result0__0_n_83\ : STD_LOGIC;
  signal \result0__0_n_84\ : STD_LOGIC;
  signal \result0__0_n_85\ : STD_LOGIC;
  signal \result0__0_n_86\ : STD_LOGIC;
  signal \result0__0_n_87\ : STD_LOGIC;
  signal \result0__0_n_88\ : STD_LOGIC;
  signal \result0__0_n_89\ : STD_LOGIC;
  signal \result0__0_n_90\ : STD_LOGIC;
  signal \result0__0_n_91\ : STD_LOGIC;
  signal \result0__0_n_92\ : STD_LOGIC;
  signal \result0__0_n_93\ : STD_LOGIC;
  signal \result0__0_n_94\ : STD_LOGIC;
  signal \result0__0_n_95\ : STD_LOGIC;
  signal \result0__0_n_96\ : STD_LOGIC;
  signal \result0__0_n_97\ : STD_LOGIC;
  signal \result0__0_n_98\ : STD_LOGIC;
  signal \result0__0_n_99\ : STD_LOGIC;
  signal \result0__1_n_106\ : STD_LOGIC;
  signal \result0__1_n_107\ : STD_LOGIC;
  signal \result0__1_n_108\ : STD_LOGIC;
  signal \result0__1_n_109\ : STD_LOGIC;
  signal \result0__1_n_110\ : STD_LOGIC;
  signal \result0__1_n_111\ : STD_LOGIC;
  signal \result0__1_n_112\ : STD_LOGIC;
  signal \result0__1_n_113\ : STD_LOGIC;
  signal \result0__1_n_114\ : STD_LOGIC;
  signal \result0__1_n_115\ : STD_LOGIC;
  signal \result0__1_n_116\ : STD_LOGIC;
  signal \result0__1_n_117\ : STD_LOGIC;
  signal \result0__1_n_118\ : STD_LOGIC;
  signal \result0__1_n_119\ : STD_LOGIC;
  signal \result0__1_n_120\ : STD_LOGIC;
  signal \result0__1_n_121\ : STD_LOGIC;
  signal \result0__1_n_122\ : STD_LOGIC;
  signal \result0__1_n_123\ : STD_LOGIC;
  signal \result0__1_n_124\ : STD_LOGIC;
  signal \result0__1_n_125\ : STD_LOGIC;
  signal \result0__1_n_126\ : STD_LOGIC;
  signal \result0__1_n_127\ : STD_LOGIC;
  signal \result0__1_n_128\ : STD_LOGIC;
  signal \result0__1_n_129\ : STD_LOGIC;
  signal \result0__1_n_130\ : STD_LOGIC;
  signal \result0__1_n_131\ : STD_LOGIC;
  signal \result0__1_n_132\ : STD_LOGIC;
  signal \result0__1_n_133\ : STD_LOGIC;
  signal \result0__1_n_134\ : STD_LOGIC;
  signal \result0__1_n_135\ : STD_LOGIC;
  signal \result0__1_n_136\ : STD_LOGIC;
  signal \result0__1_n_137\ : STD_LOGIC;
  signal \result0__1_n_138\ : STD_LOGIC;
  signal \result0__1_n_139\ : STD_LOGIC;
  signal \result0__1_n_140\ : STD_LOGIC;
  signal \result0__1_n_141\ : STD_LOGIC;
  signal \result0__1_n_142\ : STD_LOGIC;
  signal \result0__1_n_143\ : STD_LOGIC;
  signal \result0__1_n_144\ : STD_LOGIC;
  signal \result0__1_n_145\ : STD_LOGIC;
  signal \result0__1_n_146\ : STD_LOGIC;
  signal \result0__1_n_147\ : STD_LOGIC;
  signal \result0__1_n_148\ : STD_LOGIC;
  signal \result0__1_n_149\ : STD_LOGIC;
  signal \result0__1_n_150\ : STD_LOGIC;
  signal \result0__1_n_151\ : STD_LOGIC;
  signal \result0__1_n_152\ : STD_LOGIC;
  signal \result0__1_n_153\ : STD_LOGIC;
  signal \result0__1_n_58\ : STD_LOGIC;
  signal \result0__1_n_59\ : STD_LOGIC;
  signal \result0__1_n_60\ : STD_LOGIC;
  signal \result0__1_n_61\ : STD_LOGIC;
  signal \result0__1_n_62\ : STD_LOGIC;
  signal \result0__1_n_63\ : STD_LOGIC;
  signal \result0__1_n_64\ : STD_LOGIC;
  signal \result0__1_n_65\ : STD_LOGIC;
  signal \result0__1_n_66\ : STD_LOGIC;
  signal \result0__1_n_67\ : STD_LOGIC;
  signal \result0__1_n_68\ : STD_LOGIC;
  signal \result0__1_n_69\ : STD_LOGIC;
  signal \result0__1_n_70\ : STD_LOGIC;
  signal \result0__1_n_71\ : STD_LOGIC;
  signal \result0__1_n_72\ : STD_LOGIC;
  signal \result0__1_n_73\ : STD_LOGIC;
  signal \result0__1_n_74\ : STD_LOGIC;
  signal \result0__1_n_75\ : STD_LOGIC;
  signal \result0__1_n_76\ : STD_LOGIC;
  signal \result0__1_n_77\ : STD_LOGIC;
  signal \result0__1_n_78\ : STD_LOGIC;
  signal \result0__1_n_79\ : STD_LOGIC;
  signal \result0__1_n_80\ : STD_LOGIC;
  signal \result0__1_n_81\ : STD_LOGIC;
  signal \result0__1_n_82\ : STD_LOGIC;
  signal \result0__1_n_83\ : STD_LOGIC;
  signal \result0__1_n_84\ : STD_LOGIC;
  signal \result0__1_n_85\ : STD_LOGIC;
  signal \result0__1_n_86\ : STD_LOGIC;
  signal \result0__1_n_87\ : STD_LOGIC;
  signal \result0__1_n_88\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__4_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__5_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__5_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__5_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__5_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__6_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__6_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry__6_n_3\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \result0_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__0_n_0\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__0_n_1\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__1_n_0\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__1_n_1\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__1_n_2\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__1_n_3\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__2_n_1\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__2_n_2\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry__2_n_3\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \result0_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__0_n_0\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__0_n_1\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__0_n_2\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__0_n_3\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__1_n_0\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__1_n_1\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__1_n_2\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__1_n_3\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__2_n_1\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__2_n_2\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry__2_n_3\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry_n_0\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry_n_1\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry_n_2\ : STD_LOGIC;
  signal \result0_inferred__6/i__carry_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__0_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__0_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__0_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__0_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__10_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__10_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__10_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__1_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__1_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__1_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__1_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__2_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__2_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__2_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__2_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__3_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__3_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__3_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__3_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__4_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__4_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__4_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__4_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__5_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__5_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__5_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__5_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__6_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__6_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__6_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__6_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__7_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__7_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__7_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__7_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__8_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__8_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__8_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__8_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__9_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__9_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__9_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry__9_n_3\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry_n_0\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry_n_1\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry_n_2\ : STD_LOGIC;
  signal \result0_inferred__7/i__carry_n_3\ : STD_LOGIC;
  signal result0_n_100 : STD_LOGIC;
  signal result0_n_101 : STD_LOGIC;
  signal result0_n_102 : STD_LOGIC;
  signal result0_n_103 : STD_LOGIC;
  signal result0_n_104 : STD_LOGIC;
  signal result0_n_105 : STD_LOGIC;
  signal result0_n_106 : STD_LOGIC;
  signal result0_n_107 : STD_LOGIC;
  signal result0_n_108 : STD_LOGIC;
  signal result0_n_109 : STD_LOGIC;
  signal result0_n_110 : STD_LOGIC;
  signal result0_n_111 : STD_LOGIC;
  signal result0_n_112 : STD_LOGIC;
  signal result0_n_113 : STD_LOGIC;
  signal result0_n_114 : STD_LOGIC;
  signal result0_n_115 : STD_LOGIC;
  signal result0_n_116 : STD_LOGIC;
  signal result0_n_117 : STD_LOGIC;
  signal result0_n_118 : STD_LOGIC;
  signal result0_n_119 : STD_LOGIC;
  signal result0_n_120 : STD_LOGIC;
  signal result0_n_121 : STD_LOGIC;
  signal result0_n_122 : STD_LOGIC;
  signal result0_n_123 : STD_LOGIC;
  signal result0_n_124 : STD_LOGIC;
  signal result0_n_125 : STD_LOGIC;
  signal result0_n_126 : STD_LOGIC;
  signal result0_n_127 : STD_LOGIC;
  signal result0_n_128 : STD_LOGIC;
  signal result0_n_129 : STD_LOGIC;
  signal result0_n_130 : STD_LOGIC;
  signal result0_n_131 : STD_LOGIC;
  signal result0_n_132 : STD_LOGIC;
  signal result0_n_133 : STD_LOGIC;
  signal result0_n_134 : STD_LOGIC;
  signal result0_n_135 : STD_LOGIC;
  signal result0_n_136 : STD_LOGIC;
  signal result0_n_137 : STD_LOGIC;
  signal result0_n_138 : STD_LOGIC;
  signal result0_n_139 : STD_LOGIC;
  signal result0_n_140 : STD_LOGIC;
  signal result0_n_141 : STD_LOGIC;
  signal result0_n_142 : STD_LOGIC;
  signal result0_n_143 : STD_LOGIC;
  signal result0_n_144 : STD_LOGIC;
  signal result0_n_145 : STD_LOGIC;
  signal result0_n_146 : STD_LOGIC;
  signal result0_n_147 : STD_LOGIC;
  signal result0_n_148 : STD_LOGIC;
  signal result0_n_149 : STD_LOGIC;
  signal result0_n_150 : STD_LOGIC;
  signal result0_n_151 : STD_LOGIC;
  signal result0_n_152 : STD_LOGIC;
  signal result0_n_153 : STD_LOGIC;
  signal result0_n_58 : STD_LOGIC;
  signal result0_n_59 : STD_LOGIC;
  signal result0_n_60 : STD_LOGIC;
  signal result0_n_61 : STD_LOGIC;
  signal result0_n_62 : STD_LOGIC;
  signal result0_n_63 : STD_LOGIC;
  signal result0_n_64 : STD_LOGIC;
  signal result0_n_65 : STD_LOGIC;
  signal result0_n_66 : STD_LOGIC;
  signal result0_n_67 : STD_LOGIC;
  signal result0_n_68 : STD_LOGIC;
  signal result0_n_69 : STD_LOGIC;
  signal result0_n_70 : STD_LOGIC;
  signal result0_n_71 : STD_LOGIC;
  signal result0_n_72 : STD_LOGIC;
  signal result0_n_73 : STD_LOGIC;
  signal result0_n_74 : STD_LOGIC;
  signal result0_n_75 : STD_LOGIC;
  signal result0_n_76 : STD_LOGIC;
  signal result0_n_77 : STD_LOGIC;
  signal result0_n_78 : STD_LOGIC;
  signal result0_n_79 : STD_LOGIC;
  signal result0_n_80 : STD_LOGIC;
  signal result0_n_81 : STD_LOGIC;
  signal result0_n_82 : STD_LOGIC;
  signal result0_n_83 : STD_LOGIC;
  signal result0_n_84 : STD_LOGIC;
  signal result0_n_85 : STD_LOGIC;
  signal result0_n_86 : STD_LOGIC;
  signal result0_n_87 : STD_LOGIC;
  signal result0_n_88 : STD_LOGIC;
  signal result0_n_89 : STD_LOGIC;
  signal result0_n_90 : STD_LOGIC;
  signal result0_n_91 : STD_LOGIC;
  signal result0_n_92 : STD_LOGIC;
  signal result0_n_93 : STD_LOGIC;
  signal result0_n_94 : STD_LOGIC;
  signal result0_n_95 : STD_LOGIC;
  signal result0_n_96 : STD_LOGIC;
  signal result0_n_97 : STD_LOGIC;
  signal result0_n_98 : STD_LOGIC;
  signal result0_n_99 : STD_LOGIC;
  signal NLW_result0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_result0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_result0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_result0__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result0__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result0__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result0__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result0__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result0__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result0__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_result0__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result0_inferred__4/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result0_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__5/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__5/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__6/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__6/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__6/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__6/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result0_inferred__7/i__carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of result0 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result0__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result0__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
begin
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => result0_n_99,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => result0_n_100,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => result0_n_101,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => result0_n_102,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result0__0_n_76\,
      I1 => p_1_in(63),
      O => \i__carry__10_i_1_n_0\
    );
\i__carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => \result0__0_n_77\,
      O => \i__carry__10_i_2_n_0\
    );
\i__carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => \result0__0_n_78\,
      O => \i__carry__10_i_3_n_0\
    );
\i__carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => \result0__0_n_79\,
      O => \i__carry__10_i_4_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => result0_n_95,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => result0_n_96,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => result0_n_97,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => result0_n_98,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => result0_n_91,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => result0_n_92,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => result0_n_93,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => result0_n_94,
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \result0__0_n_104\,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \result0__0_n_105\,
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => result0_n_89,
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => result0_n_90,
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \result0__0_n_100\,
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \result0__0_n_101\,
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \result0__0_n_102\,
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \result0__0_n_103\,
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \result0__0_n_96\,
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \result0__0_n_97\,
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \result0__0_n_98\,
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \result0__0_n_99\,
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \result0__0_n_92\,
      O => \i__carry__6_i_1__0_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \result0__0_n_93\,
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \result0__0_n_94\,
      O => \i__carry__6_i_3_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \result0__0_n_95\,
      O => \i__carry__6_i_4_n_0\
    );
\i__carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \result0__0_n_88\,
      O => \i__carry__7_i_1_n_0\
    );
\i__carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \result0__0_n_89\,
      O => \i__carry__7_i_2_n_0\
    );
\i__carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \result0__0_n_90\,
      O => \i__carry__7_i_3_n_0\
    );
\i__carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \result0__0_n_91\,
      O => \i__carry__7_i_4_n_0\
    );
\i__carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => \result0__0_n_84\,
      O => \i__carry__8_i_1_n_0\
    );
\i__carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => \result0__0_n_85\,
      O => \i__carry__8_i_2_n_0\
    );
\i__carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => \result0__0_n_86\,
      O => \i__carry__8_i_3_n_0\
    );
\i__carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => \result0__0_n_87\,
      O => \i__carry__8_i_4_n_0\
    );
\i__carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => \result0__0_n_80\,
      O => \i__carry__9_i_1_n_0\
    );
\i__carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => \result0__0_n_81\,
      O => \i__carry__9_i_2_n_0\
    );
\i__carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => \result0__0_n_82\,
      O => \i__carry__9_i_3_n_0\
    );
\i__carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => \result0__0_n_83\,
      O => \i__carry__9_i_4_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => result0_n_103,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => result0_n_104,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => result0_n_105,
      O => \i__carry_i_3__1_n_0\
    );
result0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => bus_mux2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_result0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_result0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_result0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_result0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_result0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_result0_OVERFLOW_UNCONNECTED,
      P(47) => result0_n_58,
      P(46) => result0_n_59,
      P(45) => result0_n_60,
      P(44) => result0_n_61,
      P(43) => result0_n_62,
      P(42) => result0_n_63,
      P(41) => result0_n_64,
      P(40) => result0_n_65,
      P(39) => result0_n_66,
      P(38) => result0_n_67,
      P(37) => result0_n_68,
      P(36) => result0_n_69,
      P(35) => result0_n_70,
      P(34) => result0_n_71,
      P(33) => result0_n_72,
      P(32) => result0_n_73,
      P(31) => result0_n_74,
      P(30) => result0_n_75,
      P(29) => result0_n_76,
      P(28) => result0_n_77,
      P(27) => result0_n_78,
      P(26) => result0_n_79,
      P(25) => result0_n_80,
      P(24) => result0_n_81,
      P(23) => result0_n_82,
      P(22) => result0_n_83,
      P(21) => result0_n_84,
      P(20) => result0_n_85,
      P(19) => result0_n_86,
      P(18) => result0_n_87,
      P(17) => result0_n_88,
      P(16) => result0_n_89,
      P(15) => result0_n_90,
      P(14) => result0_n_91,
      P(13) => result0_n_92,
      P(12) => result0_n_93,
      P(11) => result0_n_94,
      P(10) => result0_n_95,
      P(9) => result0_n_96,
      P(8) => result0_n_97,
      P(7) => result0_n_98,
      P(6) => result0_n_99,
      P(5) => result0_n_100,
      P(4) => result0_n_101,
      P(3) => result0_n_102,
      P(2) => result0_n_103,
      P(1) => result0_n_104,
      P(0) => result0_n_105,
      PATTERNBDETECT => NLW_result0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_result0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => result0_n_106,
      PCOUT(46) => result0_n_107,
      PCOUT(45) => result0_n_108,
      PCOUT(44) => result0_n_109,
      PCOUT(43) => result0_n_110,
      PCOUT(42) => result0_n_111,
      PCOUT(41) => result0_n_112,
      PCOUT(40) => result0_n_113,
      PCOUT(39) => result0_n_114,
      PCOUT(38) => result0_n_115,
      PCOUT(37) => result0_n_116,
      PCOUT(36) => result0_n_117,
      PCOUT(35) => result0_n_118,
      PCOUT(34) => result0_n_119,
      PCOUT(33) => result0_n_120,
      PCOUT(32) => result0_n_121,
      PCOUT(31) => result0_n_122,
      PCOUT(30) => result0_n_123,
      PCOUT(29) => result0_n_124,
      PCOUT(28) => result0_n_125,
      PCOUT(27) => result0_n_126,
      PCOUT(26) => result0_n_127,
      PCOUT(25) => result0_n_128,
      PCOUT(24) => result0_n_129,
      PCOUT(23) => result0_n_130,
      PCOUT(22) => result0_n_131,
      PCOUT(21) => result0_n_132,
      PCOUT(20) => result0_n_133,
      PCOUT(19) => result0_n_134,
      PCOUT(18) => result0_n_135,
      PCOUT(17) => result0_n_136,
      PCOUT(16) => result0_n_137,
      PCOUT(15) => result0_n_138,
      PCOUT(14) => result0_n_139,
      PCOUT(13) => result0_n_140,
      PCOUT(12) => result0_n_141,
      PCOUT(11) => result0_n_142,
      PCOUT(10) => result0_n_143,
      PCOUT(9) => result0_n_144,
      PCOUT(8) => result0_n_145,
      PCOUT(7) => result0_n_146,
      PCOUT(6) => result0_n_147,
      PCOUT(5) => result0_n_148,
      PCOUT(4) => result0_n_149,
      PCOUT(3) => result0_n_150,
      PCOUT(2) => result0_n_151,
      PCOUT(1) => result0_n_152,
      PCOUT(0) => result0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_result0_UNDERFLOW_UNCONNECTED
    );
\result0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => Q(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => bus_mux2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_result0__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \result0__0_n_76\,
      P(28) => \result0__0_n_77\,
      P(27) => \result0__0_n_78\,
      P(26) => \result0__0_n_79\,
      P(25) => \result0__0_n_80\,
      P(24) => \result0__0_n_81\,
      P(23) => \result0__0_n_82\,
      P(22) => \result0__0_n_83\,
      P(21) => \result0__0_n_84\,
      P(20) => \result0__0_n_85\,
      P(19) => \result0__0_n_86\,
      P(18) => \result0__0_n_87\,
      P(17) => \result0__0_n_88\,
      P(16) => \result0__0_n_89\,
      P(15) => \result0__0_n_90\,
      P(14) => \result0__0_n_91\,
      P(13) => \result0__0_n_92\,
      P(12) => \result0__0_n_93\,
      P(11) => \result0__0_n_94\,
      P(10) => \result0__0_n_95\,
      P(9) => \result0__0_n_96\,
      P(8) => \result0__0_n_97\,
      P(7) => \result0__0_n_98\,
      P(6) => \result0__0_n_99\,
      P(5) => \result0__0_n_100\,
      P(4) => \result0__0_n_101\,
      P(3) => \result0__0_n_102\,
      P(2) => \result0__0_n_103\,
      P(1) => \result0__0_n_104\,
      P(0) => \result0__0_n_105\,
      PATTERNBDETECT => \NLW_result0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => result0_n_106,
      PCIN(46) => result0_n_107,
      PCIN(45) => result0_n_108,
      PCIN(44) => result0_n_109,
      PCIN(43) => result0_n_110,
      PCIN(42) => result0_n_111,
      PCIN(41) => result0_n_112,
      PCIN(40) => result0_n_113,
      PCIN(39) => result0_n_114,
      PCIN(38) => result0_n_115,
      PCIN(37) => result0_n_116,
      PCIN(36) => result0_n_117,
      PCIN(35) => result0_n_118,
      PCIN(34) => result0_n_119,
      PCIN(33) => result0_n_120,
      PCIN(32) => result0_n_121,
      PCIN(31) => result0_n_122,
      PCIN(30) => result0_n_123,
      PCIN(29) => result0_n_124,
      PCIN(28) => result0_n_125,
      PCIN(27) => result0_n_126,
      PCIN(26) => result0_n_127,
      PCIN(25) => result0_n_128,
      PCIN(24) => result0_n_129,
      PCIN(23) => result0_n_130,
      PCIN(22) => result0_n_131,
      PCIN(21) => result0_n_132,
      PCIN(20) => result0_n_133,
      PCIN(19) => result0_n_134,
      PCIN(18) => result0_n_135,
      PCIN(17) => result0_n_136,
      PCIN(16) => result0_n_137,
      PCIN(15) => result0_n_138,
      PCIN(14) => result0_n_139,
      PCIN(13) => result0_n_140,
      PCIN(12) => result0_n_141,
      PCIN(11) => result0_n_142,
      PCIN(10) => result0_n_143,
      PCIN(9) => result0_n_144,
      PCIN(8) => result0_n_145,
      PCIN(7) => result0_n_146,
      PCIN(6) => result0_n_147,
      PCIN(5) => result0_n_148,
      PCIN(4) => result0_n_149,
      PCIN(3) => result0_n_150,
      PCIN(2) => result0_n_151,
      PCIN(1) => result0_n_152,
      PCIN(0) => result0_n_153,
      PCOUT(47 downto 0) => \NLW_result0__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result0__0_UNDERFLOW_UNCONNECTED\
    );
\result0__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result0__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => bus_mux2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result0__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result0__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result0__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result0__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result0__1_OVERFLOW_UNCONNECTED\,
      P(47) => \result0__1_n_58\,
      P(46) => \result0__1_n_59\,
      P(45) => \result0__1_n_60\,
      P(44) => \result0__1_n_61\,
      P(43) => \result0__1_n_62\,
      P(42) => \result0__1_n_63\,
      P(41) => \result0__1_n_64\,
      P(40) => \result0__1_n_65\,
      P(39) => \result0__1_n_66\,
      P(38) => \result0__1_n_67\,
      P(37) => \result0__1_n_68\,
      P(36) => \result0__1_n_69\,
      P(35) => \result0__1_n_70\,
      P(34) => \result0__1_n_71\,
      P(33) => \result0__1_n_72\,
      P(32) => \result0__1_n_73\,
      P(31) => \result0__1_n_74\,
      P(30) => \result0__1_n_75\,
      P(29) => \result0__1_n_76\,
      P(28) => \result0__1_n_77\,
      P(27) => \result0__1_n_78\,
      P(26) => \result0__1_n_79\,
      P(25) => \result0__1_n_80\,
      P(24) => \result0__1_n_81\,
      P(23) => \result0__1_n_82\,
      P(22) => \result0__1_n_83\,
      P(21) => \result0__1_n_84\,
      P(20) => \result0__1_n_85\,
      P(19) => \result0__1_n_86\,
      P(18) => \result0__1_n_87\,
      P(17) => \result0__1_n_88\,
      P(16) => p_1_in(16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => \NLW_result0__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result0__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result0__1_n_106\,
      PCOUT(46) => \result0__1_n_107\,
      PCOUT(45) => \result0__1_n_108\,
      PCOUT(44) => \result0__1_n_109\,
      PCOUT(43) => \result0__1_n_110\,
      PCOUT(42) => \result0__1_n_111\,
      PCOUT(41) => \result0__1_n_112\,
      PCOUT(40) => \result0__1_n_113\,
      PCOUT(39) => \result0__1_n_114\,
      PCOUT(38) => \result0__1_n_115\,
      PCOUT(37) => \result0__1_n_116\,
      PCOUT(36) => \result0__1_n_117\,
      PCOUT(35) => \result0__1_n_118\,
      PCOUT(34) => \result0__1_n_119\,
      PCOUT(33) => \result0__1_n_120\,
      PCOUT(32) => \result0__1_n_121\,
      PCOUT(31) => \result0__1_n_122\,
      PCOUT(30) => \result0__1_n_123\,
      PCOUT(29) => \result0__1_n_124\,
      PCOUT(28) => \result0__1_n_125\,
      PCOUT(27) => \result0__1_n_126\,
      PCOUT(26) => \result0__1_n_127\,
      PCOUT(25) => \result0__1_n_128\,
      PCOUT(24) => \result0__1_n_129\,
      PCOUT(23) => \result0__1_n_130\,
      PCOUT(22) => \result0__1_n_131\,
      PCOUT(21) => \result0__1_n_132\,
      PCOUT(20) => \result0__1_n_133\,
      PCOUT(19) => \result0__1_n_134\,
      PCOUT(18) => \result0__1_n_135\,
      PCOUT(17) => \result0__1_n_136\,
      PCOUT(16) => \result0__1_n_137\,
      PCOUT(15) => \result0__1_n_138\,
      PCOUT(14) => \result0__1_n_139\,
      PCOUT(13) => \result0__1_n_140\,
      PCOUT(12) => \result0__1_n_141\,
      PCOUT(11) => \result0__1_n_142\,
      PCOUT(10) => \result0__1_n_143\,
      PCOUT(9) => \result0__1_n_144\,
      PCOUT(8) => \result0__1_n_145\,
      PCOUT(7) => \result0__1_n_146\,
      PCOUT(6) => \result0__1_n_147\,
      PCOUT(5) => \result0__1_n_148\,
      PCOUT(4) => \result0__1_n_149\,
      PCOUT(3) => \result0__1_n_150\,
      PCOUT(2) => \result0__1_n_151\,
      PCOUT(1) => \result0__1_n_152\,
      PCOUT(0) => \result0__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result0__1_UNDERFLOW_UNCONNECTED\
    );
\result0__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result0__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => bus_mux2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result0__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result0__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result0__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result0__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result0__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_result0__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_result0__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result0__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result0__1_n_106\,
      PCIN(46) => \result0__1_n_107\,
      PCIN(45) => \result0__1_n_108\,
      PCIN(44) => \result0__1_n_109\,
      PCIN(43) => \result0__1_n_110\,
      PCIN(42) => \result0__1_n_111\,
      PCIN(41) => \result0__1_n_112\,
      PCIN(40) => \result0__1_n_113\,
      PCIN(39) => \result0__1_n_114\,
      PCIN(38) => \result0__1_n_115\,
      PCIN(37) => \result0__1_n_116\,
      PCIN(36) => \result0__1_n_117\,
      PCIN(35) => \result0__1_n_118\,
      PCIN(34) => \result0__1_n_119\,
      PCIN(33) => \result0__1_n_120\,
      PCIN(32) => \result0__1_n_121\,
      PCIN(31) => \result0__1_n_122\,
      PCIN(30) => \result0__1_n_123\,
      PCIN(29) => \result0__1_n_124\,
      PCIN(28) => \result0__1_n_125\,
      PCIN(27) => \result0__1_n_126\,
      PCIN(26) => \result0__1_n_127\,
      PCIN(25) => \result0__1_n_128\,
      PCIN(24) => \result0__1_n_129\,
      PCIN(23) => \result0__1_n_130\,
      PCIN(22) => \result0__1_n_131\,
      PCIN(21) => \result0__1_n_132\,
      PCIN(20) => \result0__1_n_133\,
      PCIN(19) => \result0__1_n_134\,
      PCIN(18) => \result0__1_n_135\,
      PCIN(17) => \result0__1_n_136\,
      PCIN(16) => \result0__1_n_137\,
      PCIN(15) => \result0__1_n_138\,
      PCIN(14) => \result0__1_n_139\,
      PCIN(13) => \result0__1_n_140\,
      PCIN(12) => \result0__1_n_141\,
      PCIN(11) => \result0__1_n_142\,
      PCIN(10) => \result0__1_n_143\,
      PCIN(9) => \result0__1_n_144\,
      PCIN(8) => \result0__1_n_145\,
      PCIN(7) => \result0__1_n_146\,
      PCIN(6) => \result0__1_n_147\,
      PCIN(5) => \result0__1_n_148\,
      PCIN(4) => \result0__1_n_149\,
      PCIN(3) => \result0__1_n_150\,
      PCIN(2) => \result0__1_n_151\,
      PCIN(1) => \result0__1_n_152\,
      PCIN(0) => \result0__1_n_153\,
      PCOUT(47 downto 0) => \NLW_result0__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result0__2_UNDERFLOW_UNCONNECTED\
    );
\result0_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result0_inferred__4/i__carry_n_0\,
      CO(2) => \result0_inferred__4/i__carry_n_1\,
      CO(1) => \result0_inferred__4/i__carry_n_2\,
      CO(0) => \result0_inferred__4/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => data5(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\result0_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry_n_0\,
      CO(3) => \result0_inferred__4/i__carry__0_n_0\,
      CO(2) => \result0_inferred__4/i__carry__0_n_1\,
      CO(1) => \result0_inferred__4/i__carry__0_n_2\,
      CO(0) => \result0_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => data5(7 downto 4),
      S(3 downto 0) => \out_reg[1]\(3 downto 0)
    );
\result0_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__0_n_0\,
      CO(3) => \result0_inferred__4/i__carry__1_n_0\,
      CO(2) => \result0_inferred__4/i__carry__1_n_1\,
      CO(1) => \result0_inferred__4/i__carry__1_n_2\,
      CO(0) => \result0_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => data5(11 downto 8),
      S(3 downto 0) => \out_reg[11]_0\(3 downto 0)
    );
\result0_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__1_n_0\,
      CO(3) => \result0_inferred__4/i__carry__2_n_0\,
      CO(2) => \result0_inferred__4/i__carry__2_n_1\,
      CO(1) => \result0_inferred__4/i__carry__2_n_2\,
      CO(0) => \result0_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => data5(15 downto 12),
      S(3 downto 0) => \out_reg[15]_0\(3 downto 0)
    );
\result0_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__2_n_0\,
      CO(3) => \result0_inferred__4/i__carry__3_n_0\,
      CO(2) => \result0_inferred__4/i__carry__3_n_1\,
      CO(1) => \result0_inferred__4/i__carry__3_n_2\,
      CO(0) => \result0_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => data5(19 downto 16),
      S(3 downto 0) => \out_reg[31]_1\(3 downto 0)
    );
\result0_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__3_n_0\,
      CO(3) => \result0_inferred__4/i__carry__4_n_0\,
      CO(2) => \result0_inferred__4/i__carry__4_n_1\,
      CO(1) => \result0_inferred__4/i__carry__4_n_2\,
      CO(0) => \result0_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => data5(23 downto 20),
      S(3 downto 0) => \out_reg[23]_1\(3 downto 0)
    );
\result0_inferred__4/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__4_n_0\,
      CO(3) => \result0_inferred__4/i__carry__5_n_0\,
      CO(2) => \result0_inferred__4/i__carry__5_n_1\,
      CO(1) => \result0_inferred__4/i__carry__5_n_2\,
      CO(0) => \result0_inferred__4/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => data5(27 downto 24),
      S(3 downto 0) => \out_reg[31]_2\(3 downto 0)
    );
\result0_inferred__4/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__4/i__carry__5_n_0\,
      CO(3) => \NLW_result0_inferred__4/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \result0_inferred__4/i__carry__6_n_1\,
      CO(1) => \result0_inferred__4/i__carry__6_n_2\,
      CO(0) => \result0_inferred__4/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3 downto 0) => data5(31 downto 28),
      S(3 downto 0) => \out_reg[31]_3\(3 downto 0)
    );
\result0_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result0_inferred__5/i__carry_n_0\,
      CO(2) => \result0_inferred__5/i__carry_n_1\,
      CO(1) => \result0_inferred__5/i__carry_n_2\,
      CO(0) => \result0_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[1]_0\(3 downto 0)
    );
\result0_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__5/i__carry_n_0\,
      CO(3) => \result0_inferred__5/i__carry__0_n_0\,
      CO(2) => \result0_inferred__5/i__carry__0_n_1\,
      CO(1) => \result0_inferred__5/i__carry__0_n_2\,
      CO(0) => \result0_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out_reg[15]_1\(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__5/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[15]_2\(3 downto 0)
    );
\result0_inferred__5/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__5/i__carry__0_n_0\,
      CO(3) => \result0_inferred__5/i__carry__1_n_0\,
      CO(2) => \result0_inferred__5/i__carry__1_n_1\,
      CO(1) => \result0_inferred__5/i__carry__1_n_2\,
      CO(0) => \result0_inferred__5/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out_reg[23]_2\(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__5/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[23]_3\(3 downto 0)
    );
\result0_inferred__5/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__5/i__carry__1_n_0\,
      CO(3) => CO(0),
      CO(2) => \result0_inferred__5/i__carry__2_n_1\,
      CO(1) => \result0_inferred__5/i__carry__2_n_2\,
      CO(0) => \result0_inferred__5/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out_reg[31]_4\(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__5/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[30]\(3 downto 0)
    );
\result0_inferred__6/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result0_inferred__6/i__carry_n_0\,
      CO(2) => \result0_inferred__6/i__carry_n_1\,
      CO(1) => \result0_inferred__6/i__carry_n_2\,
      CO(0) => \result0_inferred__6/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__6/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[1]_1\(3 downto 0)
    );
\result0_inferred__6/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__6/i__carry_n_0\,
      CO(3) => \result0_inferred__6/i__carry__0_n_0\,
      CO(2) => \result0_inferred__6/i__carry__0_n_1\,
      CO(1) => \result0_inferred__6/i__carry__0_n_2\,
      CO(0) => \result0_inferred__6/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out_reg[15]_1\(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__6/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[15]_3\(3 downto 0)
    );
\result0_inferred__6/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__6/i__carry__0_n_0\,
      CO(3) => \result0_inferred__6/i__carry__1_n_0\,
      CO(2) => \result0_inferred__6/i__carry__1_n_1\,
      CO(1) => \result0_inferred__6/i__carry__1_n_2\,
      CO(0) => \result0_inferred__6/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out_reg[23]_2\(3 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__6/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[23]_4\(3 downto 0)
    );
\result0_inferred__6/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__6/i__carry__1_n_0\,
      CO(3) => \out_reg[0]\(0),
      CO(2) => \result0_inferred__6/i__carry__2_n_1\,
      CO(1) => \result0_inferred__6/i__carry__2_n_2\,
      CO(0) => \result0_inferred__6/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \out_reg[31]_5\(0),
      DI(2 downto 0) => \out_reg[31]_4\(2 downto 0),
      O(3 downto 0) => \NLW_result0_inferred__6/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \out_reg[30]_0\(3 downto 0)
    );
\result0_inferred__7/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result0_inferred__7/i__carry_n_0\,
      CO(2) => \result0_inferred__7/i__carry_n_1\,
      CO(1) => \result0_inferred__7/i__carry_n_2\,
      CO(0) => \result0_inferred__7/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => p_1_in(16)
    );
\result0_inferred__7/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry_n_0\,
      CO(3) => \result0_inferred__7/i__carry__0_n_0\,
      CO(2) => \result0_inferred__7/i__carry__0_n_1\,
      CO(1) => \result0_inferred__7/i__carry__0_n_2\,
      CO(0) => \result0_inferred__7/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => \out_reg[23]\(3 downto 0),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\result0_inferred__7/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__0_n_0\,
      CO(3) => \result0_inferred__7/i__carry__1_n_0\,
      CO(2) => \result0_inferred__7/i__carry__1_n_1\,
      CO(1) => \result0_inferred__7/i__carry__1_n_2\,
      CO(0) => \result0_inferred__7/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => \out_reg[27]\(3 downto 0),
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\result0_inferred__7/i__carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__9_n_0\,
      CO(3) => \NLW_result0_inferred__7/i__carry__10_CO_UNCONNECTED\(3),
      CO(2) => \result0_inferred__7/i__carry__10_n_1\,
      CO(1) => \result0_inferred__7/i__carry__10_n_2\,
      CO(0) => \result0_inferred__7/i__carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => \out_reg[31]_0\(3 downto 0),
      S(3) => \i__carry__10_i_1_n_0\,
      S(2) => \i__carry__10_i_2_n_0\,
      S(1) => \i__carry__10_i_3_n_0\,
      S(0) => \i__carry__10_i_4_n_0\
    );
\result0_inferred__7/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__1_n_0\,
      CO(3) => \result0_inferred__7/i__carry__2_n_0\,
      CO(2) => \result0_inferred__7/i__carry__2_n_1\,
      CO(1) => \result0_inferred__7/i__carry__2_n_2\,
      CO(0) => \result0_inferred__7/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => \out_reg[31]\(3 downto 0),
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\result0_inferred__7/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__2_n_0\,
      CO(3) => \result0_inferred__7/i__carry__3_n_0\,
      CO(2) => \result0_inferred__7/i__carry__3_n_1\,
      CO(1) => \result0_inferred__7/i__carry__3_n_2\,
      CO(0) => \result0_inferred__7/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => \out_reg[3]\(3 downto 0),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\result0_inferred__7/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__3_n_0\,
      CO(3) => \result0_inferred__7/i__carry__4_n_0\,
      CO(2) => \result0_inferred__7/i__carry__4_n_1\,
      CO(1) => \result0_inferred__7/i__carry__4_n_2\,
      CO(0) => \result0_inferred__7/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => \out_reg[7]\(3 downto 0),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\result0_inferred__7/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__4_n_0\,
      CO(3) => \result0_inferred__7/i__carry__5_n_0\,
      CO(2) => \result0_inferred__7/i__carry__5_n_1\,
      CO(1) => \result0_inferred__7/i__carry__5_n_2\,
      CO(0) => \result0_inferred__7/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => \out_reg[11]\(3 downto 0),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\result0_inferred__7/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__5_n_0\,
      CO(3) => \result0_inferred__7/i__carry__6_n_0\,
      CO(2) => \result0_inferred__7/i__carry__6_n_1\,
      CO(1) => \result0_inferred__7/i__carry__6_n_2\,
      CO(0) => \result0_inferred__7/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => \out_reg[15]\(3 downto 0),
      S(3) => \i__carry__6_i_1__0_n_0\,
      S(2) => \i__carry__6_i_2_n_0\,
      S(1) => \i__carry__6_i_3_n_0\,
      S(0) => \i__carry__6_i_4_n_0\
    );
\result0_inferred__7/i__carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__6_n_0\,
      CO(3) => \result0_inferred__7/i__carry__7_n_0\,
      CO(2) => \result0_inferred__7/i__carry__7_n_1\,
      CO(1) => \result0_inferred__7/i__carry__7_n_2\,
      CO(0) => \result0_inferred__7/i__carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => \out_reg[19]\(3 downto 0),
      S(3) => \i__carry__7_i_1_n_0\,
      S(2) => \i__carry__7_i_2_n_0\,
      S(1) => \i__carry__7_i_3_n_0\,
      S(0) => \i__carry__7_i_4_n_0\
    );
\result0_inferred__7/i__carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__7_n_0\,
      CO(3) => \result0_inferred__7/i__carry__8_n_0\,
      CO(2) => \result0_inferred__7/i__carry__8_n_1\,
      CO(1) => \result0_inferred__7/i__carry__8_n_2\,
      CO(0) => \result0_inferred__7/i__carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => \out_reg[23]_0\(3 downto 0),
      S(3) => \i__carry__8_i_1_n_0\,
      S(2) => \i__carry__8_i_2_n_0\,
      S(1) => \i__carry__8_i_3_n_0\,
      S(0) => \i__carry__8_i_4_n_0\
    );
\result0_inferred__7/i__carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result0_inferred__7/i__carry__8_n_0\,
      CO(3) => \result0_inferred__7/i__carry__9_n_0\,
      CO(2) => \result0_inferred__7/i__carry__9_n_1\,
      CO(1) => \result0_inferred__7/i__carry__9_n_2\,
      CO(0) => \result0_inferred__7/i__carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => \out_reg[27]_0\(3 downto 0),
      S(3) => \i__carry__9_i_1_n_0\,
      S(2) => \i__carry__9_i_2_n_0\,
      S(1) => \i__carry__9_i_3_n_0\,
      S(0) => \i__carry__9_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CTRL is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bus_ctrl_hilo_write : out STD_LOGIC;
    \out_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_0\ : in STD_LOGIC;
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CTRL;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CTRL is
  signal bus_ctrl2hazard_alusel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ctrl2hazard_hilo_write : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \AluSel_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \AluSel_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \HiLoWrite_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[0]_i_1__14\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \out[1]_i_1__11\ : label is "soft_lutpair4";
begin
\AluSel_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \out_reg[31]\(0),
      G => E(0),
      GE => '1',
      Q => bus_ctrl2hazard_alusel(0)
    );
\AluSel_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \out_reg[31]\(1),
      G => E(0),
      GE => '1',
      Q => bus_ctrl2hazard_alusel(1)
    );
\HiLoWrite_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \out_reg[0]\,
      G => E(0),
      GE => '1',
      Q => bus_ctrl2hazard_hilo_write
    );
\out[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_ctrl2hazard_alusel(0),
      I1 => \out_reg[0]_0\,
      O => D(0)
    );
\out[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_ctrl2hazard_hilo_write,
      I1 => \out_reg[0]_0\,
      O => bus_ctrl_hilo_write
    );
\out[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_ctrl2hazard_alusel(1),
      I1 => \out_reg[0]_0\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MEMDEV is
  port (
    sending : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    n_sending : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lblw : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dev_din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MEMDEV;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MEMDEV is
  signal dev_buffer : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \^sending\ : STD_LOGIC;
begin
  sending <= \^sending\;
\dev_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(0),
      Q => Q(0),
      R => '0'
    );
\dev_buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(10),
      Q => Q(10),
      R => '0'
    );
\dev_buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(11),
      Q => Q(11),
      R => '0'
    );
\dev_buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(12),
      Q => Q(12),
      R => '0'
    );
\dev_buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(13),
      Q => Q(13),
      R => '0'
    );
\dev_buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(14),
      Q => Q(14),
      R => '0'
    );
\dev_buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(15),
      Q => Q(15),
      R => '0'
    );
\dev_buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(16),
      Q => Q(16),
      R => '0'
    );
\dev_buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(17),
      Q => Q(17),
      R => '0'
    );
\dev_buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(18),
      Q => dev_buffer(18),
      R => '0'
    );
\dev_buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(19),
      Q => Q(18),
      R => '0'
    );
\dev_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(1),
      Q => Q(1),
      R => '0'
    );
\dev_buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(20),
      Q => Q(19),
      R => '0'
    );
\dev_buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(21),
      Q => Q(20),
      R => '0'
    );
\dev_buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(22),
      Q => Q(21),
      R => '0'
    );
\dev_buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(23),
      Q => Q(22),
      R => '0'
    );
\dev_buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(24),
      Q => Q(23),
      R => '0'
    );
\dev_buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(25),
      Q => Q(24),
      R => '0'
    );
\dev_buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(26),
      Q => Q(25),
      R => '0'
    );
\dev_buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(27),
      Q => Q(26),
      R => '0'
    );
\dev_buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(28),
      Q => Q(27),
      R => '0'
    );
\dev_buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(29),
      Q => Q(28),
      R => '0'
    );
\dev_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(2),
      Q => Q(2),
      R => '0'
    );
\dev_buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(30),
      Q => Q(29),
      R => '0'
    );
\dev_buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(31),
      Q => Q(30),
      R => '0'
    );
\dev_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(3),
      Q => Q(3),
      R => '0'
    );
\dev_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(4),
      Q => Q(4),
      R => '0'
    );
\dev_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(5),
      Q => Q(5),
      R => '0'
    );
\dev_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(6),
      Q => Q(6),
      R => '0'
    );
\dev_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(7),
      Q => Q(7),
      R => '0'
    );
\dev_buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(8),
      Q => Q(8),
      R => '0'
    );
\dev_buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dev_din(9),
      Q => Q(9),
      R => '0'
    );
\out[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7400740074FF7400"
    )
        port map (
      I0 => \^sending\,
      I1 => \out_reg[31]\(0),
      I2 => dev_buffer(18),
      I3 => \out_reg[31]\(1),
      I4 => \addr_reg[16]\(0),
      I5 => lblw,
      O => D(0)
    );
sending_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => n_sending,
      Q => \^sending\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MUX3 is
  port (
    bus_mux3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MUX3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MUX3 is
begin
regs_reg_r1_0_31_0_5_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(1),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(1),
      O => bus_mux3(1)
    );
regs_reg_r1_0_31_0_5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(0),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(0),
      O => bus_mux3(0)
    );
regs_reg_r1_0_31_0_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(3),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(3),
      O => bus_mux3(3)
    );
regs_reg_r1_0_31_0_5_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(2),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(2),
      O => bus_mux3(2)
    );
regs_reg_r1_0_31_0_5_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(5),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(5),
      O => bus_mux3(5)
    );
regs_reg_r1_0_31_0_5_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(4),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(4),
      O => bus_mux3(4)
    );
regs_reg_r1_0_31_6_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(7),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(7),
      O => bus_mux3(7)
    );
regs_reg_r1_0_31_6_11_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \out_reg[1]\(1),
      I1 => Q(6),
      I2 => \out_reg[1]\(0),
      I3 => \out_reg[7]\(6),
      O => bus_mux3(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGFILE16 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    bus_mux3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGFILE16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGFILE16 is
  signal NLW_regs_reg_r1_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r1_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_regs_reg_r2_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r1_0_31_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of regs_reg_r2_0_31_6_11 : label is "";
begin
regs_reg_r1_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => bus_mux3(1 downto 0),
      DIB(1 downto 0) => bus_mux3(3 downto 2),
      DIC(1 downto 0) => bus_mux3(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r1_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => \out_reg[15]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[17]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(13 downto 12),
      DOB(1 downto 0) => D(15 downto 14),
      DOC(1 downto 0) => D(17 downto 16),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r1_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[19]\(1 downto 0),
      DIB(1 downto 0) => \out_reg[21]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[23]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(19 downto 18),
      DOB(1 downto 0) => D(21 downto 20),
      DOC(1 downto 0) => D(23 downto 22),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r1_0_31_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[25]\(1 downto 0),
      DIB(1 downto 0) => \out_reg[27]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[29]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(25 downto 24),
      DOB(1 downto 0) => D(27 downto 26),
      DOC(1 downto 0) => D(29 downto 28),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r1_0_31_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[31]_0\(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(31 downto 30),
      DOB(1 downto 0) => NLW_regs_reg_r1_0_31_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_regs_reg_r1_0_31_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r1_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(9 downto 5),
      ADDRB(4 downto 0) => Q(9 downto 5),
      ADDRC(4 downto 0) => Q(9 downto 5),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => bus_mux3(7 downto 6),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(7 downto 6),
      DOB(1 downto 0) => D(9 downto 8),
      DOC(1 downto 0) => D(11 downto 10),
      DOD(1 downto 0) => NLW_regs_reg_r1_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => bus_mux3(1 downto 0),
      DIB(1 downto 0) => bus_mux3(3 downto 2),
      DIC(1 downto 0) => bus_mux3(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(1 downto 0),
      DOB(1 downto 0) => \out_reg[31]\(3 downto 2),
      DOC(1 downto 0) => \out_reg[31]\(5 downto 4),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => \out_reg[15]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[17]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(13 downto 12),
      DOB(1 downto 0) => \out_reg[31]\(15 downto 14),
      DOC(1 downto 0) => \out_reg[31]\(17 downto 16),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[19]\(1 downto 0),
      DIB(1 downto 0) => \out_reg[21]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[23]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(19 downto 18),
      DOB(1 downto 0) => \out_reg[31]\(21 downto 20),
      DOC(1 downto 0) => \out_reg[31]\(23 downto 22),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[25]\(1 downto 0),
      DIB(1 downto 0) => \out_reg[27]\(1 downto 0),
      DIC(1 downto 0) => \out_reg[29]\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(25 downto 24),
      DOB(1 downto 0) => \out_reg[31]\(27 downto 26),
      DOC(1 downto 0) => \out_reg[31]\(29 downto 28),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => \out_reg[31]_0\(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(31 downto 30),
      DOB(1 downto 0) => NLW_regs_reg_r2_0_31_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_regs_reg_r2_0_31_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
regs_reg_r2_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \out_reg[4]\(4 downto 0),
      DIA(1 downto 0) => bus_mux3(7 downto 6),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \out_reg[31]\(7 downto 6),
      DOB(1 downto 0) => \out_reg[31]\(9 downto 8),
      DOC(1 downto 0) => \out_reg[31]\(11 downto 10),
      DOD(1 downto 0) => NLW_regs_reg_r2_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \addr_reg[16]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    lblw : in STD_LOGIC;
    dev_rcv_eop : in STD_LOGIC;
    dev_rdyr : in STD_LOGIC;
    ram_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    en : in STD_LOGIC;
    ram_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \out_reg[21]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER is
  signal \^out_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \out_reg[31]_0\(31 downto 0) <= \^out_reg[31]_0\(31 downto 0);
\out[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(0),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(0),
      O => D(0)
    );
\out[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(10),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(2),
      I4 => lblw,
      O => D(10)
    );
\out[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(11),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(3),
      I4 => lblw,
      O => D(11)
    );
\out[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(12),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(4),
      I4 => lblw,
      O => D(12)
    );
\out[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(13),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(5),
      I4 => lblw,
      O => D(13)
    );
\out[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(14),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(6),
      I4 => lblw,
      O => D(14)
    );
\out[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(15),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(7),
      I4 => lblw,
      O => D(15)
    );
\out[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => dev_rdyr,
      I1 => \^out_reg[31]_0\(2),
      I2 => Q(16),
      I3 => \^out_reg[31]_0\(31),
      I4 => \addr_reg[16]\(8),
      I5 => lblw,
      O => D(16)
    );
\out[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(17),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(9),
      I4 => lblw,
      O => D(17)
    );
\out[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => dev_rcv_eop,
      I1 => \^out_reg[31]_0\(2),
      I2 => Q(18),
      I3 => \^out_reg[31]_0\(31),
      I4 => \addr_reg[16]\(10),
      I5 => lblw,
      O => D(18)
    );
\out[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(1),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(1),
      O => D(1)
    );
\out[20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(19),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(11),
      I4 => lblw,
      O => D(19)
    );
\out[21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(20),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(12),
      I4 => lblw,
      O => D(20)
    );
\out[22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(21),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(13),
      I4 => lblw,
      O => D(21)
    );
\out[23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(22),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(14),
      I4 => lblw,
      O => D(22)
    );
\out[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(23),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(15),
      I4 => lblw,
      O => D(23)
    );
\out[25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(24),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(16),
      I4 => lblw,
      O => D(24)
    );
\out[26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(25),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(17),
      I4 => lblw,
      O => D(25)
    );
\out[27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(26),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(18),
      I4 => lblw,
      O => D(26)
    );
\out[28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(27),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(19),
      I4 => lblw,
      O => D(27)
    );
\out[29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(28),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(20),
      I4 => lblw,
      O => D(28)
    );
\out[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(2),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(2),
      O => D(2)
    );
\out[30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(29),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(21),
      I4 => lblw,
      O => D(29)
    );
\out[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(30),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(22),
      I4 => lblw,
      O => D(30)
    );
\out[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(3),
      O => D(3)
    );
\out[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(4),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(4),
      O => D(4)
    );
\out[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(5),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(5),
      O => D(5)
    );
\out[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(6),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(6),
      O => D(6)
    );
\out[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(7),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => ram_dout(7),
      O => D(7)
    );
\out[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(8),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(0),
      I4 => lblw,
      O => D(8)
    );
\out[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Q(9),
      I1 => \^out_reg[31]_0\(2),
      I2 => \^out_reg[31]_0\(31),
      I3 => \addr_reg[16]\(1),
      I4 => lblw,
      O => D(9)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(0),
      Q => \^out_reg[31]_0\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(10),
      Q => \^out_reg[31]_0\(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(11),
      Q => \^out_reg[31]_0\(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(12),
      Q => \^out_reg[31]_0\(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(13),
      Q => \^out_reg[31]_0\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(14),
      Q => \^out_reg[31]_0\(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(15),
      Q => \^out_reg[31]_0\(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(16),
      Q => \^out_reg[31]_0\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(17),
      Q => \^out_reg[31]_0\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(18),
      Q => \^out_reg[31]_0\(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(19),
      Q => \^out_reg[31]_0\(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(1),
      Q => \^out_reg[31]_0\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(20),
      Q => \^out_reg[31]_0\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(21),
      Q => \^out_reg[31]_0\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(0),
      Q => \^out_reg[31]_0\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(1),
      Q => \^out_reg[31]_0\(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(2),
      Q => \^out_reg[31]_0\(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(3),
      Q => \^out_reg[31]_0\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(4),
      Q => \^out_reg[31]_0\(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(5),
      Q => \^out_reg[31]_0\(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(6),
      Q => \^out_reg[31]_0\(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(7),
      Q => \^out_reg[31]_0\(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(2),
      Q => \^out_reg[31]_0\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(8),
      Q => \^out_reg[31]_0\(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => ram_addr(9),
      Q => \^out_reg[31]_0\(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(3),
      Q => \^out_reg[31]_0\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(4),
      Q => \^out_reg[31]_0\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(5),
      Q => \^out_reg[31]_0\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(6),
      Q => \^out_reg[31]_0\(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(7),
      Q => \^out_reg[31]_0\(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(8),
      Q => \^out_reg[31]_0\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[21]_0\(9),
      Q => \^out_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_16 is
  port (
    \out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[13]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[1]_0\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[24]_0\ : out STD_LOGIC;
    \out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[19]_1\ : out STD_LOGIC;
    \out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[16]_0\ : out STD_LOGIC;
    \out_reg[14]_0\ : out STD_LOGIC;
    \out_reg[9]_0\ : out STD_LOGIC;
    \out_reg[8]_0\ : out STD_LOGIC;
    \out_reg[4]_0\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[6]_0\ : out STD_LOGIC;
    \out_reg[7]_0\ : out STD_LOGIC;
    \out_reg[10]_0\ : out STD_LOGIC;
    \out_reg[11]_0\ : out STD_LOGIC;
    \out_reg[12]_0\ : out STD_LOGIC;
    \out_reg[13]_2\ : out STD_LOGIC;
    \out_reg[15]_0\ : out STD_LOGIC;
    \out_reg[17]_0\ : out STD_LOGIC;
    \out_reg[18]_0\ : out STD_LOGIC;
    \out_reg[20]_0\ : out STD_LOGIC;
    \out_reg[21]_0\ : out STD_LOGIC;
    \out_reg[22]_0\ : out STD_LOGIC;
    \out_reg[23]_1\ : out STD_LOGIC;
    \out_reg[25]_0\ : out STD_LOGIC;
    \out_reg[26]_0\ : out STD_LOGIC;
    \out_reg[27]_0\ : out STD_LOGIC;
    \out_reg[2]_0\ : out STD_LOGIC;
    \out_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[0]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[2]_1\ : out STD_LOGIC;
    \out_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[0]_rep\ : in STD_LOGIC;
    bus_id_immediate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    bus_id_instr_10_6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[0]_8\ : in STD_LOGIC;
    \out_reg[1]_1\ : in STD_LOGIC;
    \out_reg[3]_1\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out_reg[3]_2\ : in STD_LOGIC;
    \out_reg[0]_rep__0\ : in STD_LOGIC;
    bus_id_instr_5_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    bus_mux2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[31]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[31]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_id_ctrl_ex_alusrc : in STD_LOGIC;
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_16 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \alu/data2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \alu/data3\ : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal \out[10]_i_5_n_0\ : STD_LOGIC;
  signal \out[10]_i_6_n_0\ : STD_LOGIC;
  signal \out[11]_i_11_n_0\ : STD_LOGIC;
  signal \out[11]_i_12_n_0\ : STD_LOGIC;
  signal \out[11]_i_15_n_0\ : STD_LOGIC;
  signal \out[11]_i_16_n_0\ : STD_LOGIC;
  signal \out[11]_i_5_n_0\ : STD_LOGIC;
  signal \out[11]_i_6_n_0\ : STD_LOGIC;
  signal \out[12]_i_5_n_0\ : STD_LOGIC;
  signal \out[12]_i_6_n_0\ : STD_LOGIC;
  signal \out[13]_i_5_n_0\ : STD_LOGIC;
  signal \out[13]_i_6_n_0\ : STD_LOGIC;
  signal \out[14]_i_5_n_0\ : STD_LOGIC;
  signal \out[14]_i_6_n_0\ : STD_LOGIC;
  signal \out[15]_i_12_n_0\ : STD_LOGIC;
  signal \out[15]_i_13_n_0\ : STD_LOGIC;
  signal \out[15]_i_14_n_0\ : STD_LOGIC;
  signal \out[15]_i_16_n_0\ : STD_LOGIC;
  signal \out[15]_i_17_n_0\ : STD_LOGIC;
  signal \out[15]_i_18_n_0\ : STD_LOGIC;
  signal \out[18]_i_5_n_0\ : STD_LOGIC;
  signal \out[18]_i_6_n_0\ : STD_LOGIC;
  signal \out[19]_i_11_n_0\ : STD_LOGIC;
  signal \out[19]_i_12_n_0\ : STD_LOGIC;
  signal \out[19]_i_15_n_0\ : STD_LOGIC;
  signal \out[19]_i_16_n_0\ : STD_LOGIC;
  signal \out[19]_i_5_n_0\ : STD_LOGIC;
  signal \out[19]_i_6_n_0\ : STD_LOGIC;
  signal \out[1]_i_5_n_0\ : STD_LOGIC;
  signal \out[1]_i_6_n_0\ : STD_LOGIC;
  signal \out[24]_i_5_n_0\ : STD_LOGIC;
  signal \out[24]_i_6_n_0\ : STD_LOGIC;
  signal \out[27]_i_11_n_0\ : STD_LOGIC;
  signal \out[27]_i_12_n_0\ : STD_LOGIC;
  signal \out[27]_i_13_n_0\ : STD_LOGIC;
  signal \out[27]_i_14_n_0\ : STD_LOGIC;
  signal \out[27]_i_15_n_0\ : STD_LOGIC;
  signal \out[27]_i_16_n_0\ : STD_LOGIC;
  signal \out[27]_i_17_n_0\ : STD_LOGIC;
  signal \out[27]_i_18_n_0\ : STD_LOGIC;
  signal \out[29]_i_18_n_0\ : STD_LOGIC;
  signal \out[29]_i_19_n_0\ : STD_LOGIC;
  signal \out[29]_i_20_n_0\ : STD_LOGIC;
  signal \out[29]_i_21_n_0\ : STD_LOGIC;
  signal \out[29]_i_22_n_0\ : STD_LOGIC;
  signal \out[29]_i_23_n_0\ : STD_LOGIC;
  signal \out[29]_i_24_n_0\ : STD_LOGIC;
  signal \out[29]_i_25_n_0\ : STD_LOGIC;
  signal \out[3]_i_12_n_0\ : STD_LOGIC;
  signal \out[3]_i_13_n_0\ : STD_LOGIC;
  signal \out[3]_i_14_n_0\ : STD_LOGIC;
  signal \out[3]_i_16_n_0\ : STD_LOGIC;
  signal \out[3]_i_17_n_0\ : STD_LOGIC;
  signal \out[3]_i_18_n_0\ : STD_LOGIC;
  signal \out[3]_i_19_n_0\ : STD_LOGIC;
  signal \out[6]_i_5_n_0\ : STD_LOGIC;
  signal \out[6]_i_6_n_0\ : STD_LOGIC;
  signal \out[7]_i_13_n_0\ : STD_LOGIC;
  signal \out[7]_i_14_n_0\ : STD_LOGIC;
  signal \out[7]_i_15_n_0\ : STD_LOGIC;
  signal \out[7]_i_16_n_0\ : STD_LOGIC;
  signal \out[7]_i_17_n_0\ : STD_LOGIC;
  signal \out[7]_i_18_n_0\ : STD_LOGIC;
  signal \out[7]_i_19_n_0\ : STD_LOGIC;
  signal \out[7]_i_20_n_0\ : STD_LOGIC;
  signal \out[7]_i_21_n_0\ : STD_LOGIC;
  signal \out[7]_i_22_n_0\ : STD_LOGIC;
  signal \out[7]_i_23_n_0\ : STD_LOGIC;
  signal \out[7]_i_24_n_0\ : STD_LOGIC;
  signal \out[7]_i_25_n_0\ : STD_LOGIC;
  signal \out[7]_i_26_n_0\ : STD_LOGIC;
  signal \out[7]_i_5_n_0\ : STD_LOGIC;
  signal \out[7]_i_6_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \out_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \out_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \out_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \out_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \out_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_9_n_1\ : STD_LOGIC;
  signal \out_reg[19]_i_9_n_2\ : STD_LOGIC;
  signal \out_reg[19]_i_9_n_3\ : STD_LOGIC;
  signal \out_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_9_n_1\ : STD_LOGIC;
  signal \out_reg[23]_i_9_n_2\ : STD_LOGIC;
  signal \out_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \out_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_9_n_1\ : STD_LOGIC;
  signal \out_reg[27]_i_9_n_2\ : STD_LOGIC;
  signal \out_reg[27]_i_9_n_3\ : STD_LOGIC;
  signal \out_reg[29]_i_14_n_1\ : STD_LOGIC;
  signal \out_reg[29]_i_14_n_2\ : STD_LOGIC;
  signal \out_reg[29]_i_14_n_3\ : STD_LOGIC;
  signal \out_reg[29]_i_15_n_1\ : STD_LOGIC;
  signal \out_reg[29]_i_15_n_2\ : STD_LOGIC;
  signal \out_reg[29]_i_15_n_3\ : STD_LOGIC;
  signal \out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \out_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \out_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \out_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \out_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \out_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \out_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \out_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \out_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \NLW_out_reg[29]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_reg[29]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out_reg[31]_1\(15),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(4),
      I4 => bus_mux2(13),
      I5 => \^q\(14),
      O => \out_reg[0]_2\(2)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D444D4D4D444444"
    )
        port map (
      I0 => \^q\(15),
      I1 => bus_mux2(14),
      I2 => \^q\(14),
      I3 => bus_id_immediate(3),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[31]_1\(14),
      O => \out_reg[0]_3\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => bus_mux2(10),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => bus_id_instr_10_6(4),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[31]_1\(10),
      O => \out_reg[0]_3\(1)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_1\(11),
      I3 => \^q\(11),
      I4 => bus_mux2(9),
      I5 => \^q\(10),
      O => \out_reg[0]_2\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_reg[31]_1\(9),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_instr_10_6(3),
      I4 => \^q\(8),
      I5 => bus_mux2(7),
      O => \out_reg[0]_2\(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5D54045404"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_reg[31]_1\(9),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_instr_10_6(3),
      I4 => \^q\(8),
      I5 => bus_mux2(7),
      O => \out_reg[0]_3\(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out_reg[31]_1\(15),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(4),
      I4 => bus_mux2(13),
      I5 => \^q\(14),
      O => \out_reg[0]_6\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_1\(11),
      I3 => \^q\(11),
      I4 => bus_mux2(9),
      I5 => \^q\(10),
      O => \out_reg[0]_6\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_reg[31]_1\(9),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_instr_10_6(3),
      I4 => \^q\(8),
      I5 => bus_mux2(7),
      O => \out_reg[0]_6\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(23),
      I1 => \out_reg[31]_1\(23),
      I2 => \^q\(22),
      I3 => \out_reg[31]_1\(22),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_4\(2)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD0D5404F404"
    )
        port map (
      I0 => \^q\(23),
      I1 => \out_reg[31]_1\(23),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      I4 => \^q\(22),
      I5 => \out_reg[31]_1\(22),
      O => \out_reg[0]_5\(2)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[31]_1\(21),
      I2 => \^q\(20),
      I3 => \out_reg[31]_1\(20),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_4\(1)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD0D5404F404"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[31]_1\(21),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      I4 => \^q\(20),
      I5 => \out_reg[31]_1\(20),
      O => \out_reg[0]_5\(1)
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_reg[31]_1\(9),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(3),
      O => \out_reg[13]_1\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_reg[31]_1\(17),
      I2 => \^q\(16),
      I3 => \out_reg[31]_1\(16),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_4\(0)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD0D5404F404"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_reg[31]_1\(17),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      I4 => \^q\(16),
      I5 => \out_reg[31]_1\(16),
      O => \out_reg[0]_5\(0)
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out_reg[31]_1\(8),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(2),
      O => \out_reg[13]_1\(0)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(23),
      I1 => \out_reg[31]_1\(23),
      I2 => \^q\(22),
      I3 => \out_reg[31]_1\(22),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_7\(2)
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[31]_1\(21),
      I2 => \^q\(20),
      I3 => \out_reg[31]_1\(20),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_7\(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0900905059009"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_reg[31]_1\(17),
      I2 => \^q\(16),
      I3 => \out_reg[31]_1\(16),
      I4 => \out_reg[0]_rep\,
      I5 => bus_id_immediate(5),
      O => \out_reg[0]_7\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54045404FD0DF404"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[31]_1\(31),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      I4 => \out_reg[31]_1\(30),
      I5 => \^q\(30),
      O => \out_reg[0]_0\(0)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABABA2A2"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[31]_1\(31),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      I4 => \out_reg[31]_1\(30),
      I5 => \^q\(30),
      O => \out_reg[0]_1\(0)
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out_reg[31]_1\(15),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(4),
      O => \out_reg[13]_0\(0)
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_reg[31]_1\(17),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[19]_0\(1)
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_reg[31]_1\(16),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[19]_0\(0)
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(23),
      I1 => \out_reg[31]_1\(23),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[23]_0\(3)
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(22),
      I1 => \out_reg[31]_1\(22),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[23]_0\(2)
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[31]_1\(21),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[23]_0\(1)
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out_reg[31]_1\(20),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out_reg[23]_0\(0)
    );
\out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(10),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(10),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(10),
      I5 => bus_mux2(9),
      O => \out[10]_i_5_n_0\
    );
\out[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(9),
      I1 => \^q\(10),
      I2 => \out_reg[3]_2\,
      I3 => data5(3),
      I4 => \out_reg[0]_8\,
      O => \out[10]_i_6_n_0\
    );
\out[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \out_reg[31]_1\(11),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(0),
      O => \out[11]_i_11_n_0\
    );
\out[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out_reg[31]_1\(10),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(4),
      O => \out[11]_i_12_n_0\
    );
\out[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \out_reg[31]_1\(11),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(0),
      O => \out[11]_i_15_n_0\
    );
\out[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out_reg[31]_1\(10),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(4),
      O => \out[11]_i_16_n_0\
    );
\out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(11),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(11),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(11),
      I5 => bus_mux2(10),
      O => \out[11]_i_5_n_0\
    );
\out[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(10),
      I1 => \^q\(11),
      I2 => \out_reg[3]_2\,
      I3 => data5(4),
      I4 => \out_reg[0]_8\,
      O => \out[11]_i_6_n_0\
    );
\out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(12),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(12),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(12),
      I5 => bus_mux2(11),
      O => \out[12]_i_5_n_0\
    );
\out[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(11),
      I1 => \^q\(12),
      I2 => \out_reg[3]_2\,
      I3 => data5(5),
      I4 => \out_reg[0]_8\,
      O => \out[12]_i_6_n_0\
    );
\out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \out[13]_i_5_n_0\,
      I1 => \out_reg[3]_2\,
      I2 => data5(6),
      I3 => \out_reg[0]_8\,
      I4 => \out_reg[3]_1\,
      I5 => \out[13]_i_6_n_0\,
      O => \out_reg[13]_2\
    );
\out[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out_reg[31]_1\(13),
      I2 => bus_id_ctrl_ex_alusrc,
      I3 => bus_id_immediate(2),
      O => \out[13]_i_5_n_0\
    );
\out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(13),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(13),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(13),
      I5 => bus_mux2(12),
      O => \out[13]_i_6_n_0\
    );
\out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(14),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(14),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(14),
      I5 => bus_mux2(13),
      O => \out[14]_i_5_n_0\
    );
\out[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(13),
      I1 => \^q\(14),
      I2 => \out_reg[3]_2\,
      I3 => data5(7),
      I4 => \out_reg[0]_8\,
      O => \out[14]_i_6_n_0\
    );
\out[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out_reg[31]_1\(14),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(3),
      O => \out[15]_i_12_n_0\
    );
\out[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out_reg[31]_1\(13),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(2),
      O => \out[15]_i_13_n_0\
    );
\out[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out_reg[31]_1\(12),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(1),
      O => \out[15]_i_14_n_0\
    );
\out[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out_reg[31]_1\(14),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(3),
      O => \out[15]_i_16_n_0\
    );
\out[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out_reg[31]_1\(13),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(2),
      O => \out[15]_i_17_n_0\
    );
\out[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out_reg[31]_1\(12),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(1),
      O => \out[15]_i_18_n_0\
    );
\out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(15),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(15),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(14),
      I5 => \^q\(15),
      O => \out_reg[15]_0\
    );
\out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(16),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(16),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(15),
      I5 => \^q\(16),
      O => \out_reg[16]_0\
    );
\out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(17),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(17),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(16),
      I5 => \^q\(17),
      O => \out_reg[17]_0\
    );
\out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(18),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(18),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(18),
      I5 => bus_mux2(17),
      O => \out[18]_i_5_n_0\
    );
\out[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(17),
      I1 => \^q\(18),
      I2 => \out_reg[3]_2\,
      I3 => data5(8),
      I4 => \out_reg[0]_8\,
      O => \out[18]_i_6_n_0\
    );
\out[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_reg[31]_1\(19),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[19]_i_11_n_0\
    );
\out[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out_reg[31]_1\(18),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[19]_i_12_n_0\
    );
\out[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_reg[31]_1\(19),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[19]_i_15_n_0\
    );
\out[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out_reg[31]_1\(18),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[19]_i_16_n_0\
    );
\out[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(19),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(19),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(19),
      I5 => bus_mux2(18),
      O => \out[19]_i_5_n_0\
    );
\out[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(18),
      I1 => \^q\(19),
      I2 => \out_reg[3]_2\,
      I3 => data5(9),
      I4 => \out_reg[0]_8\,
      O => \out[19]_i_6_n_0\
    );
\out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44000F00"
    )
        port map (
      I0 => \out_reg[0]_8\,
      I1 => \out[1]_i_5_n_0\,
      I2 => \out[1]_i_6_n_0\,
      I3 => \out_reg[1]_1\,
      I4 => \out_reg[3]_1\,
      O => \out_reg[1]_0\
    );
\out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => data5(0),
      I1 => \out_reg[3]_2\,
      I2 => \^q\(1),
      I3 => \out_reg[31]_1\(1),
      I4 => \out_reg[0]_rep__0\,
      I5 => bus_id_instr_5_0(1),
      O => \out[1]_i_5_n_0\
    );
\out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47004733473347FF"
    )
        port map (
      I0 => \alu/data3\(1),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(1),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(1),
      I5 => bus_mux2(0),
      O => \out[1]_i_6_n_0\
    );
\out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(20),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(20),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(19),
      I5 => \^q\(20),
      O => \out_reg[20]_0\
    );
\out[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(21),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(21),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(20),
      I5 => \^q\(21),
      O => \out_reg[21]_0\
    );
\out[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(22),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(22),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(21),
      I5 => \^q\(22),
      O => \out_reg[22]_0\
    );
\out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(23),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(23),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(22),
      I5 => \^q\(23),
      O => \out_reg[23]_1\
    );
\out[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(24),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(24),
      I3 => \out_reg[3]_2\,
      I4 => \^q\(24),
      I5 => bus_mux2(23),
      O => \out[24]_i_5_n_0\
    );
\out[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(23),
      I1 => \^q\(24),
      I2 => \out_reg[3]_2\,
      I3 => data5(10),
      I4 => \out_reg[0]_8\,
      O => \out[24]_i_6_n_0\
    );
\out[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(25),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(25),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(24),
      I5 => \^q\(25),
      O => \out_reg[25]_0\
    );
\out[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(26),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(26),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(25),
      I5 => \^q\(26),
      O => \out_reg[26]_0\
    );
\out[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[31]_1\(27),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_11_n_0\
    );
\out[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out_reg[31]_1\(26),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_12_n_0\
    );
\out[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(25),
      I1 => \out_reg[31]_1\(25),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_13_n_0\
    );
\out[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out_reg[31]_1\(24),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_14_n_0\
    );
\out[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[31]_1\(27),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_15_n_0\
    );
\out[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out_reg[31]_1\(26),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_16_n_0\
    );
\out[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(25),
      I1 => \out_reg[31]_1\(25),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_17_n_0\
    );
\out[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out_reg[31]_1\(24),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[27]_i_18_n_0\
    );
\out[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(27),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(27),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(26),
      I5 => \^q\(27),
      O => \out_reg[27]_0\
    );
\out[29]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[31]_1\(31),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_18_n_0\
    );
\out[29]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out_reg[31]_1\(30),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_19_n_0\
    );
\out[29]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[31]_1\(29),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_20_n_0\
    );
\out[29]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out_reg[31]_1\(28),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_21_n_0\
    );
\out[29]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[31]_1\(31),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_22_n_0\
    );
\out[29]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out_reg[31]_1\(30),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_23_n_0\
    );
\out[29]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[31]_1\(29),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_24_n_0\
    );
\out[29]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out_reg[31]_1\(28),
      I2 => \out_reg[0]_rep__0\,
      I3 => bus_id_immediate(5),
      O => \out[29]_i_25_n_0\
    );
\out[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[31]_1\(29),
      I2 => bus_id_ctrl_ex_alusrc,
      I3 => bus_id_immediate(5),
      O => \out_reg[29]_0\
    );
\out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(2),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(2),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(1),
      I5 => \^q\(2),
      O => \out_reg[2]_0\
    );
\out[30]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(27),
      I1 => \^q\(30),
      I2 => \out_reg[3]_2\,
      I3 => data5(11),
      I4 => \out_reg[0]_8\,
      O => \out_reg[30]_0\
    );
\out[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_reg[31]_1\(3),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(3),
      O => \out[3]_i_12_n_0\
    );
\out[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_reg[31]_1\(2),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(2),
      O => \out[3]_i_13_n_0\
    );
\out[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_reg[31]_1\(1),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(1),
      O => \out[3]_i_14_n_0\
    );
\out[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out_reg[31]_1\(0),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(0),
      O => \alu/data2\(0)
    );
\out[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_reg[31]_1\(3),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(3),
      O => \out[3]_i_16_n_0\
    );
\out[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_reg[31]_1\(2),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(2),
      O => \out[3]_i_17_n_0\
    );
\out[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_reg[31]_1\(1),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(1),
      O => \out[3]_i_18_n_0\
    );
\out[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out_reg[31]_1\(0),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(0),
      O => \out[3]_i_19_n_0\
    );
\out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(3),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(3),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(2),
      I5 => \^q\(3),
      O => \out_reg[3]_0\
    );
\out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(4),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(4),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(3),
      I5 => \^q\(4),
      O => \out_reg[4]_0\
    );
\out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(5),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(5),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(4),
      I5 => \^q\(5),
      O => \out_reg[5]_0\
    );
\out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(6),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(6),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(5),
      I5 => \^q\(6),
      O => \out[6]_i_5_n_0\
    );
\out[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(5),
      I1 => \^q\(6),
      I2 => \out_reg[3]_2\,
      I3 => data5(1),
      I4 => \out_reg[0]_8\,
      O => \out[6]_i_6_n_0\
    );
\out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out[7]_i_13_n_0\,
      I1 => \out[7]_i_14_n_0\,
      I2 => \out[7]_i_15_n_0\,
      I3 => \out[7]_i_16_n_0\,
      I4 => \out[7]_i_17_n_0\,
      I5 => \out[7]_i_18_n_0\,
      O => \out_reg[2]_1\
    );
\out[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(13),
      I2 => \^q\(22),
      I3 => \^q\(25),
      O => \out[7]_i_13_n_0\
    );
\out[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      I2 => \^q\(15),
      I3 => \^q\(16),
      O => \out[7]_i_14_n_0\
    );
\out[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      I2 => \^q\(17),
      I3 => \^q\(18),
      O => \out[7]_i_15_n_0\
    );
\out[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(28),
      I2 => \^q\(26),
      I3 => \^q\(31),
      O => \out[7]_i_16_n_0\
    );
\out[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(19),
      I2 => \^q\(12),
      I3 => \^q\(27),
      O => \out[7]_i_17_n_0\
    );
\out[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(21),
      O => \out[7]_i_18_n_0\
    );
\out[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out_reg[31]_1\(7),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(1),
      O => \out[7]_i_19_n_0\
    );
\out[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_reg[31]_1\(6),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(0),
      O => \out[7]_i_20_n_0\
    );
\out[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_reg[31]_1\(5),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(5),
      O => \out[7]_i_21_n_0\
    );
\out[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_reg[31]_1\(4),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(4),
      O => \out[7]_i_22_n_0\
    );
\out[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out_reg[31]_1\(7),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(1),
      O => \out[7]_i_23_n_0\
    );
\out[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_reg[31]_1\(6),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_10_6(0),
      O => \out[7]_i_24_n_0\
    );
\out[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_reg[31]_1\(5),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(5),
      O => \out[7]_i_25_n_0\
    );
\out[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_reg[31]_1\(4),
      I2 => \out_reg[0]_rep\,
      I3 => bus_id_instr_5_0(4),
      O => \out[7]_i_26_n_0\
    );
\out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(7),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(7),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(6),
      I5 => \^q\(7),
      O => \out[7]_i_5_n_0\
    );
\out[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(6),
      I1 => \^q\(7),
      I2 => \out_reg[3]_2\,
      I3 => data5(2),
      I4 => \out_reg[0]_8\,
      O => \out[7]_i_6_n_0\
    );
\out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(8),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(8),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(7),
      I5 => \^q\(8),
      O => \out_reg[8]_0\
    );
\out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \alu/data3\(9),
      I1 => \out_reg[0]_8\,
      I2 => \alu/data2\(9),
      I3 => \out_reg[3]_2\,
      I4 => bus_mux2(8),
      I5 => \^q\(9),
      O => \out_reg[9]_0\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^q\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(10),
      Q => \^q\(10)
    );
\out_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_5_n_0\,
      I1 => \out[10]_i_6_n_0\,
      O => \out_reg[10]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(11),
      Q => \^q\(11)
    );
\out_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[7]_i_12_n_0\,
      CO(3) => \out_reg[11]_i_10_n_0\,
      CO(2) => \out_reg[11]_i_10_n_1\,
      CO(1) => \out_reg[11]_i_10_n_2\,
      CO(0) => \out_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => \alu/data2\(11 downto 8),
      S(3) => \out[11]_i_15_n_0\,
      S(2) => \out[11]_i_16_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\out_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_5_n_0\,
      I1 => \out[11]_i_6_n_0\,
      O => \out_reg[11]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[7]_i_11_n_0\,
      CO(3) => \out_reg[11]_i_9_n_0\,
      CO(2) => \out_reg[11]_i_9_n_1\,
      CO(1) => \out_reg[11]_i_9_n_2\,
      CO(0) => \out_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => \alu/data3\(11 downto 8),
      S(3) => \out[11]_i_11_n_0\,
      S(2) => \out[11]_i_12_n_0\,
      S(1 downto 0) => \out_reg[3]_3\(1 downto 0)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(12),
      Q => \^q\(12)
    );
\out_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_5_n_0\,
      I1 => \out[12]_i_6_n_0\,
      O => \out_reg[12]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(13),
      Q => \^q\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(14),
      Q => \^q\(14)
    );
\out_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_5_n_0\,
      I1 => \out[14]_i_6_n_0\,
      O => \out_reg[14]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(15),
      Q => \^q\(15)
    );
\out_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[11]_i_10_n_0\,
      CO(3) => \out_reg[15]_i_10_n_0\,
      CO(2) => \out_reg[15]_i_10_n_1\,
      CO(1) => \out_reg[15]_i_10_n_2\,
      CO(0) => \out_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => \alu/data2\(15 downto 12),
      S(3) => \out_reg[15]_1\(0),
      S(2) => \out[15]_i_16_n_0\,
      S(1) => \out[15]_i_17_n_0\,
      S(0) => \out[15]_i_18_n_0\
    );
\out_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[11]_i_9_n_0\,
      CO(3) => \out_reg[15]_i_9_n_0\,
      CO(2) => \out_reg[15]_i_9_n_1\,
      CO(1) => \out_reg[15]_i_9_n_2\,
      CO(0) => \out_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => \alu/data3\(15 downto 12),
      S(3) => \out_reg[15]_2\(0),
      S(2) => \out[15]_i_12_n_0\,
      S(1) => \out[15]_i_13_n_0\,
      S(0) => \out[15]_i_14_n_0\
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(16),
      Q => \^q\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(17),
      Q => \^q\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(18),
      Q => \^q\(18)
    );
\out_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_5_n_0\,
      I1 => \out[18]_i_6_n_0\,
      O => \out_reg[18]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(19),
      Q => \^q\(19)
    );
\out_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[15]_i_10_n_0\,
      CO(3) => \out_reg[19]_i_10_n_0\,
      CO(2) => \out_reg[19]_i_10_n_1\,
      CO(1) => \out_reg[19]_i_10_n_2\,
      CO(0) => \out_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => \alu/data2\(19 downto 16),
      S(3) => \out[19]_i_15_n_0\,
      S(2) => \out[19]_i_16_n_0\,
      S(1 downto 0) => \out_reg[31]_2\(1 downto 0)
    );
\out_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_5_n_0\,
      I1 => \out[19]_i_6_n_0\,
      O => \out_reg[19]_1\,
      S => \out_reg[3]_1\
    );
\out_reg[19]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[15]_i_9_n_0\,
      CO(3) => \out_reg[19]_i_9_n_0\,
      CO(2) => \out_reg[19]_i_9_n_1\,
      CO(1) => \out_reg[19]_i_9_n_2\,
      CO(0) => \out_reg[19]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => \alu/data3\(19 downto 16),
      S(3) => \out[19]_i_11_n_0\,
      S(2) => \out[19]_i_12_n_0\,
      S(1 downto 0) => \out_reg[31]_4\(1 downto 0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^q\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(20),
      Q => \^q\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(21),
      Q => \^q\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(22),
      Q => \^q\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(23),
      Q => \^q\(23)
    );
\out_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[19]_i_10_n_0\,
      CO(3) => \out_reg[23]_i_10_n_0\,
      CO(2) => \out_reg[23]_i_10_n_1\,
      CO(1) => \out_reg[23]_i_10_n_2\,
      CO(0) => \out_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => \alu/data2\(23 downto 20),
      S(3 downto 0) => \out_reg[31]_3\(3 downto 0)
    );
\out_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[19]_i_9_n_0\,
      CO(3) => \out_reg[23]_i_9_n_0\,
      CO(2) => \out_reg[23]_i_9_n_1\,
      CO(1) => \out_reg[23]_i_9_n_2\,
      CO(0) => \out_reg[23]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => \alu/data3\(23 downto 20),
      S(3 downto 0) => \out_reg[31]_5\(3 downto 0)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(24),
      Q => \^q\(24)
    );
\out_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_5_n_0\,
      I1 => \out[24]_i_6_n_0\,
      O => \out_reg[24]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(25),
      Q => \^q\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(26),
      Q => \^q\(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(27),
      Q => \^q\(27)
    );
\out_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[23]_i_10_n_0\,
      CO(3) => \out_reg[27]_i_10_n_0\,
      CO(2) => \out_reg[27]_i_10_n_1\,
      CO(1) => \out_reg[27]_i_10_n_2\,
      CO(0) => \out_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => \alu/data2\(27 downto 24),
      S(3) => \out[27]_i_15_n_0\,
      S(2) => \out[27]_i_16_n_0\,
      S(1) => \out[27]_i_17_n_0\,
      S(0) => \out[27]_i_18_n_0\
    );
\out_reg[27]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[23]_i_9_n_0\,
      CO(3) => \out_reg[27]_i_9_n_0\,
      CO(2) => \out_reg[27]_i_9_n_1\,
      CO(1) => \out_reg[27]_i_9_n_2\,
      CO(0) => \out_reg[27]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => \alu/data3\(27 downto 24),
      S(3) => \out[27]_i_11_n_0\,
      S(2) => \out[27]_i_12_n_0\,
      S(1) => \out[27]_i_13_n_0\,
      S(0) => \out[27]_i_14_n_0\
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(28),
      Q => \^q\(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(29),
      Q => \^q\(29)
    );
\out_reg[29]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[27]_i_9_n_0\,
      CO(3) => \NLW_out_reg[29]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \out_reg[29]_i_14_n_1\,
      CO(1) => \out_reg[29]_i_14_n_2\,
      CO(0) => \out_reg[29]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3 downto 0) => \out_reg[31]_0\(4 downto 1),
      S(3) => \out[29]_i_18_n_0\,
      S(2) => \out[29]_i_19_n_0\,
      S(1) => \out[29]_i_20_n_0\,
      S(0) => \out[29]_i_21_n_0\
    );
\out_reg[29]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[27]_i_10_n_0\,
      CO(3) => \NLW_out_reg[29]_i_15_CO_UNCONNECTED\(3),
      CO(2) => \out_reg[29]_i_15_n_1\,
      CO(1) => \out_reg[29]_i_15_n_2\,
      CO(0) => \out_reg[29]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \out[29]_i_22_n_0\,
      S(2) => \out[29]_i_23_n_0\,
      S(1) => \out[29]_i_24_n_0\,
      S(0) => \out[29]_i_25_n_0\
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => \^q\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(30),
      Q => \^q\(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(31),
      Q => \^q\(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => \^q\(3)
    );
\out_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[3]_i_10_n_0\,
      CO(2) => \out_reg[3]_i_10_n_1\,
      CO(1) => \out_reg[3]_i_10_n_2\,
      CO(0) => \out_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => \alu/data3\(3 downto 1),
      O(0) => \NLW_out_reg[3]_i_10_O_UNCONNECTED\(0),
      S(3) => \out[3]_i_12_n_0\,
      S(2) => \out[3]_i_13_n_0\,
      S(1) => \out[3]_i_14_n_0\,
      S(0) => \alu/data2\(0)
    );
\out_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[3]_i_11_n_0\,
      CO(2) => \out_reg[3]_i_11_n_1\,
      CO(1) => \out_reg[3]_i_11_n_2\,
      CO(0) => \out_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => \alu/data2\(3 downto 1),
      O(0) => \out_reg[31]_0\(0),
      S(3) => \out[3]_i_16_n_0\,
      S(2) => \out[3]_i_17_n_0\,
      S(1) => \out[3]_i_18_n_0\,
      S(0) => \out[3]_i_19_n_0\
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => \^q\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(5),
      Q => \^q\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(6),
      Q => \^q\(6)
    );
\out_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_5_n_0\,
      I1 => \out[6]_i_6_n_0\,
      O => \out_reg[6]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(7),
      Q => \^q\(7)
    );
\out_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[3]_i_10_n_0\,
      CO(3) => \out_reg[7]_i_11_n_0\,
      CO(2) => \out_reg[7]_i_11_n_1\,
      CO(1) => \out_reg[7]_i_11_n_2\,
      CO(0) => \out_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \alu/data3\(7 downto 4),
      S(3) => \out[7]_i_19_n_0\,
      S(2) => \out[7]_i_20_n_0\,
      S(1) => \out[7]_i_21_n_0\,
      S(0) => \out[7]_i_22_n_0\
    );
\out_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[3]_i_11_n_0\,
      CO(3) => \out_reg[7]_i_12_n_0\,
      CO(2) => \out_reg[7]_i_12_n_1\,
      CO(1) => \out_reg[7]_i_12_n_2\,
      CO(0) => \out_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \alu/data2\(7 downto 4),
      S(3) => \out[7]_i_23_n_0\,
      S(2) => \out[7]_i_24_n_0\,
      S(1) => \out[7]_i_25_n_0\,
      S(0) => \out[7]_i_26_n_0\
    );
\out_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_5_n_0\,
      I1 => \out[7]_i_6_n_0\,
      O => \out_reg[7]_0\,
      S => \out_reg[3]_1\
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(8),
      Q => \^q\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_17 is
  port (
    \out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[31]_0\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[0]_2\ : out STD_LOGIC;
    \out_reg[31]_1\ : out STD_LOGIC;
    \out_reg[0]_3\ : out STD_LOGIC;
    \out_reg[0]_4\ : out STD_LOGIC;
    \out_reg[0]_5\ : out STD_LOGIC;
    \out_reg[0]_6\ : out STD_LOGIC;
    \out_reg[0]_7\ : out STD_LOGIC;
    \out_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bus_id_immediate : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_rep\ : in STD_LOGIC;
    bus_id_ctrl_ex_alusrc : in STD_LOGIC;
    \out_reg[3]_0\ : in STD_LOGIC;
    \out_reg[3]_1\ : in STD_LOGIC;
    \result0__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_12\ : in STD_LOGIC;
    \out_reg[3]_2\ : in STD_LOGIC;
    \out_reg[0]_rep__0\ : in STD_LOGIC;
    bus_id_instr_10_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_17 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_reg[31]_2\(1),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(18),
      I5 => \out_reg[31]_2\(0),
      O => \out_reg[0]_8\(0)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8B8BB00B888B8"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep\,
      I2 => \^q\(19),
      I3 => \out_reg[31]_2\(1),
      I4 => \out_reg[31]_2\(0),
      I5 => \^q\(18),
      O => \out_reg[0]_9\(0)
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_reg[31]_2\(1),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(18),
      I5 => \out_reg[31]_2\(0),
      O => \out_reg[0]_10\(0)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out_reg[31]_2\(8),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(31),
      I5 => \out_reg[31]_2\(9),
      O => \out_reg[0]_0\(3)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8B8BB00B888B8"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep\,
      I2 => \^q\(29),
      I3 => \out_reg[31]_2\(7),
      I4 => \out_reg[31]_2\(6),
      I5 => \^q\(28),
      O => \out_reg[0]_1\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[31]_2\(7),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(28),
      I5 => \out_reg[31]_2\(6),
      O => \out_reg[0]_0\(2)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8B8BB00B888B8"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep\,
      I2 => \^q\(27),
      I3 => \out_reg[31]_2\(5),
      I4 => \out_reg[31]_2\(4),
      I5 => \^q\(26),
      O => \out_reg[0]_1\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[31]_2\(5),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(26),
      I5 => \out_reg[31]_2\(4),
      O => \out_reg[0]_0\(1)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8B8BB00B888B8"
    )
        port map (
      I0 => bus_id_immediate(0),
      I1 => \out_reg[0]_rep\,
      I2 => \^q\(25),
      I3 => \out_reg[31]_2\(3),
      I4 => \out_reg[31]_2\(2),
      I5 => \^q\(24),
      O => \out_reg[0]_1\(0)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(25),
      I1 => \out_reg[31]_2\(3),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(24),
      I5 => \out_reg[31]_2\(2),
      O => \out_reg[0]_0\(0)
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out_reg[31]_2\(8),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(31),
      I5 => \out_reg[31]_2\(9),
      O => \out_reg[0]_11\(3)
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[31]_2\(7),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(28),
      I5 => \out_reg[31]_2\(6),
      O => \out_reg[0]_11\(2)
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[31]_2\(5),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(26),
      I5 => \out_reg[31]_2\(4),
      O => \out_reg[0]_11\(1)
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C099C00003000399"
    )
        port map (
      I0 => \^q\(25),
      I1 => \out_reg[31]_2\(3),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep\,
      I4 => \^q\(24),
      I5 => \out_reg[31]_2\(2),
      O => \out_reg[0]_11\(0)
    );
\out[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => bus_id_instr_10_6(0),
      I1 => \^q\(9),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(16),
      I5 => \out_reg[3]_2\,
      O => \out_reg[0]_7\
    );
\out[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => bus_id_instr_10_6(1),
      I1 => \^q\(10),
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(17),
      I5 => \out_reg[3]_2\,
      O => \out_reg[0]_6\
    );
\out[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[3]_2\,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(24),
      O => \out_reg[0]_2\
    );
\out[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out_reg[3]_2\,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(21),
      O => \out_reg[0]_3\
    );
\out[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[3]_2\,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(20),
      O => \out_reg[0]_4\
    );
\out[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out_reg[3]_2\,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \^q\(19),
      O => \out_reg[0]_5\
    );
\out[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \out_reg[0]_12\,
      I2 => \^q\(22),
      I3 => \out_reg[0]_rep\,
      I4 => bus_id_immediate(0),
      I5 => \out_reg[3]_2\,
      O => \out_reg[30]_0\
    );
\out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200FF00E20000"
    )
        port map (
      I0 => \^q\(31),
      I1 => bus_id_ctrl_ex_alusrc,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[3]_0\,
      I4 => \out_reg[3]_1\,
      I5 => \result0__2\(0),
      O => \out_reg[31]_0\
    );
\out[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^q\(23),
      I1 => bus_id_ctrl_ex_alusrc,
      I2 => bus_id_immediate(0),
      I3 => \out_reg[3]_2\,
      O => \out_reg[31]_1\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^q\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(10),
      Q => \^q\(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(11),
      Q => \^q\(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(12),
      Q => \^q\(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(13),
      Q => \^q\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(14),
      Q => \^q\(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(15),
      Q => \^q\(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(16),
      Q => \^q\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(17),
      Q => \^q\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(18),
      Q => \^q\(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(19),
      Q => \^q\(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^q\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(20),
      Q => \^q\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(21),
      Q => \^q\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(22),
      Q => \^q\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(23),
      Q => \^q\(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(24),
      Q => \^q\(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(25),
      Q => \^q\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(26),
      Q => \^q\(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(27),
      Q => \^q\(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(28),
      Q => \^q\(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(29),
      Q => \^q\(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => \^q\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(30),
      Q => \^q\(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(31),
      Q => \^q\(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => \^q\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(5),
      Q => \^q\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(6),
      Q => \^q\(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(7),
      Q => \^q\(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(8),
      Q => \^q\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_18 is
  port (
    bus_id_immediate : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_mux2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[0]_0\ : out STD_LOGIC;
    \out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[19]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[23]_1\ : out STD_LOGIC;
    \out_reg[23]_2\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[22]_0\ : out STD_LOGIC;
    \out_reg[28]_0\ : out STD_LOGIC;
    \out_reg[31]_0\ : out STD_LOGIC;
    \out_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[27]_0\ : out STD_LOGIC;
    \out_reg[26]_0\ : out STD_LOGIC;
    \out_reg[25]_0\ : out STD_LOGIC;
    \out_reg[24]_0\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[19]_2\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[15]_2\ : out STD_LOGIC;
    \out_reg[15]_3\ : out STD_LOGIC;
    \out_reg[14]_0\ : out STD_LOGIC;
    \out_reg[14]_1\ : out STD_LOGIC;
    \out_reg[13]_2\ : out STD_LOGIC;
    \out_reg[13]_3\ : out STD_LOGIC;
    \out_reg[12]_0\ : out STD_LOGIC;
    \out_reg[11]_0\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[10]_0\ : out STD_LOGIC;
    \out_reg[11]_1\ : out STD_LOGIC;
    \out_reg[12]_1\ : out STD_LOGIC;
    \out_reg[16]_0\ : out STD_LOGIC;
    \out_reg[17]_0\ : out STD_LOGIC;
    \out_reg[18]_0\ : out STD_LOGIC;
    \out_reg[19]_3\ : out STD_LOGIC;
    \out_reg[20]_0\ : out STD_LOGIC;
    \out_reg[21]_0\ : out STD_LOGIC;
    \out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_2\ : out STD_LOGIC;
    \out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    bus_imm2word : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out_reg[0]_rep\ : in STD_LOGIC;
    \out_reg[31]_3\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \out_reg[31]_4\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \out_reg[3]\ : in STD_LOGIC;
    \out_reg[3]_0\ : in STD_LOGIC;
    \out_reg[0]_4\ : in STD_LOGIC;
    \result0__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_reg[0]_rep__0\ : in STD_LOGIC;
    \out_reg[29]_1\ : in STD_LOGIC;
    \out_reg[3]_1\ : in STD_LOGIC;
    \out_reg[1]\ : in STD_LOGIC;
    \result0__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[4]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_18 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_18 is
  signal \^bus_id_immediate\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^bus_mux2\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \out[0]_i_13_n_0\ : STD_LOGIC;
  signal \out[0]_i_28_n_0\ : STD_LOGIC;
  signal \out[0]_i_30_n_0\ : STD_LOGIC;
  signal \out[13]_i_7_n_0\ : STD_LOGIC;
  signal \out[13]_i_8_n_0\ : STD_LOGIC;
  signal \out[14]_i_7_n_0\ : STD_LOGIC;
  signal \out[14]_i_8_n_0\ : STD_LOGIC;
  signal \out[15]_i_7_n_0\ : STD_LOGIC;
  signal \out[15]_i_8_n_0\ : STD_LOGIC;
  signal \out[22]_i_7_n_0\ : STD_LOGIC;
  signal \out[22]_i_8_n_0\ : STD_LOGIC;
  signal \out[23]_i_7_n_0\ : STD_LOGIC;
  signal \out[23]_i_8_n_0\ : STD_LOGIC;
  signal \out[24]_i_7_n_0\ : STD_LOGIC;
  signal \out[24]_i_8_n_0\ : STD_LOGIC;
  signal \out[25]_i_7_n_0\ : STD_LOGIC;
  signal \out[25]_i_8_n_0\ : STD_LOGIC;
  signal \out[26]_i_7_n_0\ : STD_LOGIC;
  signal \out[26]_i_8_n_0\ : STD_LOGIC;
  signal \out[27]_i_7_n_0\ : STD_LOGIC;
  signal \out[27]_i_8_n_0\ : STD_LOGIC;
  signal \out[28]_i_7_n_0\ : STD_LOGIC;
  signal \out[28]_i_8_n_0\ : STD_LOGIC;
  signal \out[29]_i_10_n_0\ : STD_LOGIC;
  signal \out[29]_i_6_n_0\ : STD_LOGIC;
  signal \out[29]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_3_n_0\ : STD_LOGIC;
begin
  bus_id_immediate(5 downto 0) <= \^bus_id_immediate\(5 downto 0);
  bus_mux2(20 downto 0) <= \^bus_mux2\(20 downto 0);
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_immediate\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(2),
      I3 => \out_reg[31]_4\(2),
      I4 => \^bus_mux2\(1),
      I5 => \out_reg[31]_4\(1),
      O => \out_reg[0]_1\(0)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => \^bus_mux2\(2),
      I1 => \out_reg[31]_4\(2),
      I2 => \out_reg[31]_4\(1),
      I3 => \^bus_id_immediate\(1),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[31]_3\(1),
      O => \out_reg[0]_2\(0)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_immediate\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(2),
      I3 => \out_reg[31]_4\(2),
      I4 => \^bus_mux2\(1),
      I5 => \out_reg[31]_4\(1),
      O => \out_reg[0]_3\(0)
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(0),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(0),
      I3 => \out_reg[31]_4\(0),
      O => \out_reg[13]_1\(0)
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(3),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(3),
      I3 => \out_reg[31]_4\(3),
      O => \out_reg[13]_0\(2)
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(2),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(2),
      I3 => \out_reg[31]_4\(2),
      O => \out_reg[13]_0\(1)
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(1),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(1),
      I3 => \out_reg[31]_4\(1),
      O => \out_reg[13]_0\(0)
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(8),
      I3 => \out_reg[31]_4\(8),
      O => \out_reg[19]\(1)
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(7),
      I3 => \out_reg[31]_4\(7),
      O => \out_reg[19]\(0)
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(16),
      I3 => \out_reg[31]_4\(16),
      O => \out_reg[29]_0\(3)
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(15),
      I3 => \out_reg[31]_4\(15),
      O => \out_reg[29]_0\(2)
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(14),
      I3 => \out_reg[31]_4\(14),
      O => \out_reg[29]_0\(1)
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(13),
      I3 => \out_reg[31]_4\(13),
      O => \out_reg[29]_0\(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(20),
      I3 => \out_reg[31]_4\(20),
      O => \out_reg[29]\(3)
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(19),
      I3 => \out_reg[31]_4\(19),
      O => \out_reg[29]\(2)
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(18),
      I3 => \out_reg[31]_4\(18),
      O => \out_reg[29]\(1)
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(17),
      I3 => \out_reg[31]_4\(17),
      O => \out_reg[29]\(0)
    );
\out[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]\,
      I1 => \out[0]_i_28_n_0\,
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(2),
      I4 => \out_reg[3]_0\,
      I5 => P(2),
      O => \out_reg[0]\
    );
\out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^bus_id_immediate\(2),
      I1 => Q(7),
      I2 => \^bus_id_immediate\(1),
      I3 => Q(6),
      I4 => Q(5),
      I5 => \^bus_id_immediate\(0),
      O => \out[0]_i_13_n_0\
    );
\out[0]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]\,
      I1 => \out[0]_i_30_n_0\,
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(1),
      I4 => \out_reg[3]_0\,
      I5 => P(1),
      O => \out_reg[0]_0\
    );
\out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^bus_id_immediate\(1),
      I1 => \out_reg[31]_3\(1),
      I2 => \^bus_id_immediate\(5),
      I3 => \out_reg[0]_rep__0\,
      I4 => \out_reg[31]_3\(8),
      I5 => \out_reg[3]_0\,
      O => \out[0]_i_28_n_0\
    );
\out[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^bus_id_immediate\(0),
      I1 => \out_reg[31]_3\(0),
      I2 => \^bus_id_immediate\(5),
      I3 => \out_reg[0]_rep__0\,
      I4 => \out_reg[31]_3\(7),
      I5 => \out_reg[3]_0\,
      O => \out[0]_i_30_n_0\
    );
\out[0]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \out[0]_i_13_n_0\,
      I1 => \^bus_id_immediate\(4),
      I2 => Q(9),
      I3 => Q(8),
      I4 => \^bus_id_immediate\(3),
      O => \out_reg[31]_2\
    );
\out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(1),
      I1 => \^bus_mux2\(1),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(0),
      I4 => \^bus_mux2\(7),
      I5 => \out_reg[3]_0\,
      O => \out_reg[10]\
    );
\out[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(0),
      I1 => \^bus_mux2\(7),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(0),
      I4 => \^bus_mux2\(1),
      I5 => \out_reg[3]_0\,
      O => \out_reg[10]_0\
    );
\out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(2),
      I1 => \^bus_mux2\(2),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(1),
      I4 => \^bus_mux2\(8),
      I5 => \out_reg[3]_0\,
      O => \out_reg[11]_0\
    );
\out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(1),
      I1 => \^bus_mux2\(8),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(1),
      I4 => \^bus_mux2\(2),
      I5 => \out_reg[3]_0\,
      O => \out_reg[11]_1\
    );
\out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(3),
      I1 => \^bus_mux2\(3),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(2),
      I4 => \^bus_mux2\(9),
      I5 => \out_reg[3]_0\,
      O => \out_reg[12]_0\
    );
\out[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(2),
      I1 => \^bus_mux2\(9),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(2),
      I4 => \^bus_mux2\(3),
      I5 => \out_reg[3]_0\,
      O => \out_reg[12]_1\
    );
\out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(4),
      I1 => \^bus_mux2\(4),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(3),
      I4 => \^bus_mux2\(10),
      I5 => \out_reg[3]_0\,
      O => \out_reg[13]_2\
    );
\out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[31]_3\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_immediate\(0),
      I3 => \out_reg[0]_4\,
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(1),
      O => \out[13]_i_7_n_0\
    );
\out[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(3),
      I1 => \^bus_mux2\(10),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(3),
      I4 => \^bus_mux2\(4),
      I5 => \out_reg[3]_0\,
      O => \out[13]_i_8_n_0\
    );
\out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(5),
      I1 => \^bus_mux2\(5),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(4),
      I4 => \^bus_mux2\(11),
      I5 => \out_reg[3]_0\,
      O => \out_reg[14]_0\
    );
\out[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[31]_3\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_immediate\(1),
      I3 => \out_reg[0]_4\,
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(2),
      O => \out[14]_i_7_n_0\
    );
\out[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(4),
      I1 => \^bus_mux2\(11),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(4),
      I4 => \^bus_mux2\(5),
      I5 => \out_reg[3]_0\,
      O => \out[14]_i_8_n_0\
    );
\out[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(4),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(4),
      I3 => \out_reg[31]_4\(4),
      O => \out_reg[15]_0\(0)
    );
\out[15]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(4),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(4),
      I3 => \out_reg[31]_4\(4),
      O => \out_reg[15]_1\(0)
    );
\out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => P(6),
      I1 => \^bus_mux2\(6),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(12),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(5),
      O => \out_reg[15]_2\
    );
\out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[31]_3\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_immediate\(2),
      I3 => \out_reg[0]_4\,
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(3),
      O => \out[15]_i_7_n_0\
    );
\out[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(12),
      I1 => \^bus_mux2\(5),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(5),
      I4 => \^bus_mux2\(6),
      I5 => \out_reg[3]_0\,
      O => \out[15]_i_8_n_0\
    );
\out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => O(0),
      I1 => \^bus_mux2\(7),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(13),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(6),
      O => \out_reg[16]\
    );
\out[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(13),
      I1 => \^bus_mux2\(6),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(6),
      I4 => \^bus_mux2\(7),
      I5 => \out_reg[3]_0\,
      O => \out_reg[16]_0\
    );
\out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => O(1),
      I1 => \^bus_mux2\(8),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(14),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(7),
      O => \out_reg[17]\
    );
\out[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(14),
      I1 => \^bus_mux2\(7),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(7),
      I4 => \^bus_mux2\(8),
      I5 => \out_reg[3]_0\,
      O => \out_reg[17]_0\
    );
\out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => O(2),
      I1 => \^bus_mux2\(9),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(15),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(8),
      O => \out_reg[18]\
    );
\out[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(15),
      I1 => \^bus_mux2\(8),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(8),
      I4 => \^bus_mux2\(9),
      I5 => \out_reg[3]_0\,
      O => \out_reg[18]_0\
    );
\out[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(6),
      I3 => \out_reg[31]_4\(6),
      O => \out_reg[19]_0\(1)
    );
\out[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(5),
      I3 => \out_reg[31]_4\(5),
      O => \out_reg[19]_0\(0)
    );
\out[19]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(6),
      I3 => \out_reg[31]_4\(6),
      O => \out_reg[19]_1\(1)
    );
\out[19]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(5),
      I3 => \out_reg[31]_4\(5),
      O => \out_reg[19]_1\(0)
    );
\out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => O(3),
      I1 => \^bus_mux2\(10),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(16),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(9),
      O => \out_reg[19]_2\
    );
\out[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(16),
      I1 => \^bus_mux2\(9),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(0),
      I4 => \^bus_mux2\(10),
      I5 => \out_reg[3]_0\,
      O => \out_reg[19]_3\
    );
\out[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_1\(0),
      I1 => \^bus_mux2\(11),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(17),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(10),
      O => \out_reg[20]\
    );
\out[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(17),
      I1 => \^bus_mux2\(10),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(1),
      I4 => \^bus_mux2\(11),
      I5 => \out_reg[3]_0\,
      O => \out_reg[20]_0\
    );
\out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_1\(1),
      I1 => \^bus_mux2\(12),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(18),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(11),
      O => \out_reg[21]\
    );
\out[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(18),
      I1 => \^bus_mux2\(11),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(2),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(12),
      O => \out_reg[21]_0\
    );
\out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \result0__2_1\(2),
      I1 => \^bus_mux2\(13),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(12),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(19),
      O => \out_reg[22]\
    );
\out[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(9),
      I1 => \out_reg[4]\(4),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(10),
      O => \out[22]_i_7_n_0\
    );
\out[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^bus_mux2\(12),
      I1 => \^bus_mux2\(19),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(3),
      I4 => \^bus_mux2\(13),
      I5 => \out_reg[3]_0\,
      O => \out[22]_i_8_n_0\
    );
\out[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(12),
      I3 => \out_reg[31]_4\(12),
      O => \out_reg[23]\(3)
    );
\out[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(11),
      I3 => \out_reg[31]_4\(11),
      O => \out_reg[23]\(2)
    );
\out[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(10),
      I3 => \out_reg[31]_4\(10),
      O => \out_reg[23]\(1)
    );
\out[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[31]_3\(9),
      I3 => \out_reg[31]_4\(9),
      O => \out_reg[23]\(0)
    );
\out[23]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(12),
      I3 => \out_reg[31]_4\(12),
      O => \out_reg[23]_0\(3)
    );
\out[23]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(11),
      I3 => \out_reg[31]_4\(11),
      O => \out_reg[23]_0\(2)
    );
\out[23]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(10),
      I3 => \out_reg[31]_4\(10),
      O => \out_reg[23]_0\(1)
    );
\out[23]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(9),
      I3 => \out_reg[31]_4\(9),
      O => \out_reg[23]_0\(0)
    );
\out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_1\(3),
      I1 => \^bus_mux2\(14),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(13),
      O => \out_reg[23]_1\
    );
\out[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(10),
      I1 => \out_reg[4]\(5),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(11),
      O => \out[23]_i_7_n_0\
    );
\out[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \^bus_mux2\(20),
      I1 => \^bus_mux2\(13),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(4),
      I4 => \^bus_mux2\(14),
      I5 => \out_reg[3]_0\,
      O => \out[23]_i_8_n_0\
    );
\out[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_0\(0),
      I1 => \^bus_mux2\(15),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(14),
      O => \out_reg[24]\
    );
\out[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^bus_mux2\(11),
      I1 => \out_reg[4]\(6),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(12),
      I4 => \out_reg[3]_0\,
      O => \out[24]_i_7_n_0\
    );
\out[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^bus_mux2\(14),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(15),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(5),
      O => \out[24]_i_8_n_0\
    );
\out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_0\(1),
      I1 => \^bus_mux2\(16),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(15),
      O => \out_reg[25]\
    );
\out[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(12),
      I1 => \out_reg[4]\(7),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(13),
      O => \out[25]_i_7_n_0\
    );
\out[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^bus_mux2\(15),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(16),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(6),
      O => \out[25]_i_8_n_0\
    );
\out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_0\(2),
      I1 => \^bus_mux2\(17),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(16),
      O => \out_reg[26]\
    );
\out[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(13),
      I1 => \out_reg[4]\(8),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(14),
      O => \out[26]_i_7_n_0\
    );
\out[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^bus_mux2\(16),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(17),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(7),
      O => \out[26]_i_8_n_0\
    );
\out[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2_0\(3),
      I1 => \^bus_mux2\(18),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(17),
      O => \out_reg[27]\
    );
\out[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(14),
      I1 => \^bus_mux2\(0),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(15),
      O => \out[27]_i_7_n_0\
    );
\out[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^bus_mux2\(17),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(18),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(8),
      O => \out[27]_i_8_n_0\
    );
\out[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result0__2\(0),
      I1 => \^bus_mux2\(19),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(20),
      I4 => \out_reg[3]_0\,
      I5 => \^bus_mux2\(18),
      O => \out_reg[28]\
    );
\out[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(15),
      I1 => \^bus_mux2\(1),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(16),
      O => \out[28]_i_7_n_0\
    );
\out[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^bus_mux2\(18),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(19),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(9),
      O => \out[28]_i_8_n_0\
    );
\out[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33B800B8"
    )
        port map (
      I0 => \^bus_mux2\(19),
      I1 => \out_reg[0]_4\,
      I2 => \^bus_mux2\(10),
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(20),
      O => \out[29]_i_10_n_0\
    );
\out[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[29]_1\,
      I1 => \out_reg[29]_i_3_n_0\,
      I2 => \out_reg[3]_1\,
      I3 => \out_reg[1]\,
      I4 => \out[29]_i_6_n_0\,
      O => D(0)
    );
\out[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBABFFBFBBABF"
    )
        port map (
      I0 => \out_reg[3]\,
      I1 => \^bus_mux2\(20),
      I2 => \out_reg[3]_0\,
      I3 => \^bus_mux2\(19),
      I4 => \out_reg[0]_4\,
      I5 => \result0__2\(1),
      O => \out[29]_i_6_n_0\
    );
\out[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(16),
      I1 => \^bus_mux2\(2),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(17),
      O => \out[29]_i_9_n_0\
    );
\out[30]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^bus_mux2\(17),
      I1 => \^bus_mux2\(3),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[3]_0\,
      I4 => \^bus_mux2\(18),
      O => \out_reg[30]\
    );
\out[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^bus_mux2\(18),
      I1 => \^bus_mux2\(4),
      I2 => \out_reg[0]_4\,
      I3 => \^bus_mux2\(19),
      I4 => \out_reg[3]_0\,
      O => \out_reg[31]_0\
    );
\out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(0),
      I1 => \^bus_mux2\(0),
      I2 => \out_reg[0]_4\,
      I3 => \out_reg[4]\(8),
      I4 => \^bus_mux2\(6),
      I5 => \out_reg[3]_0\,
      O => \out_reg[9]\
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(0),
      Q => \^bus_id_immediate\(0)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(1),
      Q => \^bus_id_immediate\(1)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(2),
      Q => \^bus_id_immediate\(2)
    );
\out_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_7_n_0\,
      I1 => \out[13]_i_8_n_0\,
      O => \out_reg[13]_3\,
      S => \out_reg[3]\
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(3),
      Q => \^bus_id_immediate\(3)
    );
\out_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_7_n_0\,
      I1 => \out[14]_i_8_n_0\,
      O => \out_reg[14]_1\,
      S => \out_reg[3]\
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(4),
      Q => \^bus_id_immediate\(4)
    );
\out_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_7_n_0\,
      I1 => \out[15]_i_8_n_0\,
      O => \out_reg[15]_3\,
      S => \out_reg[3]\
    );
\out_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_8_n_0\,
      O => \out_reg[22]_0\,
      S => \out_reg[3]\
    );
\out_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_7_n_0\,
      I1 => \out[23]_i_8_n_0\,
      O => \out_reg[23]_2\,
      S => \out_reg[3]\
    );
\out_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_7_n_0\,
      I1 => \out[24]_i_8_n_0\,
      O => \out_reg[24]_0\,
      S => \out_reg[3]\
    );
\out_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_7_n_0\,
      I1 => \out[25]_i_8_n_0\,
      O => \out_reg[25]_0\,
      S => \out_reg[3]\
    );
\out_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_7_n_0\,
      I1 => \out[26]_i_8_n_0\,
      O => \out_reg[26]_0\,
      S => \out_reg[3]\
    );
\out_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_7_n_0\,
      I1 => \out[27]_i_8_n_0\,
      O => \out_reg[27]_0\,
      S => \out_reg[3]\
    );
\out_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_7_n_0\,
      I1 => \out[28]_i_8_n_0\,
      O => \out_reg[28]_0\,
      S => \out_reg[3]\
    );
\out_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_9_n_0\,
      I1 => \out[29]_i_10_n_0\,
      O => \out_reg[29]_i_3_n_0\,
      S => \out_reg[3]\
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_imm2word(0),
      Q => \^bus_id_immediate\(5)
    );
\r_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[31]_5\(0),
      O => \out_reg[31]_1\(0)
    );
\result0__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(20),
      O => \^bus_mux2\(20)
    );
\result0__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(11),
      O => \^bus_mux2\(11)
    );
\result0__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(10),
      O => \^bus_mux2\(10)
    );
\result0__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(9),
      O => \^bus_mux2\(9)
    );
\result0__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(8),
      O => \^bus_mux2\(8)
    );
\result0__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(7),
      O => \^bus_mux2\(7)
    );
\result0__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(6),
      O => \^bus_mux2\(6)
    );
\result0__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(19),
      O => \^bus_mux2\(19)
    );
\result0__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(18),
      O => \^bus_mux2\(18)
    );
\result0__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(17),
      O => \^bus_mux2\(17)
    );
\result0__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(16),
      O => \^bus_mux2\(16)
    );
\result0__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(15),
      O => \^bus_mux2\(15)
    );
\result0__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(14),
      O => \^bus_mux2\(14)
    );
\result0__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(13),
      O => \^bus_mux2\(13)
    );
\result0__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(12),
      O => \^bus_mux2\(12)
    );
result0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(5),
      O => \^bus_mux2\(5)
    );
result0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(4),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(4),
      O => \^bus_mux2\(4)
    );
result0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(3),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(3),
      O => \^bus_mux2\(3)
    );
result0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(2),
      O => \^bus_mux2\(2)
    );
result0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(1),
      O => \^bus_mux2\(1)
    );
result0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_immediate\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[31]_3\(0),
      O => \^bus_mux2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    en : in STD_LOGIC;
    \out_reg[25]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_21 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_21 is
begin
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[25]_0\(0),
      Q => Q(0)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[25]_0\(1),
      Q => Q(1)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[25]_0\(2),
      Q => Q(2)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[25]_0\(3),
      Q => Q(3)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[25]_0\(4),
      Q => Q(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_22 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bus_id_instr_5_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    bus_id_instr_10_6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_immediate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    en : in STD_LOGIC;
    \out_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_22 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(0),
      Q => \^q\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(10),
      Q => \^q\(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(11),
      Q => \^q\(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(12),
      Q => \^q\(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(13),
      Q => \^q\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(14),
      Q => \^q\(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(15),
      Q => \^q\(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(16),
      Q => \^q\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(17),
      Q => \^q\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(18),
      Q => \^q\(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(19),
      Q => \^q\(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(1),
      Q => \^q\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(20),
      Q => \^q\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(21),
      Q => \^q\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(22),
      Q => \^q\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(23),
      Q => \^q\(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(24),
      Q => \^q\(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(25),
      Q => \^q\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(26),
      Q => \^q\(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(27),
      Q => \^q\(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(28),
      Q => \^q\(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(29),
      Q => \^q\(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(2),
      Q => \^q\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(30),
      Q => \^q\(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(31),
      Q => \^q\(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(4),
      Q => \^q\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(5),
      Q => \^q\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(6),
      Q => \^q\(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(7),
      Q => \^q\(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(8),
      Q => \^q\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_1\(9),
      Q => \^q\(9)
    );
\r_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => bus_id_instr_10_6(1),
      O => \out_reg[9]_0\(3)
    );
\r_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => bus_id_instr_10_6(0),
      O => \out_reg[9]_0\(2)
    );
\r_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => bus_id_instr_5_0(5),
      O => \out_reg[9]_0\(1)
    );
\r_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => bus_id_instr_5_0(4),
      O => \out_reg[9]_0\(0)
    );
\r_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => bus_id_immediate(0),
      O => \out_reg[13]_0\(3)
    );
\r_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => bus_id_instr_10_6(4),
      O => \out_reg[13]_0\(2)
    );
\r_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => bus_id_instr_10_6(3),
      O => \out_reg[13]_0\(1)
    );
\r_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => bus_id_instr_10_6(2),
      O => \out_reg[13]_0\(0)
    );
\r_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => bus_id_immediate(4),
      O => \out_reg[17]_0\(3)
    );
\r_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => bus_id_immediate(3),
      O => \out_reg[17]_0\(2)
    );
\r_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => bus_id_immediate(2),
      O => \out_reg[17]_0\(1)
    );
\r_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => bus_id_immediate(1),
      O => \out_reg[17]_0\(0)
    );
\r_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => bus_id_immediate(5),
      O => \out_reg[21]_0\(3)
    );
\r_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => bus_id_immediate(5),
      O => \out_reg[21]_0\(2)
    );
\r_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => bus_id_immediate(5),
      O => \out_reg[21]_0\(1)
    );
\r_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => bus_id_immediate(5),
      O => \out_reg[21]_0\(0)
    );
\r_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(25),
      I1 => bus_id_immediate(5),
      O => \out_reg[25]_0\(3)
    );
\r_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(24),
      I1 => bus_id_immediate(5),
      O => \out_reg[25]_0\(2)
    );
\r_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => bus_id_immediate(5),
      O => \out_reg[25]_0\(1)
    );
\r_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => bus_id_immediate(5),
      O => \out_reg[25]_0\(0)
    );
\r_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(29),
      I1 => bus_id_immediate(5),
      O => \out_reg[29]_0\(3)
    );
\r_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(28),
      I1 => bus_id_immediate(5),
      O => \out_reg[29]_0\(2)
    );
\r_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(27),
      I1 => bus_id_immediate(5),
      O => \out_reg[29]_0\(1)
    );
\r_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(26),
      I1 => bus_id_immediate(5),
      O => \out_reg[29]_0\(0)
    );
\r_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(30),
      I1 => bus_id_immediate(5),
      O => \out_reg[31]_0\(0)
    );
r_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => bus_id_instr_5_0(3),
      O => S(3)
    );
r_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => bus_id_instr_5_0(2),
      O => S(2)
    );
r_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => bus_id_instr_5_0(1),
      O => S(1)
    );
r_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => bus_id_instr_5_0(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_23 is
  port (
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    bus_imm2word : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_0\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_ctrl_alusrc : out STD_LOGIC;
    bus_ctrl_memtoreg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bus_ctrl_regwrite : out STD_LOGIC;
    \out_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[0]_0\ : out STD_LOGIC;
    bus_ctrl_memread : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[31]_2\ : out STD_LOGIC;
    \out_reg[0]_rep\ : out STD_LOGIC;
    \out_reg[0]_rep__0\ : out STD_LOGIC;
    en : in STD_LOGIC;
    \out_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bus_id_ctrl_wb_regwrite : in STD_LOGIC;
    \out_reg[1]_7\ : in STD_LOGIC;
    bus_mem_ctrl_wb_regwrite : in STD_LOGIC;
    \out_reg[4]_0\ : in STD_LOGIC;
    bus_ex_ctrl_wb_regwrite : in STD_LOGIC;
    \out_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_instr_20_16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_immediate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[15]_0\ : in STD_LOGIC;
    rom_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_23 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_23 is
  signal \AluSel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \AluSel_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \HiLoWrite_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \HiLoWrite_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal bus_if_instr : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal \out[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \out[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \out[0]_i_14_n_0\ : STD_LOGIC;
  signal \out[0]_i_15_n_0\ : STD_LOGIC;
  signal \out[0]_i_16_n_0\ : STD_LOGIC;
  signal \out[0]_i_17_n_0\ : STD_LOGIC;
  signal \out[0]_i_19_n_0\ : STD_LOGIC;
  signal \out[0]_i_20_n_0\ : STD_LOGIC;
  signal \out[0]_i_21_n_0\ : STD_LOGIC;
  signal \out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \out[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \out[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \out[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \out[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \out[0]_i_3_n_0\ : STD_LOGIC;
  signal \out[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \out[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \out[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \out[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \out[31]_i_2_n_0\ : STD_LOGIC;
  signal \out[31]_i_3_n_0\ : STD_LOGIC;
  signal \out[3]_i_2_n_0\ : STD_LOGIC;
  signal \^out_reg[31]_0\ : STD_LOGIC;
  signal \^out_reg[31]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AluSel_reg[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \AluSel_reg[1]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \HiLoWrite_reg[0]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \out[0]_i_1__16\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out[0]_i_1__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out[0]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out[0]_i_2__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \out[0]_i_2__5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out[0]_i_2__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out[0]_i_3__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out[0]_i_3__4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out[1]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out[1]_i_1__12\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out[1]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out[1]_i_1__3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out[1]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out[1]_i_2__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out[1]_i_2__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out[1]_i_2__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out[2]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out[31]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out[31]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out[31]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out[3]_i_1__6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out[3]_i_2\ : label is "soft_lutpair37";
begin
  Q(25 downto 0) <= \^q\(25 downto 0);
  \out_reg[31]_0\ <= \^out_reg[31]_0\;
  \out_reg[31]_1\(0) <= \^out_reg[31]_1\(0);
\AluSel_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010111010101010"
    )
        port map (
      I0 => bus_if_instr(31),
      I1 => bus_if_instr(28),
      I2 => \AluSel_reg[0]_i_2_n_0\,
      I3 => bus_if_instr(27),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(26),
      O => \out_reg[1]_3\(0)
    );
\AluSel_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000420"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \HiLoWrite_reg[0]_i_4_n_0\,
      O => \AluSel_reg[0]_i_2_n_0\
    );
\AluSel_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010111010101010"
    )
        port map (
      I0 => bus_if_instr(31),
      I1 => bus_if_instr(28),
      I2 => \AluSel_reg[1]_i_2_n_0\,
      I3 => bus_if_instr(27),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(26),
      O => \out_reg[1]_3\(1)
    );
\AluSel_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000024"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \HiLoWrite_reg[0]_i_4_n_0\,
      I4 => \^q\(1),
      O => \AluSel_reg[1]_i_2_n_0\
    );
\HiLoWrite_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \HiLoWrite_reg[0]_i_3_n_0\,
      I5 => \HiLoWrite_reg[0]_i_4_n_0\,
      O => \out_reg[0]_0\
    );
\HiLoWrite_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D561C17"
    )
        port map (
      I0 => bus_if_instr(31),
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(28),
      I3 => bus_if_instr(26),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(30),
      O => \out_reg[1]_0\(0)
    );
\HiLoWrite_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bus_if_instr(28),
      I1 => bus_if_instr(31),
      O => \HiLoWrite_reg[0]_i_3_n_0\
    );
\HiLoWrite_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bus_if_instr(29),
      I1 => bus_if_instr(27),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \HiLoWrite_reg[0]_i_4_n_0\
    );
\out[0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => bus_id_instr_20_16(0),
      I2 => bus_id_instr_20_16(2),
      I3 => \^q\(18),
      I4 => bus_id_instr_20_16(1),
      I5 => \^q\(17),
      O => \out[0]_i_10__1_n_0\
    );
\out[0]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \out[0]_i_14_n_0\,
      I1 => bus_id_instr_20_16(4),
      I2 => \^q\(25),
      I3 => \^q\(24),
      I4 => bus_id_instr_20_16(3),
      O => \out[0]_i_11__1_n_0\
    );
\out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFD0D0D0D0"
    )
        port map (
      I0 => \out[0]_i_15_n_0\,
      I1 => \out[0]_i_16_n_0\,
      I2 => bus_mem_ctrl_wb_regwrite,
      I3 => \out[0]_i_17_n_0\,
      I4 => \out_reg[4]_0\,
      I5 => bus_ex_ctrl_wb_regwrite,
      O => \out_reg[31]_2\
    );
\out[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(21),
      I1 => bus_id_instr_20_16(0),
      I2 => bus_id_instr_20_16(2),
      I3 => \^q\(23),
      I4 => bus_id_instr_20_16(1),
      I5 => \^q\(22),
      O => \out[0]_i_14_n_0\
    );
\out[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out_reg[4]_2\(3),
      I2 => \out[0]_i_19_n_0\,
      I3 => \out_reg[4]_2\(4),
      I4 => \^q\(25),
      O => \out[0]_i_15_n_0\
    );
\out[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \out[0]_i_20_n_0\,
      I1 => \out_reg[4]_2\(4),
      I2 => \^q\(20),
      I3 => \^q\(19),
      I4 => \out_reg[4]_2\(3),
      O => \out[0]_i_16_n_0\
    );
\out[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_reg[4]_1\(3),
      I2 => \out[0]_i_21_n_0\,
      I3 => \out_reg[4]_1\(4),
      I4 => \^q\(20),
      O => \out[0]_i_17_n_0\
    );
\out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[4]_2\(0),
      I2 => \out_reg[4]_2\(1),
      I3 => \^q\(22),
      I4 => \out_reg[4]_2\(2),
      I5 => \^q\(23),
      O => \out[0]_i_19_n_0\
    );
\out[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[0]_i_2__3_n_0\,
      I2 => bus_if_instr(31),
      I3 => bus_if_instr(26),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(27),
      O => bus_ctrl_memread(0)
    );
\out[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \out[3]_i_2_n_0\,
      I1 => bus_if_instr(29),
      I2 => bus_if_instr(31),
      I3 => bus_if_instr(28),
      I4 => bus_if_instr(30),
      O => \out_reg[1]_4\(0)
    );
\out[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200200008002000"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(28),
      I3 => \out[1]_i_2__2_n_0\,
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(26),
      O => \out_reg[3]_0\(0)
    );
\out[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A822A800"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[0]_i_2__0_n_0\,
      I2 => \out[0]_i_3__4_n_0\,
      I3 => bus_if_instr(31),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(30),
      O => bus_ctrl_alusrc
    );
\out[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[0]_i_3_n_0\,
      I2 => bus_if_instr(30),
      O => bus_ctrl_regwrite
    );
\out[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011BA0000"
    )
        port map (
      I0 => bus_if_instr(27),
      I1 => bus_if_instr(26),
      I2 => \out[1]_i_2__0_n_0\,
      I3 => bus_if_instr(28),
      I4 => \^out_reg[31]_0\,
      I5 => \out[0]_i_2__6_n_0\,
      O => D(0)
    );
\out[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(28),
      I3 => bus_if_instr(30),
      I4 => bus_if_instr(31),
      I5 => bus_if_instr(29),
      O => \out_reg[1]_2\(0)
    );
\out[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAAAAAAAAA"
    )
        port map (
      I0 => \out[0]_i_2__5_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \out[0]_i_3__2_n_0\,
      I5 => \^q\(4),
      O => \out_reg[1]_1\(0)
    );
\out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_reg[4]_2\(0),
      I2 => \out_reg[4]_2\(1),
      I3 => \^q\(17),
      I4 => \out_reg[4]_2\(2),
      I5 => \^q\(18),
      O => \out[0]_i_20_n_0\
    );
\out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_reg[4]_1\(0),
      I2 => \out_reg[4]_1\(2),
      I3 => \^q\(18),
      I4 => \out_reg[4]_1\(1),
      I5 => \^q\(17),
      O => \out[0]_i_21_n_0\
    );
\out[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bus_if_instr(28),
      I1 => bus_if_instr(26),
      I2 => bus_if_instr(27),
      O => \out[0]_i_2__0_n_0\
    );
\out[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFACFFFF"
    )
        port map (
      I0 => \out[0]_i_4__1_n_0\,
      I1 => \out[0]_i_5__0_n_0\,
      I2 => \out_reg[1]_6\(0),
      I3 => \out_reg[1]_6\(1),
      I4 => bus_id_ctrl_wb_regwrite,
      I5 => \out_reg[1]_7\,
      O => \^out_reg[31]_0\
    );
\out[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bus_if_instr(28),
      I1 => bus_if_instr(30),
      O => \out[0]_i_2__3_n_0\
    );
\out[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \out[1]_i_2__1_n_0\,
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(26),
      I3 => bus_if_instr(28),
      O => \out[0]_i_2__5_n_0\
    );
\out[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bus_if_instr(29),
      I1 => bus_if_instr(31),
      I2 => bus_if_instr(30),
      O => \out[0]_i_2__6_n_0\
    );
\out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCEFEFE00CE02FE"
    )
        port map (
      I0 => \out[0]_i_7__0_n_0\,
      I1 => bus_if_instr(28),
      I2 => bus_if_instr(26),
      I3 => bus_if_instr(29),
      I4 => bus_if_instr(27),
      I5 => bus_if_instr(31),
      O => \out[0]_i_3_n_0\
    );
\out[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      O => \out[0]_i_3__2_n_0\
    );
\out[0]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => bus_if_instr(28),
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(26),
      O => \out[0]_i_3__4_n_0\
    );
\out[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6FFFFF6"
    )
        port map (
      I0 => \^q\(25),
      I1 => bus_id_immediate(4),
      I2 => \out[0]_i_8__1_n_0\,
      I3 => bus_id_immediate(3),
      I4 => \^q\(24),
      I5 => \out_reg[15]_0\,
      O => \out[0]_i_4__1_n_0\
    );
\out[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6FFFFF6"
    )
        port map (
      I0 => \^q\(20),
      I1 => bus_id_instr_20_16(4),
      I2 => \out[0]_i_10__1_n_0\,
      I3 => bus_id_instr_20_16(3),
      I4 => \^q\(19),
      I5 => \out[0]_i_11__1_n_0\,
      O => \out[0]_i_5__0_n_0\
    );
\out[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => bus_if_instr(29),
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(31),
      I3 => \^q\(0),
      I4 => \out[1]_i_2__0_n_0\,
      O => \out[0]_i_7__0_n_0\
    );
\out[0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(21),
      I1 => bus_id_immediate(0),
      I2 => bus_id_immediate(2),
      I3 => \^q\(23),
      I4 => bus_id_immediate(1),
      I5 => \^q\(22),
      O => \out[0]_i_8__1_n_0\
    );
\out[0]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A822A800"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[0]_i_2__0_n_0\,
      I2 => \out[0]_i_3__4_n_0\,
      I3 => bus_if_instr(31),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(30),
      O => \out_reg[0]_rep__0\
    );
\out[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A822A800"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[0]_i_2__0_n_0\,
      I2 => \out[0]_i_3__4_n_0\,
      I3 => bus_if_instr(31),
      I4 => bus_if_instr(29),
      I5 => bus_if_instr(30),
      O => \out_reg[0]_rep\
    );
\out[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A820A80"
    )
        port map (
      I0 => \out[1]_i_2__1_n_0\,
      I1 => bus_if_instr(26),
      I2 => bus_if_instr(28),
      I3 => bus_if_instr(27),
      I4 => \out[1]_i_2__0_n_0\,
      O => D(1)
    );
\out[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \out[1]_i_2__3_n_0\,
      I1 => bus_if_instr(29),
      I2 => bus_if_instr(31),
      I3 => bus_if_instr(26),
      I4 => bus_if_instr(27),
      O => \out_reg[1]_4\(1)
    );
\out[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \out[1]_i_2__3_n_0\,
      I1 => bus_if_instr(31),
      I2 => bus_if_instr(26),
      I3 => bus_if_instr(27),
      I4 => bus_if_instr(29),
      O => bus_ctrl_memtoreg(0)
    );
\out[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bus_if_instr(26),
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(28),
      I3 => \out[1]_i_2__1_n_0\,
      O => \out_reg[1]_1\(1)
    );
\out[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \out[0]_i_2__5_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \out_reg[1]_2\(1)
    );
\out[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088080008088"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => \out[1]_i_2__2_n_0\,
      I2 => bus_if_instr(27),
      I3 => bus_if_instr(29),
      I4 => bus_if_instr(28),
      I5 => bus_if_instr(26),
      O => \out_reg[3]_0\(1)
    );
\out[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \out[1]_i_2__0_n_0\
    );
\out[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(30),
      I2 => bus_if_instr(31),
      I3 => bus_if_instr(29),
      O => \out[1]_i_2__1_n_0\
    );
\out[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bus_if_instr(30),
      I1 => bus_if_instr(31),
      O => \out[1]_i_2__2_n_0\
    );
\out[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(30),
      I2 => bus_if_instr(28),
      O => \out[1]_i_2__3_n_0\
    );
\out[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A880000"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(28),
      I2 => bus_if_instr(26),
      I3 => bus_if_instr(27),
      I4 => \out[2]_i_2__0_n_0\,
      O => \out_reg[3]_0\(2)
    );
\out[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => bus_if_instr(31),
      I1 => bus_if_instr(30),
      I2 => bus_if_instr(29),
      O => \out[2]_i_2__0_n_0\
    );
\out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bus_if_instr(30),
      I1 => \^q\(15),
      I2 => \out[31]_i_2_n_0\,
      O => bus_imm2word(0)
    );
\out[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA08"
    )
        port map (
      I0 => en,
      I1 => \^out_reg[31]_0\,
      I2 => \out[31]_i_3_n_0\,
      I3 => \out_reg[1]_5\(1),
      I4 => \out_reg[1]_5\(0),
      O => E(0)
    );
\out[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => \^out_reg[31]_0\,
      O => \^out_reg[31]_1\(0)
    );
\out[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0AEEB4"
    )
        port map (
      I0 => bus_if_instr(31),
      I1 => bus_if_instr(29),
      I2 => bus_if_instr(26),
      I3 => bus_if_instr(28),
      I4 => bus_if_instr(27),
      O => \out[31]_i_2_n_0\
    );
\out[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => bus_if_instr(27),
      I1 => bus_if_instr(28),
      I2 => bus_if_instr(30),
      I3 => bus_if_instr(31),
      I4 => bus_if_instr(29),
      O => \out[31]_i_3_n_0\
    );
\out[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out[3]_i_2_n_0\,
      I1 => bus_if_instr(29),
      I2 => bus_if_instr(30),
      I3 => bus_if_instr(31),
      O => \out_reg[3]_0\(3)
    );
\out[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^out_reg[31]_0\,
      I1 => bus_if_instr(27),
      I2 => bus_if_instr(26),
      O => \out[3]_i_2_n_0\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(0),
      Q => \^q\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(10),
      Q => \^q\(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(11),
      Q => \^q\(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(12),
      Q => \^q\(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(13),
      Q => \^q\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(14),
      Q => \^q\(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(15),
      Q => \^q\(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(16),
      Q => \^q\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(17),
      Q => \^q\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(18),
      Q => \^q\(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(19),
      Q => \^q\(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(1),
      Q => \^q\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(20),
      Q => \^q\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(21),
      Q => \^q\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(22),
      Q => \^q\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(23),
      Q => \^q\(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(24),
      Q => \^q\(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(25),
      Q => \^q\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(26),
      Q => bus_if_instr(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(27),
      Q => bus_if_instr(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(28),
      Q => bus_if_instr(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(29),
      Q => bus_if_instr(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(2),
      Q => \^q\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(30),
      Q => bus_if_instr(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(31),
      Q => bus_if_instr(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(4),
      Q => \^q\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(5),
      Q => \^q\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(6),
      Q => \^q\(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(7),
      Q => \^q\(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(8),
      Q => \^q\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^out_reg[31]_1\(0),
      CLR => rst,
      D => rom_dout(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_24 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_24 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_24 is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_25 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_25 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_25 is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_26 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_26 is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_29 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_29 is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_3 is
  port (
    \ENA_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \out_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[24]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_3 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_3 is
  signal \ENA[2]_i_18_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_19_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_20_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_22_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_23_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_25_n_0\ : STD_LOGIC;
  signal \ENA_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \ENA_reg[2]_i_15_n_1\ : STD_LOGIC;
  signal \ENA_reg[2]_i_15_n_2\ : STD_LOGIC;
  signal \ENA_reg[2]_i_15_n_3\ : STD_LOGIC;
  signal \ENA_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \ENA_reg[2]_i_17_n_1\ : STD_LOGIC;
  signal \ENA_reg[2]_i_17_n_2\ : STD_LOGIC;
  signal \ENA_reg[2]_i_17_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \imem/p_95_in\ : STD_LOGIC;
  signal \NLW_ENA_reg[2]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ENA_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ENA_reg[2]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ENA_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\ENA[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440347"
    )
        port map (
      I0 => \^q\(29),
      I1 => \out_reg[0]_0\,
      I2 => D(11),
      I3 => \^q\(30),
      I4 => D(12),
      O => \ENA[2]_i_18_n_0\
    );
\ENA[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440347"
    )
        port map (
      I0 => \^q\(27),
      I1 => \out_reg[0]_0\,
      I2 => D(9),
      I3 => \^q\(28),
      I4 => D(10),
      O => \ENA[2]_i_19_n_0\
    );
\ENA[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440347"
    )
        port map (
      I0 => \^q\(25),
      I1 => \out_reg[0]_0\,
      I2 => D(7),
      I3 => \^q\(26),
      I4 => D(8),
      O => \ENA[2]_i_20_n_0\
    );
\ENA[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CF77FF"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_reg[0]_0\,
      I2 => D(2),
      I3 => \^q\(15),
      I4 => D(1),
      O => \ENA[2]_i_22_n_0\
    );
\ENA[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440347"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_reg[0]_0\,
      I2 => D(5),
      I3 => \^q\(22),
      I4 => D(6),
      O => \ENA[2]_i_23_n_0\
    );
\ENA[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440347"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_reg[0]_0\,
      I2 => D(3),
      I3 => \^q\(18),
      I4 => D(4),
      O => \ENA[2]_i_25_n_0\
    );
\ENA[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFF777"
    )
        port map (
      I0 => E(0),
      I1 => \imem/p_95_in\,
      I2 => \^q\(14),
      I3 => \out_reg[0]_0\,
      I4 => D(0),
      I5 => \out_reg[15]_0\(0),
      O => \ENA_reg[0]\
    );
\ENA_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \ENA_reg[2]_i_17_n_0\,
      CO(3) => \ENA_reg[2]_i_15_n_0\,
      CO(2) => \ENA_reg[2]_i_15_n_1\,
      CO(1) => \ENA_reg[2]_i_15_n_2\,
      CO(0) => \ENA_reg[2]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ENA_reg[2]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \ENA[2]_i_18_n_0\,
      S(2) => \ENA[2]_i_19_n_0\,
      S(1) => \ENA[2]_i_20_n_0\,
      S(0) => \out_reg[24]_0\(0)
    );
\ENA_reg[2]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ENA_reg[2]_i_17_n_0\,
      CO(2) => \ENA_reg[2]_i_17_n_1\,
      CO(1) => \ENA_reg[2]_i_17_n_2\,
      CO(0) => \ENA_reg[2]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ENA[2]_i_22_n_0\,
      O(3 downto 0) => \NLW_ENA_reg[2]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \ENA[2]_i_23_n_0\,
      S(2) => S(1),
      S(1) => \ENA[2]_i_25_n_0\,
      S(0) => S(0)
    );
\ENA_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \ENA_reg[2]_i_15_n_0\,
      CO(3 downto 1) => \NLW_ENA_reg[2]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \imem/p_95_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ENA_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \out_reg[1]_0\(0)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(0),
      Q => \^q\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(10),
      Q => \^q\(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(11),
      Q => \^q\(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(12),
      Q => \^q\(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(13),
      Q => \^q\(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(14),
      Q => \^q\(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(15),
      Q => \^q\(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(16),
      Q => \^q\(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(17),
      Q => \^q\(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(18),
      Q => \^q\(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(19),
      Q => \^q\(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(1),
      Q => \^q\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(20),
      Q => \^q\(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(21),
      Q => \^q\(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(22),
      Q => \^q\(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(23),
      Q => \^q\(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(24),
      Q => \^q\(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(25),
      Q => \^q\(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(26),
      Q => \^q\(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(27),
      Q => \^q\(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(28),
      Q => \^q\(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(29),
      Q => \^q\(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(2),
      Q => \^q\(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(30),
      Q => \^q\(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(31),
      Q => \^q\(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(4),
      Q => \^q\(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(5),
      Q => \^q\(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(6),
      Q => \^q\(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(7),
      Q => \^q\(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(8),
      Q => \^q\(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_31 is
  port (
    \ENA_reg[0]\ : out STD_LOGIC;
    \ENA_reg[1]\ : out STD_LOGIC;
    \ENA_reg[2]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ENA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    en : in STD_LOGIC;
    \ENA_reg[0]_1\ : in STD_LOGIC;
    \out_reg[14]_0\ : in STD_LOGIC;
    \out_reg[11]_0\ : in STD_LOGIC;
    \ENA_reg[1]_0\ : in STD_LOGIC;
    \out_reg[13]_0\ : in STD_LOGIC;
    \ENA_reg[2]_0\ : in STD_LOGIC;
    \out_reg[11]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \out_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_31 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_31 is
  signal \ENA[2]_i_10_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_11_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_12_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_13_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_14_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_2_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_5_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_6_n_0\ : STD_LOGIC;
  signal \ENA[2]_i_9_n_0\ : STD_LOGIC;
  signal \^out_reg[31]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
begin
  \out_reg[31]_0\(29 downto 0) <= \^out_reg[31]_0\(29 downto 0);
\ENA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => en,
      I1 => \ENA_reg[0]_1\,
      I2 => \out_reg[14]_0\,
      I3 => \out_reg[11]_0\,
      I4 => \ENA[2]_i_2_n_0\,
      I5 => \ENA[2]_i_5_n_0\,
      O => \ENA_reg[0]\
    );
\ENA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => en,
      I1 => \ENA_reg[1]_0\,
      I2 => \ENA[2]_i_2_n_0\,
      I3 => \out_reg[13]_0\,
      I4 => \out_reg[14]_0\,
      I5 => \ENA[2]_i_5_n_0\,
      O => \ENA_reg[1]\
    );
\ENA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => en,
      I1 => \ENA_reg[2]_0\,
      I2 => \ENA[2]_i_2_n_0\,
      I3 => \out_reg[11]_1\,
      I4 => \out_reg[14]_0\,
      I5 => \ENA[2]_i_5_n_0\,
      O => \ENA_reg[2]\
    );
\ENA[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => D(9),
      I1 => Q(9),
      I2 => D(8),
      I3 => \out_reg[0]_0\,
      I4 => Q(8),
      O => \ENA[2]_i_10_n_0\
    );
\ENA[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(11),
      I1 => Q(11),
      I2 => D(10),
      I3 => \out_reg[0]_0\,
      I4 => Q(10),
      O => \ENA[2]_i_11_n_0\
    );
\ENA[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(15),
      I1 => Q(15),
      I2 => D(14),
      I3 => \out_reg[0]_0\,
      I4 => Q(14),
      O => \ENA[2]_i_12_n_0\
    );
\ENA[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(7),
      I1 => Q(7),
      I2 => D(6),
      I3 => \out_reg[0]_0\,
      I4 => Q(6),
      O => \ENA[2]_i_13_n_0\
    );
\ENA[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(13),
      I1 => Q(13),
      I2 => D(12),
      I3 => \out_reg[0]_0\,
      I4 => Q(12),
      O => \ENA[2]_i_14_n_0\
    );
\ENA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \ENA[2]_i_6_n_0\,
      I1 => Q(4),
      I2 => \out_reg[0]_0\,
      I3 => D(4),
      I4 => Q(1),
      I5 => D(1),
      O => \ENA[2]_i_2_n_0\
    );
\ENA[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => D(9),
      I1 => Q(9),
      I2 => D(8),
      I3 => \out_reg[0]_0\,
      I4 => Q(8),
      O => \ENA_reg[0]_0\(0)
    );
\ENA[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => D(5),
      I1 => Q(5),
      I2 => D(4),
      I3 => \out_reg[0]_0\,
      I4 => Q(4),
      O => S(1)
    );
\ENA[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      I2 => D(1),
      I3 => \out_reg[0]_0\,
      I4 => Q(1),
      O => S(0)
    );
\ENA[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ENA[2]_i_9_n_0\,
      I1 => \ENA[2]_i_10_n_0\,
      I2 => \ENA[2]_i_11_n_0\,
      I3 => \ENA[2]_i_12_n_0\,
      I4 => \ENA[2]_i_13_n_0\,
      I5 => \ENA[2]_i_14_n_0\,
      O => \ENA[2]_i_5_n_0\
    );
\ENA[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(3),
      I1 => Q(3),
      I2 => D(2),
      I3 => \out_reg[0]_0\,
      I4 => Q(2),
      O => \ENA[2]_i_6_n_0\
    );
\ENA[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => D(16),
      I1 => Q(16),
      I2 => D(5),
      I3 => \out_reg[0]_0\,
      I4 => Q(5),
      O => \ENA[2]_i_9_n_0\
    );
\out[2]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out_reg[31]_0\(0),
      O => \out_reg[2]_0\(2)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(0),
      Q => \out_reg[2]_0\(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(10),
      Q => \^out_reg[31]_0\(8)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(11),
      Q => \^out_reg[31]_0\(9)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(12),
      Q => \^out_reg[31]_0\(10)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(13),
      Q => \^out_reg[31]_0\(11)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(14),
      Q => \^out_reg[31]_0\(12)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(15),
      Q => \^out_reg[31]_0\(13)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(16),
      Q => \^out_reg[31]_0\(14)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(17),
      Q => \^out_reg[31]_0\(15)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(18),
      Q => \^out_reg[31]_0\(16)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(19),
      Q => \^out_reg[31]_0\(17)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(1),
      Q => \out_reg[2]_0\(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(20),
      Q => \^out_reg[31]_0\(18)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(21),
      Q => \^out_reg[31]_0\(19)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(22),
      Q => \^out_reg[31]_0\(20)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(23),
      Q => \^out_reg[31]_0\(21)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(24),
      Q => \^out_reg[31]_0\(22)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(25),
      Q => \^out_reg[31]_0\(23)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(26),
      Q => \^out_reg[31]_0\(24)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(27),
      Q => \^out_reg[31]_0\(25)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(28),
      Q => \^out_reg[31]_0\(26)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(29),
      Q => \^out_reg[31]_0\(27)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(2),
      Q => \^out_reg[31]_0\(0)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(30),
      Q => \^out_reg[31]_0\(28)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(31),
      Q => \^out_reg[31]_0\(29)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(3),
      Q => \^out_reg[31]_0\(1)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(4),
      Q => \^out_reg[31]_0\(2)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(5),
      Q => \^out_reg[31]_0\(3)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(6),
      Q => \^out_reg[31]_0\(4)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(7),
      Q => \^out_reg[31]_0\(5)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(8),
      Q => \^out_reg[31]_0\(6)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \out_reg[31]_1\(9),
      Q => \^out_reg[31]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_4 : entity is "REGISTER";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_4 is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0\ is
  port (
    \out_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[25]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out[0]_i_22_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\out[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \out[0]_i_22_n_0\,
      I1 => \^q\(4),
      I2 => \out_reg[25]\(4),
      I3 => \out_reg[25]\(3),
      I4 => \^q\(3),
      O => \out_reg[31]\
    );
\out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_reg[25]\(1),
      I2 => \^q\(2),
      I3 => \out_reg[25]\(2),
      I4 => \out_reg[25]\(0),
      I5 => \^q\(0),
      O => \out[0]_i_22_n_0\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^q\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^q\(1)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => \^q\(2)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_19\ is
  port (
    bus_id_instr_10_6 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[11]_0\ : out STD_LOGIC;
    result0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[8]_0\ : out STD_LOGIC;
    \out_reg[7]_0\ : out STD_LOGIC;
    \out_reg[7]_1\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[6]_0\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[29]_1\ : out STD_LOGIC;
    \out_reg[29]_2\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    bus_id_instr_5_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[0]_rep\ : in STD_LOGIC;
    \out_reg[10]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[10]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[0]_rep__0\ : in STD_LOGIC;
    \out_reg[0]_2\ : in STD_LOGIC;
    \out_reg[3]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_mux2 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_19\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_19\ is
  signal \^bus_id_instr_10_6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^result0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[30]_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \out[31]_i_17\ : label is "soft_lutpair9";
begin
  bus_id_instr_10_6(4 downto 0) <= \^bus_id_instr_10_6\(4 downto 0);
  result0(4 downto 0) <= \^result0\(4 downto 0);
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(1),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(1),
      I3 => \out_reg[10]_1\(1),
      O => \out_reg[7]\(1)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(0),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(0),
      I3 => \out_reg[10]_1\(0),
      O => \out_reg[7]\(0)
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(4),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(4),
      I3 => \out_reg[10]_1\(4),
      O => \out_reg[13]\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(1),
      I3 => \out_reg[10]_1\(1),
      I4 => \^result0\(0),
      I5 => \out_reg[10]_1\(0),
      O => \out_reg[0]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => \^result0\(1),
      I1 => \out_reg[10]_1\(1),
      I2 => \out_reg[10]_1\(0),
      I3 => \^bus_id_instr_10_6\(0),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[10]_0\(0),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(1),
      I3 => \out_reg[10]_1\(1),
      I4 => \^result0\(0),
      I5 => \out_reg[10]_1\(0),
      O => \out_reg[0]_1\(0)
    );
\out[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0808080B080"
    )
        port map (
      I0 => \^result0\(2),
      I1 => \out_reg[0]_2\,
      I2 => \out_reg[3]_0\,
      I3 => \out_reg[10]_0\(3),
      I4 => \out_reg[0]_rep__0\,
      I5 => \^bus_id_instr_10_6\(3),
      O => \out_reg[10]\
    );
\out[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(3),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(3),
      I3 => \out_reg[10]_1\(3),
      O => \out_reg[11]\(1)
    );
\out[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(2),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(2),
      I3 => \out_reg[10]_1\(2),
      O => \out_reg[11]\(0)
    );
\out[11]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(3),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(3),
      I3 => \out_reg[10]_1\(3),
      O => S(1)
    );
\out[11]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(2),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]_0\(2),
      I3 => \out_reg[10]_1\(2),
      O => S(0)
    );
\out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]_0\(3),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_10_6\(3),
      I3 => \out_reg[0]_2\,
      I4 => \out_reg[3]_0\,
      I5 => \^result0\(4),
      O => \out_reg[11]_0\
    );
\out[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(3),
      I1 => \^bus_id_instr_10_6\(0),
      I2 => \^bus_id_instr_10_6\(2),
      I3 => \^bus_id_instr_10_6\(4),
      I4 => \^bus_id_instr_10_6\(1),
      O => \out_reg[30]_0\
    );
\out[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(3),
      I1 => \^bus_id_instr_10_6\(1),
      I2 => \^bus_id_instr_10_6\(0),
      I3 => \^bus_id_instr_10_6\(4),
      I4 => \^bus_id_instr_10_6\(2),
      O => \out_reg[28]\
    );
\out[30]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545455"
    )
        port map (
      I0 => bus_id_instr_5_0(0),
      I1 => \^bus_id_instr_10_6\(2),
      I2 => \^bus_id_instr_10_6\(3),
      I3 => \^bus_id_instr_10_6\(0),
      I4 => \^bus_id_instr_10_6\(1),
      O => \out_reg[29]_0\
    );
\out[30]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => bus_id_instr_5_0(3),
      I1 => \^bus_id_instr_10_6\(0),
      I2 => \^bus_id_instr_10_6\(2),
      I3 => \^bus_id_instr_10_6\(1),
      I4 => \^bus_id_instr_10_6\(3),
      O => \out_reg[29]\
    );
\out[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(0),
      I1 => \^bus_id_instr_10_6\(1),
      I2 => \^bus_id_instr_10_6\(2),
      I3 => \^bus_id_instr_10_6\(4),
      I4 => \^bus_id_instr_10_6\(3),
      O => \out_reg[29]_1\
    );
\out[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAABAAAA"
    )
        port map (
      I0 => bus_id_instr_5_0(1),
      I1 => \^bus_id_instr_10_6\(1),
      I2 => \^bus_id_instr_10_6\(4),
      I3 => \^bus_id_instr_10_6\(2),
      I4 => \^bus_id_instr_10_6\(0),
      I5 => \^bus_id_instr_10_6\(3),
      O => \out_reg[29]_2\
    );
\out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455545455"
    )
        port map (
      I0 => bus_id_instr_5_0(2),
      I1 => \^bus_id_instr_10_6\(2),
      I2 => \^bus_id_instr_10_6\(4),
      I3 => \^bus_id_instr_10_6\(0),
      I4 => \^bus_id_instr_10_6\(1),
      I5 => \^bus_id_instr_10_6\(3),
      O => \out_reg[30]\
    );
\out[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(0),
      I1 => bus_mux2(0),
      I2 => \out_reg[0]_2\,
      I3 => \out_reg[3]_0\,
      I4 => \^result0\(1),
      O => \out_reg[5]_0\
    );
\out[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(0),
      I1 => \^result0\(1),
      I2 => \out_reg[0]_2\,
      I3 => \^result0\(0),
      I4 => bus_mux2(0),
      I5 => \out_reg[3]_0\,
      O => \out_reg[5]\
    );
\out[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(1),
      I1 => bus_mux2(1),
      I2 => \out_reg[0]_2\,
      I3 => \out_reg[3]_0\,
      I4 => \^result0\(2),
      O => \out_reg[6]_0\
    );
\out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(1),
      I1 => \^result0\(2),
      I2 => \out_reg[0]_2\,
      I3 => \^result0\(1),
      I4 => bus_mux2(1),
      I5 => \out_reg[3]_0\,
      O => \out_reg[6]\
    );
\out[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(2),
      I1 => bus_mux2(2),
      I2 => \out_reg[0]_2\,
      I3 => \out_reg[3]_0\,
      I4 => \^result0\(3),
      O => \out_reg[7]_1\
    );
\out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(2),
      I1 => \^result0\(3),
      I2 => \out_reg[0]_2\,
      I3 => \^result0\(2),
      I4 => bus_mux2(2),
      I5 => \out_reg[3]_0\,
      O => \out_reg[7]_0\
    );
\out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(3),
      I1 => \^result0\(4),
      I2 => \out_reg[0]_2\,
      I3 => \^result0\(3),
      I4 => bus_mux2(3),
      I5 => \out_reg[3]_0\,
      O => \out_reg[8]\
    );
\out[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]_0\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_10_6\(0),
      I3 => \out_reg[0]_2\,
      I4 => \out_reg[3]_0\,
      I5 => \^result0\(1),
      O => \out_reg[8]_0\
    );
\out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]_0\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_10_6\(1),
      I3 => \out_reg[0]_2\,
      I4 => \out_reg[3]_0\,
      I5 => \^result0\(2),
      O => \out_reg[9]\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(0),
      Q => \^bus_id_instr_10_6\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(1),
      Q => \^bus_id_instr_10_6\(1)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(2),
      Q => \^bus_id_instr_10_6\(2)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(3),
      Q => \^bus_id_instr_10_6\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(4),
      Q => \^bus_id_instr_10_6\(4)
    );
result0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(1),
      O => \^result0\(1)
    );
result0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(0),
      O => \^result0\(0)
    );
result0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(4),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(4),
      O => \^result0\(4)
    );
result0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(3),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(3),
      O => \^result0\(3)
    );
result0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_10_6\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]_0\(2),
      O => \^result0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_20\ is
  port (
    bus_id_instr_20_16 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_20\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_20\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(0),
      Q => bus_id_instr_20_16(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(1),
      Q => bus_id_instr_20_16(1)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(2),
      Q => bus_id_instr_20_16(2)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(3),
      Q => bus_id_instr_20_16(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(4),
      Q => bus_id_instr_20_16(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_30\ is
  port (
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_mem_ctrl_wb_regwrite : in STD_LOGIC;
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_30\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^q\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^q\(1)
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(2),
      Q => \^q\(2)
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(3),
      Q => \^q\(3)
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(4),
      Q => \^q\(4)
    );
regs_reg_r1_0_31_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => bus_mem_ctrl_wb_regwrite,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_5\ is
  port (
    \out_reg[30]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bus_alu_zero : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[28]_0\ : out STD_LOGIC;
    \out_reg[0]_0\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[29]_1\ : out STD_LOGIC;
    \out_reg[5]\ : in STD_LOGIC;
    \out_reg[3]_0\ : in STD_LOGIC;
    \out_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bus_mux2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[3]_2\ : in STD_LOGIC;
    \result0__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[30]_1\ : in STD_LOGIC;
    \out_reg[30]_2\ : in STD_LOGIC;
    \out_reg[3]_3\ : in STD_LOGIC;
    \out_reg[3]_4\ : in STD_LOGIC;
    \result0__2_0\ : in STD_LOGIC;
    \out_reg[3]_5\ : in STD_LOGIC;
    \result0__2_1\ : in STD_LOGIC;
    \out_reg[27]\ : in STD_LOGIC;
    \out_reg[27]_0\ : in STD_LOGIC;
    \out_reg[3]_6\ : in STD_LOGIC;
    \result0__2_2\ : in STD_LOGIC;
    \out_reg[26]\ : in STD_LOGIC;
    \out_reg[26]_0\ : in STD_LOGIC;
    \out_reg[3]_7\ : in STD_LOGIC;
    \result0__2_3\ : in STD_LOGIC;
    \out_reg[25]\ : in STD_LOGIC;
    \out_reg[25]_0\ : in STD_LOGIC;
    \out_reg[3]_8\ : in STD_LOGIC;
    \out_reg[3]_9\ : in STD_LOGIC;
    \result0__2_4\ : in STD_LOGIC;
    \out_reg[3]_10\ : in STD_LOGIC;
    \out_reg[3]_11\ : in STD_LOGIC;
    \out_reg[3]_12\ : in STD_LOGIC;
    \out_reg[3]_13\ : in STD_LOGIC;
    \out_reg[1]_0\ : in STD_LOGIC;
    \out_reg[31]\ : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC;
    \out_reg[31]_1\ : in STD_LOGIC;
    \out_reg[3]_14\ : in STD_LOGIC;
    \out_reg[3]_15\ : in STD_LOGIC;
    \out_reg[3]_16\ : in STD_LOGIC;
    \result0__2_5\ : in STD_LOGIC;
    \out_reg[3]_17\ : in STD_LOGIC;
    \result0__2_6\ : in STD_LOGIC;
    \out_reg[3]_18\ : in STD_LOGIC;
    \out_reg[2]_0\ : in STD_LOGIC;
    \out_reg[3]_19\ : in STD_LOGIC;
    \out_reg[7]\ : in STD_LOGIC;
    \out_reg[3]_20\ : in STD_LOGIC;
    \out_reg[6]\ : in STD_LOGIC;
    \out_reg[5]_0\ : in STD_LOGIC;
    \out_reg[3]_21\ : in STD_LOGIC;
    \out_reg[4]\ : in STD_LOGIC;
    \out_reg[23]\ : in STD_LOGIC;
    \out_reg[23]_0\ : in STD_LOGIC;
    \out_reg[22]\ : in STD_LOGIC;
    \out_reg[22]_0\ : in STD_LOGIC;
    \result0__2_7\ : in STD_LOGIC;
    \out_reg[31]_2\ : in STD_LOGIC;
    \out_reg[31]_3\ : in STD_LOGIC;
    \out_reg[21]\ : in STD_LOGIC;
    \out_reg[21]_0\ : in STD_LOGIC;
    \result0__2_8\ : in STD_LOGIC;
    \out_reg[4]_0\ : in STD_LOGIC;
    \out_reg[31]_4\ : in STD_LOGIC;
    \out_reg[20]\ : in STD_LOGIC;
    \out_reg[20]_0\ : in STD_LOGIC;
    \out_reg[3]_22\ : in STD_LOGIC;
    \out_reg[3]_23\ : in STD_LOGIC;
    \out_reg[3]_24\ : in STD_LOGIC;
    \result0__2_9\ : in STD_LOGIC;
    \out_reg[3]_25\ : in STD_LOGIC;
    \out_reg[31]_5\ : in STD_LOGIC;
    \out_reg[3]_26\ : in STD_LOGIC;
    \result0__2_10\ : in STD_LOGIC;
    \out_reg[2]_1\ : in STD_LOGIC;
    \out_reg[31]_6\ : in STD_LOGIC;
    \result0__2_11\ : in STD_LOGIC;
    \out_reg[15]\ : in STD_LOGIC;
    \out_reg[31]_7\ : in STD_LOGIC;
    \out_reg[17]\ : in STD_LOGIC;
    \out_reg[17]_0\ : in STD_LOGIC;
    \result0__2_12\ : in STD_LOGIC;
    \out_reg[14]\ : in STD_LOGIC;
    \out_reg[31]_8\ : in STD_LOGIC;
    \out_reg[16]\ : in STD_LOGIC;
    \out_reg[16]_0\ : in STD_LOGIC;
    \out_reg[3]_27\ : in STD_LOGIC;
    \result0__1\ : in STD_LOGIC;
    \out_reg[15]_0\ : in STD_LOGIC;
    \out_reg[15]_1\ : in STD_LOGIC;
    \out_reg[3]_28\ : in STD_LOGIC;
    \out_reg[3]_29\ : in STD_LOGIC;
    \result0__1_0\ : in STD_LOGIC;
    \out_reg[13]\ : in STD_LOGIC;
    \out_reg[3]_30\ : in STD_LOGIC;
    \result0__1_1\ : in STD_LOGIC;
    \out_reg[3]_31\ : in STD_LOGIC;
    \result0__1_2\ : in STD_LOGIC;
    \result0__1_3\ : in STD_LOGIC;
    \result0__1_4\ : in STD_LOGIC;
    \out_reg[3]_32\ : in STD_LOGIC;
    \result0__1_5\ : in STD_LOGIC;
    \out_reg[9]\ : in STD_LOGIC;
    \out_reg[12]\ : in STD_LOGIC;
    \result0__1_6\ : in STD_LOGIC;
    \result0__1_7\ : in STD_LOGIC;
    \out_reg[3]_33\ : in STD_LOGIC;
    \result0__1_8\ : in STD_LOGIC;
    \out_reg[9]_0\ : in STD_LOGIC;
    \out_reg[11]\ : in STD_LOGIC;
    \result0__1_9\ : in STD_LOGIC;
    \out_reg[7]_0\ : in STD_LOGIC;
    \out_reg[4]_1\ : in STD_LOGIC;
    \out_reg[9]_1\ : in STD_LOGIC;
    \out_reg[9]_2\ : in STD_LOGIC;
    \result0__1_10\ : in STD_LOGIC;
    \out_reg[6]_0\ : in STD_LOGIC;
    \out_reg[3]_34\ : in STD_LOGIC;
    \out_reg[8]\ : in STD_LOGIC;
    \out_reg[8]_0\ : in STD_LOGIC;
    \out_reg[5]_1\ : in STD_LOGIC;
    \out_reg[2]_2\ : in STD_LOGIC;
    \out_reg[4]_2\ : in STD_LOGIC;
    \out_reg[1]_1\ : in STD_LOGIC;
    \out_reg[3]_35\ : in STD_LOGIC;
    \out_reg[0]_1\ : in STD_LOGIC;
    \out_reg[4]_3\ : in STD_LOGIC;
    \out_reg[4]_4\ : in STD_LOGIC;
    \out_reg[5]_2\ : in STD_LOGIC;
    \out_reg[5]_3\ : in STD_LOGIC;
    \out_reg[10]\ : in STD_LOGIC;
    \out_reg[13]_0\ : in STD_LOGIC;
    \out_reg[2]_3\ : in STD_LOGIC;
    \out_reg[2]_4\ : in STD_LOGIC;
    \out_reg[4]_5\ : in STD_LOGIC;
    \out_reg[0]_2\ : in STD_LOGIC;
    \out_reg[3]_36\ : in STD_LOGIC;
    \out_reg[1]_2\ : in STD_LOGIC;
    \out_reg[4]_6\ : in STD_LOGIC;
    en : in STD_LOGIC;
    \out_reg[29]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_5\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_5\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bus_id_ctrl_ex_aluop : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \out[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_2_n_0\ : STD_LOGIC;
  signal \out[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_4_n_0\ : STD_LOGIC;
  signal \out[0]_i_5_n_0\ : STD_LOGIC;
  signal \out[0]_i_6_n_0\ : STD_LOGIC;
  signal \out[0]_i_7_n_0\ : STD_LOGIC;
  signal \out[0]_i_8_n_0\ : STD_LOGIC;
  signal \out[0]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \^out_reg[28]\ : STD_LOGIC;
  signal \^out_reg[28]_0\ : STD_LOGIC;
  signal \out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \^out_reg[30]\ : STD_LOGIC;
  signal \^out_reg[30]_0\ : STD_LOGIC;
  signal \out_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[30]_i_15\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out[31]_i_16\ : label is "soft_lutpair6";
begin
  D(28 downto 0) <= \^d\(28 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out_reg[28]\ <= \^out_reg[28]\;
  \out_reg[28]_0\ <= \^out_reg[28]_0\;
  \out_reg[30]\ <= \^out_reg[30]\;
  \out_reg[30]_0\ <= \^out_reg[30]_0\;
\out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      I1 => \out[0]_i_3__0_n_0\,
      I2 => \out[0]_i_4_n_0\,
      I3 => \out[0]_i_5_n_0\,
      I4 => \out[0]_i_6_n_0\,
      I5 => \out[0]_i_7_n_0\,
      O => bus_alu_zero
    );
\out[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F00CCCC5F00"
    )
        port map (
      I0 => \out_reg[3]_14\,
      I1 => \out_reg[0]_i_21_n_0\,
      I2 => \out_reg[3]_15\,
      I3 => \^out_reg[28]\,
      I4 => \^out_reg[28]_0\,
      I5 => \out_reg[0]_i_23_n_0\,
      O => \out[0]_i_10__0_n_0\
    );
\out[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F00CCCC5F00"
    )
        port map (
      I0 => \out_reg[3]_22\,
      I1 => \out_reg[0]_i_25_n_0\,
      I2 => \out_reg[3]_23\,
      I3 => \^out_reg[28]\,
      I4 => \^out_reg[28]_0\,
      I5 => \out_reg[0]_i_27_n_0\,
      O => \out[0]_i_11__0_n_0\
    );
\out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \out_reg[3]_1\(0),
      I3 => \out_reg[3]_1\(1),
      O => \out[0]_i_2_n_0\
    );
\out[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^d\(4),
      I3 => \^d\(5),
      O => \out[0]_i_3__0_n_0\
    );
\out[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^out_reg[30]\,
      I1 => \^out_reg[28]\,
      I2 => \^out_reg[30]_0\,
      O => \out_reg[0]_0\
    );
\out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \out[0]_i_8_n_0\,
      I1 => \out[0]_i_9_n_0\,
      I2 => \^d\(11),
      I3 => \^d\(10),
      I4 => \^d\(13),
      I5 => \^d\(12),
      O => \out[0]_i_4_n_0\
    );
\out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out[0]_i_10__0_n_0\,
      I1 => \^d\(20),
      I2 => \^d\(19),
      I3 => \^d\(15),
      I4 => \^d\(14),
      I5 => \out[0]_i_11__0_n_0\,
      O => \out[0]_i_5_n_0\
    );
\out[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(24),
      I1 => \^d\(25),
      I2 => \^d\(22),
      I3 => \^d\(23),
      O => \out[0]_i_6_n_0\
    );
\out[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out_reg[3]_1\(2),
      I1 => \^d\(27),
      I2 => \^d\(26),
      I3 => \^d\(28),
      O => \out[0]_i_7_n_0\
    );
\out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F00CCCC5F00"
    )
        port map (
      I0 => \result0__1_3\,
      I1 => \out_reg[0]_i_13_n_0\,
      I2 => \result0__1_4\,
      I3 => \^out_reg[28]\,
      I4 => \^out_reg[28]_0\,
      I5 => \out_reg[0]_i_15_n_0\,
      O => \out[0]_i_8_n_0\
    );
\out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0FF3333A0FF"
    )
        port map (
      I0 => \result0__1_6\,
      I1 => \out_reg[0]_i_17_n_0\,
      I2 => \result0__1_7\,
      I3 => \^out_reg[28]\,
      I4 => \^out_reg[28]_0\,
      I5 => \out_reg[0]_i_19_n_0\,
      O => \out[0]_i_9_n_0\
    );
\out[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_33\,
      I1 => \out_reg[10]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_8\,
      I5 => \^out_reg[30]\,
      O => \^d\(8)
    );
\out[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_32\,
      I1 => \out_reg[11]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_5\,
      I5 => \^out_reg[30]\,
      O => \^d\(9)
    );
\out[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_31\,
      I1 => \out_reg[12]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_2\,
      I5 => \^out_reg[30]\,
      O => \^d\(10)
    );
\out[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[13]\,
      I1 => \out_reg[3]_30\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_1\,
      I5 => \^out_reg[30]\,
      O => \^d\(11)
    );
\out[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_28\,
      I1 => \out_reg[3]_29\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_0\,
      I5 => \^out_reg[30]\,
      O => \^d\(12)
    );
\out[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[15]_i_2_n_0\,
      I1 => \out_reg[3]_27\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1\,
      I5 => \^out_reg[30]\,
      O => \^d\(13)
    );
\out[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[16]_i_2_n_0\,
      I1 => \out_reg[16]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_12\,
      I5 => \^out_reg[30]\,
      O => \^d\(14)
    );
\out[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[17]_i_2_n_0\,
      I1 => \out_reg[17]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_11\,
      I5 => \^out_reg[30]\,
      O => \^d\(15)
    );
\out[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_26\,
      I1 => \out_reg[18]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_10\,
      I5 => \^out_reg[30]\,
      O => \^d\(16)
    );
\out[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_24\,
      I1 => \out_reg[19]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_9\,
      I5 => \^out_reg[30]\,
      O => \^d\(17)
    );
\out[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[20]_i_2_n_0\,
      I1 => \out_reg[20]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_8\,
      I5 => \^out_reg[30]\,
      O => \^d\(18)
    );
\out[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[21]_i_2_n_0\,
      I1 => \out_reg[21]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_7\,
      I5 => \^out_reg[30]\,
      O => \^d\(19)
    );
\out[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[22]_i_2_n_0\,
      I1 => \out_reg[3]_17\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_6\,
      I5 => \^out_reg[30]\,
      O => \^d\(20)
    );
\out[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[23]_i_2_n_0\,
      I1 => \out_reg[3]_16\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_5\,
      I5 => \^out_reg[30]\,
      O => \^d\(21)
    );
\out[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_8\,
      I1 => \out_reg[3]_9\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_4\,
      I5 => \^out_reg[30]\,
      O => \^d\(22)
    );
\out[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[25]_i_2_n_0\,
      I1 => \out_reg[3]_7\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_3\,
      I5 => \^out_reg[30]\,
      O => \^d\(23)
    );
\out[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[26]_i_2_n_0\,
      I1 => \out_reg[3]_6\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_2\,
      I5 => \^out_reg[30]\,
      O => \^d\(24)
    );
\out[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[27]_i_2_n_0\,
      I1 => \out_reg[3]_5\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_1\,
      I5 => \^out_reg[30]\,
      O => \^d\(25)
    );
\out[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[3]_4\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__2_0\,
      I5 => \^out_reg[30]\,
      O => \^d\(26)
    );
\out[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => bus_id_ctrl_ex_aluop(1),
      I2 => \out_reg[3]_36\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^out_reg[28]_0\
    );
\out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFDFAFDFAFDFAFF"
    )
        port map (
      I0 => bus_id_ctrl_ex_aluop(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \out_reg[1]_2\,
      I5 => \out_reg[4]_6\,
      O => \^out_reg[28]\
    );
\out[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[2]_i_2_n_0\,
      I1 => \out_reg[3]_18\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[2]_0\,
      O => \^d\(0)
    );
\out[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_ctrl_ex_aluop(1),
      I2 => \^q\(0),
      O => \out_reg[29]\
    );
\out[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
        port map (
      I0 => bus_mux2(0),
      I1 => \^out_reg[30]\,
      I2 => \out_reg[3]_2\,
      I3 => \result0__2\(0),
      I4 => \^out_reg[30]_0\,
      I5 => \out_reg[30]_i_4_n_0\,
      O => \^d\(27)
    );
\out[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5014500450145014"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => bus_id_ctrl_ex_aluop(1),
      I3 => \^q\(1),
      I4 => \out_reg[5]\,
      I5 => \out_reg[3]_0\,
      O => \^out_reg[30]\
    );
\out[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_ctrl_ex_aluop(1),
      O => \out_reg[29]_1\
    );
\out[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => bus_id_ctrl_ex_aluop(1),
      I2 => \^q\(1),
      O => \out_reg[29]_0\
    );
\out[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \out_reg[4]_5\,
      I1 => \out_reg[0]_2\,
      I2 => bus_id_ctrl_ex_aluop(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \^out_reg[30]_0\
    );
\out[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[3]_i_2_n_0\,
      I1 => \out_reg[3]_10\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[3]_11\,
      O => \^d\(1)
    );
\out[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[4]_i_2_n_0\,
      I1 => \out_reg[3]_21\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[4]\,
      O => \^d\(2)
    );
\out[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[5]_i_2_n_0\,
      I1 => \out_reg[5]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[5]_0\,
      O => \^d\(3)
    );
\out[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[3]_20\,
      I1 => \out_reg[6]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[6]\,
      O => \^d\(4)
    );
\out[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \out_reg[3]_19\,
      I1 => \out_reg[7]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \out_reg[7]\,
      O => \^d\(5)
    );
\out[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[8]_i_2_n_0\,
      I1 => \out_reg[8]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_10\,
      I5 => \^out_reg[30]\,
      O => \^d\(6)
    );
\out[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFC0A0C0"
    )
        port map (
      I0 => \out_reg[9]_i_2_n_0\,
      I1 => \out_reg[9]_i_3_n_0\,
      I2 => \^out_reg[28]_0\,
      I3 => \^out_reg[28]\,
      I4 => \result0__1_9\,
      I5 => \^out_reg[30]\,
      O => \^d\(7)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[29]_2\(0),
      Q => \^q\(0)
    );
\out_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[11]_i_3_n_0\,
      I1 => \out_reg[3]_32\,
      O => \out_reg[0]_i_13_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[8]_i_3_n_0\,
      I1 => \out_reg[8]_i_2_n_0\,
      O => \out_reg[0]_i_15_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[10]_i_3_n_0\,
      I1 => \out_reg[3]_33\,
      O => \out_reg[0]_i_17_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[9]_i_3_n_0\,
      I1 => \out_reg[9]_i_2_n_0\,
      O => \out_reg[0]_i_19_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[3]_16\,
      I1 => \out_reg[23]_i_2_n_0\,
      O => \out_reg[0]_i_21_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[20]_i_3_n_0\,
      I1 => \out_reg[20]_i_2_n_0\,
      O => \out_reg[0]_i_23_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[19]_i_3_n_0\,
      I1 => \out_reg[3]_24\,
      O => \out_reg[0]_i_25_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[18]_i_3_n_0\,
      I1 => \out_reg[3]_26\,
      O => \out_reg[0]_i_27_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[9]_0\,
      I1 => \out_reg[11]\,
      O => \out_reg[10]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[9]\,
      I1 => \out_reg[12]\,
      O => \out_reg[11]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[10]\,
      I1 => \out_reg[13]_0\,
      O => \out_reg[12]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[15]_0\,
      I1 => \out_reg[15]_1\,
      O => \out_reg[15]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[16]\,
      I1 => \out_reg[16]_0\,
      O => \out_reg[16]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[14]\,
      I1 => \out_reg[31]_8\,
      O => \out_reg[16]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[17]\,
      I1 => \out_reg[17]_0\,
      O => \out_reg[17]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[15]\,
      I1 => \out_reg[31]_7\,
      O => \out_reg[17]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[2]_1\,
      I1 => \out_reg[31]_6\,
      O => \out_reg[18]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[3]_25\,
      I1 => \out_reg[31]_5\,
      O => \out_reg[19]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[29]_2\(1),
      Q => bus_id_ctrl_ex_aluop(1)
    );
\out_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[20]\,
      I1 => \out_reg[20]_0\,
      O => \out_reg[20]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[4]_0\,
      I1 => \out_reg[31]_4\,
      O => \out_reg[20]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[21]\,
      I1 => \out_reg[21]_0\,
      O => \out_reg[21]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[31]_2\,
      I1 => \out_reg[31]_3\,
      O => \out_reg[21]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[22]\,
      I1 => \out_reg[22]_0\,
      O => \out_reg[22]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[23]\,
      I1 => \out_reg[23]_0\,
      O => \out_reg[23]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[25]\,
      I1 => \out_reg[25]_0\,
      O => \out_reg[25]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[26]\,
      I1 => \out_reg[26]_0\,
      O => \out_reg[26]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[27]\,
      I1 => \out_reg[27]_0\,
      O => \out_reg[27]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[29]_2\(2),
      Q => \^q\(1)
    );
\out_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[2]_3\,
      I1 => \out_reg[2]_4\,
      O => \out_reg[2]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[30]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[30]_i_8_n_0\,
      I1 => \out_reg[30]_i_9_n_0\,
      O => \out_reg[30]_i_4_n_0\,
      S => \^out_reg[28]\
    );
\out_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[31]_0\,
      I1 => \out_reg[31]_1\,
      O => \out_reg[30]_i_8_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[30]_1\,
      I1 => \out_reg[30]_2\,
      O => \out_reg[30]_i_9_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[1]_0\,
      I1 => \out_reg[31]\,
      O => \^d\(28),
      S => \^out_reg[30]_0\
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[29]_2\(3),
      Q => \^q\(2)
    );
\out_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[3]_12\,
      I1 => \out_reg[3]_13\,
      O => \out_reg[3]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[4]_3\,
      I1 => \out_reg[4]_4\,
      O => \out_reg[4]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[5]_2\,
      I1 => \out_reg[5]_3\,
      O => \out_reg[5]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[3]_35\,
      I1 => \out_reg[0]_1\,
      O => \out_reg[5]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[4]_2\,
      I1 => \out_reg[1]_1\,
      O => \out_reg[6]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[5]_1\,
      I1 => \out_reg[2]_2\,
      O => \out_reg[7]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[8]\,
      I1 => \out_reg[8]_0\,
      O => \out_reg[8]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[6]_0\,
      I1 => \out_reg[3]_34\,
      O => \out_reg[8]_i_3_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[9]_1\,
      I1 => \out_reg[9]_2\,
      O => \out_reg[9]_i_2_n_0\,
      S => \^out_reg[30]\
    );
\out_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out_reg[7]_0\,
      I1 => \out_reg[4]_1\,
      O => \out_reg[9]_i_3_n_0\,
      S => \^out_reg[30]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized1\ is
  port (
    bus_id_instr_5_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[0]_0\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[0]_1\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[0]_2\ : out STD_LOGIC;
    \out_reg[0]_3\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[0]_4\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[0]_5\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    result0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[29]_1\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC;
    \out_reg[31]_0\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[2]_0\ : out STD_LOGIC;
    \out_reg[7]_0\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[4]_0\ : out STD_LOGIC;
    \out_reg[3]_1\ : out STD_LOGIC;
    \out_reg[2]_1\ : out STD_LOGIC;
    \out_reg[21]_0\ : out STD_LOGIC;
    \out_reg[20]_0\ : out STD_LOGIC;
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[17]_0\ : out STD_LOGIC;
    \out_reg[16]_0\ : out STD_LOGIC;
    \out_reg[7]_1\ : out STD_LOGIC;
    \out_reg[5]_1\ : out STD_LOGIC;
    \out_reg[4]_1\ : out STD_LOGIC;
    \out_reg[3]_2\ : out STD_LOGIC;
    \out_reg[4]_2\ : out STD_LOGIC;
    \out_reg[5]_2\ : out STD_LOGIC;
    \out_reg[6]_0\ : out STD_LOGIC;
    \out_reg[8]_0\ : out STD_LOGIC;
    \out_reg[9]_0\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[2]_2\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[28]_0\ : out STD_LOGIC;
    \out_reg[28]_1\ : out STD_LOGIC;
    \out_reg[30]_1\ : out STD_LOGIC;
    \out_reg[30]_2\ : out STD_LOGIC;
    \out_reg[28]_2\ : out STD_LOGIC;
    \out_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \out_reg[0]_rep\ : in STD_LOGIC;
    \out_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[31]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    bus_mux2 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \out_reg[3]_3\ : in STD_LOGIC;
    \out_reg[31]_3\ : in STD_LOGIC;
    \result0__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[28]_3\ : in STD_LOGIC;
    \out_reg[27]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[26]_0\ : in STD_LOGIC;
    \out_reg[4]_3\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_reg[3]_4\ : in STD_LOGIC;
    \out_reg[3]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[2]_3\ : in STD_LOGIC;
    \out_reg[1]_0\ : in STD_LOGIC;
    bus_id_instr_10_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[3]_6\ : in STD_LOGIC;
    \out_reg[0]_8\ : in STD_LOGIC;
    \out_reg[3]_7\ : in STD_LOGIC;
    \out_reg[1]_1\ : in STD_LOGIC;
    \out_reg[0]_rep__0\ : in STD_LOGIC;
    \out_reg[3]_8\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[30]_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_reg[29]_2\ : in STD_LOGIC;
    \out_reg[23]_0\ : in STD_LOGIC;
    \out_reg[31]_4\ : in STD_LOGIC;
    \out_reg[30]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result0__2_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[10]_0\ : in STD_LOGIC;
    \result0__1\ : in STD_LOGIC;
    \result0__1_0\ : in STD_LOGIC;
    \result0__1_1\ : in STD_LOGIC;
    \out_reg[1]_2\ : in STD_LOGIC;
    \out_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[2]_4\ : in STD_LOGIC;
    \out_reg[3]_9\ : in STD_LOGIC;
    \out_reg[0]_9\ : in STD_LOGIC;
    \out_reg[3]_10\ : in STD_LOGIC;
    \out_reg[5]_3\ : in STD_LOGIC;
    \out_reg[3]_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized1\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized1\ is
  signal \^bus_id_instr_5_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \out[0]_i_10_n_0\ : STD_LOGIC;
  signal \out[0]_i_11_n_0\ : STD_LOGIC;
  signal \out[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \out[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_10_n_0\ : STD_LOGIC;
  signal \out[1]_i_3_n_0\ : STD_LOGIC;
  signal \out[1]_i_4_n_0\ : STD_LOGIC;
  signal \out[1]_i_7_n_0\ : STD_LOGIC;
  signal \out[1]_i_8_n_0\ : STD_LOGIC;
  signal \out[1]_i_9_n_0\ : STD_LOGIC;
  signal \out[28]_i_5_n_0\ : STD_LOGIC;
  signal \out[28]_i_6_n_0\ : STD_LOGIC;
  signal \out[29]_i_16_n_0\ : STD_LOGIC;
  signal \out[29]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[29]_i_8_n_0\ : STD_LOGIC;
  signal \out[2]_i_7_n_0\ : STD_LOGIC;
  signal \out[2]_i_8_n_0\ : STD_LOGIC;
  signal \out[2]_i_9_n_0\ : STD_LOGIC;
  signal \out[30]_i_10_n_0\ : STD_LOGIC;
  signal \out[30]_i_12_n_0\ : STD_LOGIC;
  signal \out[30]_i_14_n_0\ : STD_LOGIC;
  signal \out[30]_i_16_n_0\ : STD_LOGIC;
  signal \out[30]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[30]_i_18_n_0\ : STD_LOGIC;
  signal \out[30]_i_19_n_0\ : STD_LOGIC;
  signal \out[31]_i_11_n_0\ : STD_LOGIC;
  signal \out[31]_i_12_n_0\ : STD_LOGIC;
  signal \out[31]_i_13_n_0\ : STD_LOGIC;
  signal \out[31]_i_15_n_0\ : STD_LOGIC;
  signal \out[31]_i_19_n_0\ : STD_LOGIC;
  signal \out[3]_i_7_n_0\ : STD_LOGIC;
  signal \out[3]_i_8_n_0\ : STD_LOGIC;
  signal \out[3]_i_9_n_0\ : STD_LOGIC;
  signal \out[4]_i_7_n_0\ : STD_LOGIC;
  signal \out[4]_i_8_n_0\ : STD_LOGIC;
  signal \out[4]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \^out_reg[29]\ : STD_LOGIC;
  signal \^out_reg[29]_0\ : STD_LOGIC;
  signal \^out_reg[31]\ : STD_LOGIC;
  signal \out_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \^result0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[0]_i_1__8\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \out[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \out[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out[17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out[18]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out[19]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out[1]_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out[20]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out[22]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out[23]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \out[24]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out[25]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \out[26]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \out[27]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out[28]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out[29]_i_17__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \out[29]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \out[2]_i_1__3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \out[30]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \out[30]_i_14\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \out[30]_i_16\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \out[30]_i_19\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out[30]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \out[31]_i_19\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out[31]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out[3]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \out[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out[9]_i_1\ : label is "soft_lutpair14";
begin
  bus_id_instr_5_0(5 downto 0) <= \^bus_id_instr_5_0\(5 downto 0);
  \out_reg[29]\ <= \^out_reg[29]\;
  \out_reg[29]_0\ <= \^out_reg[29]_0\;
  \out_reg[31]\ <= \^out_reg[31]\;
  result0(5 downto 0) <= \^result0\(5 downto 0);
\i__carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(5),
      I3 => \out_reg[31]_2\(5),
      O => \out_reg[7]\(1)
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(4),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(4),
      I3 => \out_reg[31]_2\(4),
      O => \out_reg[7]\(0)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(3),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(3),
      I3 => \out_reg[31]_2\(3),
      O => S(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => \^result0\(5),
      I1 => \out_reg[31]_2\(5),
      I2 => \out_reg[31]_2\(4),
      I3 => \^bus_id_instr_5_0\(4),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[10]\(4),
      O => DI(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(5),
      I3 => \out_reg[31]_2\(5),
      I4 => \^result0\(4),
      I5 => \out_reg[31]_2\(4),
      O => \out_reg[0]_6\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(2),
      I3 => \out_reg[31]_2\(2),
      O => S(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => \^result0\(3),
      I1 => \out_reg[31]_2\(3),
      I2 => \out_reg[31]_2\(2),
      I3 => \^bus_id_instr_5_0\(2),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[10]\(2),
      O => DI(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(2),
      I3 => \out_reg[31]_2\(2),
      I4 => \^result0\(3),
      I5 => \out_reg[31]_2\(3),
      O => \out_reg[0]_6\(1)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(1),
      I3 => \out_reg[31]_2\(1),
      O => S(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B222B2B2B222222"
    )
        port map (
      I0 => \^result0\(1),
      I1 => \out_reg[31]_2\(1),
      I2 => \out_reg[31]_2\(0),
      I3 => \^bus_id_instr_5_0\(0),
      I4 => \out_reg[0]_rep__0\,
      I5 => \out_reg[10]\(0),
      O => DI(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \^result0\(1),
      I1 => \out_reg[31]_2\(1),
      I2 => \^bus_id_instr_5_0\(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \out_reg[10]\(0),
      I5 => \out_reg[31]_2\(0),
      O => \out_reg[0]_6\(0)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(0),
      I1 => \out_reg[0]_rep\,
      I2 => \out_reg[10]\(0),
      I3 => \out_reg[31]_2\(0),
      O => S(0)
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(5),
      I3 => \out_reg[31]_2\(5),
      I4 => \^result0\(4),
      I5 => \out_reg[31]_2\(4),
      O => \out_reg[0]_7\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(2),
      I3 => \out_reg[31]_2\(2),
      I4 => \^result0\(3),
      I5 => \out_reg[31]_2\(3),
      O => \out_reg[0]_7\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \^result0\(1),
      I1 => \out_reg[31]_2\(1),
      I2 => \^bus_id_instr_5_0\(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \out_reg[10]\(0),
      I5 => \out_reg[31]_2\(0),
      O => \out_reg[0]_7\(0)
    );
\out[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FBCBC80"
    )
        port map (
      I0 => \out_reg[30]_3\(0),
      I1 => \^out_reg[29]\,
      I2 => \^out_reg[29]_0\,
      I3 => \out_reg[31]_2\(0),
      I4 => \^result0\(0),
      O => \out[0]_i_10_n_0\
    );
\out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B833B833B800"
    )
        port map (
      I0 => CO(0),
      I1 => \^out_reg[29]\,
      I2 => data5(0),
      I3 => \^out_reg[29]_0\,
      I4 => \out_reg[31]_2\(0),
      I5 => \^result0\(0),
      O => \out[0]_i_11_n_0\
    );
\out[0]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[3]_4\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(3),
      I4 => \^out_reg[29]_0\,
      I5 => P(5),
      O => \out_reg[0]_5\
    );
\out[0]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[4]_3\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(4),
      I4 => \^out_reg[29]_0\,
      I5 => P(6),
      O => \out_reg[0]_4\
    );
\out[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \out[0]_i_2__1_n_0\,
      I1 => \out_reg[3]_8\,
      I2 => \out[0]_i_4__0_n_0\,
      I3 => \out_reg[0]_i_5_n_0\,
      I4 => \out_reg[3]_7\,
      O => D(0)
    );
\out[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_7\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(0)
    );
\out[0]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[31]_3\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(16),
      I4 => \^out_reg[29]_0\,
      I5 => \result0__2\(1),
      O => \out_reg[0]_0\
    );
\out[0]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[28]_3\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(14),
      I4 => \^out_reg[29]_0\,
      I5 => \result0__2\(0),
      O => \out_reg[0]_1\
    );
\out[0]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[27]_0\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(13),
      I4 => \^out_reg[29]_0\,
      I5 => O(1),
      O => \out_reg[0]_2\
    );
\out[0]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \out_reg[3]_3\,
      I1 => \out_reg[26]_0\,
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(12),
      I4 => \^out_reg[29]_0\,
      I5 => O(0),
      O => \out_reg[0]_3\
    );
\out[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => P(0),
      I1 => \^result0\(2),
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(1),
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(1),
      O => \out[0]_i_2__1_n_0\
    );
\out[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000000000"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => \out_reg[3]_3\,
      I3 => \out_reg[31]_2\(0),
      I4 => \out_reg[10]_0\,
      I5 => \out_reg[1]_2\,
      O => \out[0]_i_4__0_n_0\
    );
\out[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \out_reg[31]_5\(0),
      I1 => \^out_reg[29]_0\,
      I2 => \^out_reg[29]\,
      O => \out[0]_i_8__0_n_0\
    );
\out[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => bus_mux2(1),
      I1 => \^result0\(1),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => \^result0\(2),
      O => \out[0]_i_9__0_n_0\
    );
\out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_5\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(10)
    );
\out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_5\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(11)
    );
\out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_4\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(12)
    );
\out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(7),
      I1 => \out_reg[0]_rep__0\,
      I2 => bus_id_instr_10_6(1),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => bus_mux2(4),
      O => \out_reg[12]\
    );
\out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_4\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(13)
    );
\out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_4\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(14)
    );
\out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_4\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(15)
    );
\out[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(7),
      I3 => \out_reg[31]_2\(10),
      I4 => data5(7),
      O => \out_reg[15]\
    );
\out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_3\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(16)
    );
\out[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(8),
      I3 => \out_reg[31]_2\(11),
      I4 => data5(8),
      O => \out_reg[16]\
    );
\out[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => bus_mux2(6),
      I1 => \^result0\(0),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(7),
      O => \out_reg[16]_0\
    );
\out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_3\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(17)
    );
\out[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(9),
      I3 => \out_reg[31]_2\(12),
      I4 => data5(9),
      O => \out_reg[17]\
    );
\out[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => bus_mux2(7),
      I1 => \^result0\(1),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(8),
      O => \out_reg[17]_0\
    );
\out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_3\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(18)
    );
\out[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(2),
      I1 => bus_mux2(8),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(9),
      O => \out_reg[18]\
    );
\out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_3\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(19)
    );
\out[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(3),
      I1 => bus_mux2(9),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(10),
      O => \out_reg[19]\
    );
\out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(1),
      I1 => \^result0\(3),
      I2 => \^out_reg[29]\,
      I3 => \^result0\(2),
      I4 => bus_mux2(2),
      I5 => \^out_reg[29]_0\,
      O => \out[1]_i_10_n_0\
    );
\out[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0BFB0"
    )
        port map (
      I0 => \out_reg[0]_8\,
      I1 => \out[1]_i_3_n_0\,
      I2 => \out_reg[3]_7\,
      I3 => \out_reg[1]_1\,
      I4 => \out[1]_i_4_n_0\,
      O => D(1)
    );
\out[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_7\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(1)
    );
\out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCDCDCFFFFDFD"
    )
        port map (
      I0 => \out[1]_i_7_n_0\,
      I1 => \out_reg[1]_1\,
      I2 => \out_reg[3]_3\,
      I3 => \out[1]_i_8_n_0\,
      I4 => \^out_reg[29]\,
      I5 => \out[1]_i_9_n_0\,
      O => \out[1]_i_3_n_0\
    );
\out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \out[1]_i_10_n_0\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(1),
      I5 => \^out_reg[29]_0\,
      O => \out[1]_i_4_n_0\
    );
\out[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^out_reg[29]_0\,
      I1 => \out_reg[10]\(0),
      I2 => \out_reg[0]_rep__0\,
      I3 => \^bus_id_instr_5_0\(0),
      O => \out[1]_i_7_n_0\
    );
\out[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[10]\(2),
      I2 => bus_id_instr_10_6(0),
      I3 => \out_reg[0]_rep__0\,
      I4 => \out_reg[10]\(6),
      I5 => \^out_reg[29]_0\,
      O => \out[1]_i_8_n_0\
    );
\out[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^out_reg[29]_0\,
      I1 => \out_reg[10]\(3),
      I2 => \out_reg[0]_rep__0\,
      I3 => \^bus_id_instr_5_0\(3),
      O => \out[1]_i_9_n_0\
    );
\out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_2\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(20)
    );
\out[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(12),
      I3 => \out_reg[31]_2\(13),
      I4 => data5(10),
      O => \out_reg[20]\
    );
\out[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(4),
      I1 => bus_mux2(10),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(11),
      O => \out_reg[20]_0\
    );
\out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_2\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(21)
    );
\out[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(13),
      I3 => \out_reg[31]_2\(14),
      I4 => data5(11),
      O => \out_reg[21]\
    );
\out[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => bus_mux2(11),
      I1 => \^result0\(5),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(12),
      O => \out_reg[21]_0\
    );
\out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_2\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(22)
    );
\out[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(14),
      I3 => \out_reg[31]_2\(15),
      I4 => data5(12),
      O => \out_reg[22]\
    );
\out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_2\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(23)
    );
\out[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(15),
      I3 => \out_reg[31]_2\(16),
      I4 => data5(13),
      O => \out_reg[23]\
    );
\out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_1\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(24)
    );
\out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_1\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(25)
    );
\out[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => \out_reg[31]_2\(17),
      I3 => bus_mux2(16),
      I4 => data5(14),
      O => \out_reg[25]\
    );
\out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_1\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(26)
    );
\out[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => \out_reg[31]_2\(18),
      I3 => bus_mux2(17),
      I4 => data5(15),
      O => \out_reg[26]\
    );
\out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_1\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(27)
    );
\out[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => \out_reg[31]_2\(19),
      I3 => bus_mux2(18),
      I4 => data5(16),
      O => \out_reg[27]\
    );
\out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_0\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(28)
    );
\out[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \out_reg[30]_3\(1),
      I1 => \^out_reg[29]\,
      I2 => \out_reg[30]_4\(0),
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(19),
      I5 => \out_reg[31]_2\(20),
      O => \out[28]_i_5_n_0\
    );
\out[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => \out_reg[31]_2\(20),
      I3 => bus_mux2(19),
      I4 => data5(17),
      O => \out[28]_i_6_n_0\
    );
\out[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA0AA2AA"
    )
        port map (
      I0 => \out[29]_i_16_n_0\,
      I1 => \out_reg[3]_10\,
      I2 => \^bus_id_instr_5_0\(3),
      I3 => \^bus_id_instr_5_0\(1),
      I4 => \^bus_id_instr_5_0\(4),
      I5 => \out[29]_i_17__0_n_0\,
      O => \out_reg[28]_0\
    );
\out[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \^bus_id_instr_5_0\(0),
      I2 => \^bus_id_instr_5_0\(2),
      I3 => \^bus_id_instr_5_0\(3),
      I4 => \^bus_id_instr_5_0\(4),
      I5 => \^bus_id_instr_5_0\(5),
      O => \out_reg[28]_2\
    );
\out[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \out_reg[3]_10\,
      I1 => \^bus_id_instr_5_0\(4),
      I2 => \^bus_id_instr_5_0\(3),
      I3 => \^bus_id_instr_5_0\(5),
      I4 => \^bus_id_instr_5_0\(2),
      I5 => \^bus_id_instr_5_0\(0),
      O => \out_reg[28]_1\
    );
\out[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(0),
      I1 => \^bus_id_instr_5_0\(2),
      I2 => \^bus_id_instr_5_0\(1),
      I3 => \^bus_id_instr_5_0\(3),
      I4 => \^bus_id_instr_5_0\(5),
      I5 => \^bus_id_instr_5_0\(4),
      O => \out[29]_i_16_n_0\
    );
\out[29]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \^bus_id_instr_5_0\(2),
      I2 => \^bus_id_instr_5_0\(0),
      O => \out[29]_i_17__0_n_0\
    );
\out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_0\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(29)
    );
\out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \out_reg[29]_2\,
      I1 => \^out_reg[29]_0\,
      I2 => data5(18),
      I3 => \^out_reg[29]\,
      I4 => \out_reg[3]_3\,
      I5 => \out[29]_i_8_n_0\,
      O => \out_reg[29]_1\
    );
\out[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \out_reg[30]_3\(2),
      I1 => \^out_reg[29]\,
      I2 => \out_reg[30]_4\(1),
      I3 => \^out_reg[29]_0\,
      I4 => \out_reg[31]_2\(21),
      I5 => bus_mux2(20),
      O => \out[29]_i_8_n_0\
    );
\out[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_7\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(2)
    );
\out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \out[2]_i_9_n_0\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(2),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[2]_0\
    );
\out[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \^result0\(2),
      I1 => \out_reg[31]_2\(2),
      I2 => \^out_reg[29]_0\,
      I3 => data5(1),
      I4 => \^out_reg[29]\,
      O => \out_reg[2]_2\
    );
\out[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(0),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(1),
      O => \out[2]_i_7_n_0\
    );
\out[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => bus_mux2(3),
      I1 => \^result0\(3),
      I2 => \^out_reg[29]\,
      I3 => \^result0\(4),
      I4 => \^out_reg[29]_0\,
      O => \out[2]_i_8_n_0\
    );
\out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => P(2),
      I1 => \^result0\(4),
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(3),
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(3),
      O => \out[2]_i_9_n_0\
    );
\out[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(3),
      I1 => \^bus_id_instr_5_0\(1),
      I2 => \^bus_id_instr_5_0\(2),
      I3 => \^bus_id_instr_5_0\(0),
      O => \out[30]_i_10_n_0\
    );
\out[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \^bus_id_instr_5_0\(0),
      I2 => \^bus_id_instr_5_0\(2),
      I3 => \^bus_id_instr_5_0\(4),
      I4 => \^bus_id_instr_5_0\(3),
      I5 => \^bus_id_instr_5_0\(5),
      O => \out[30]_i_12_n_0\
    );
\out[30]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \^bus_id_instr_5_0\(0),
      O => \out[30]_i_14_n_0\
    );
\out[30]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02400000"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \^bus_id_instr_5_0\(0),
      I2 => \^bus_id_instr_5_0\(4),
      I3 => \^bus_id_instr_5_0\(5),
      I4 => \^bus_id_instr_5_0\(3),
      O => \out[30]_i_16_n_0\
    );
\out[30]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554454455545554"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \out_reg[1]_0\,
      I2 => \^bus_id_instr_5_0\(0),
      I3 => bus_id_instr_10_6(1),
      I4 => \out_reg[3]_6\,
      I5 => \^bus_id_instr_5_0\(1),
      O => \out[30]_i_17__0_n_0\
    );
\out[30]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(4),
      I1 => \^bus_id_instr_5_0\(3),
      I2 => \out_reg[5]_3\,
      I3 => \^bus_id_instr_5_0\(1),
      I4 => \^bus_id_instr_5_0\(0),
      O => \out[30]_i_18_n_0\
    );
\out[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[3]_5\(1),
      O => \out[30]_i_19_n_0\
    );
\out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_0\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(30)
    );
\out[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \out_reg[30]_3\(3),
      I1 => \^out_reg[29]\,
      I2 => \out_reg[30]_4\(2),
      I3 => \^out_reg[29]_0\,
      I4 => \out_reg[31]_2\(22),
      I5 => bus_mux2(21),
      O => \out_reg[30]\
    );
\out[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^out_reg[29]_0\,
      I1 => \^out_reg[29]\,
      O => \^out_reg[31]\
    );
\out[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4041"
    )
        port map (
      I0 => \out[30]_i_10_n_0\,
      I1 => \^bus_id_instr_5_0\(5),
      I2 => \^bus_id_instr_5_0\(4),
      I3 => \out_reg[3]_6\,
      I4 => \out[30]_i_12_n_0\,
      O => \out_reg[30]_1\
    );
\out[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF3DFFFF"
    )
        port map (
      I0 => \out_reg[3]_10\,
      I1 => \^bus_id_instr_5_0\(3),
      I2 => \^bus_id_instr_5_0\(5),
      I3 => \^bus_id_instr_5_0\(2),
      I4 => \out[30]_i_14_n_0\,
      I5 => \^bus_id_instr_5_0\(4),
      O => \out_reg[30]_2\
    );
\out[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444454545455"
    )
        port map (
      I0 => \out_reg[3]_5\(2),
      I1 => \out_reg[2]_3\,
      I2 => \out[30]_i_16_n_0\,
      I3 => \out[30]_i_17__0_n_0\,
      I4 => \out[30]_i_18_n_0\,
      I5 => \out[30]_i_19_n_0\,
      O => \^out_reg[29]_0\
    );
\out[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8CCB800"
    )
        port map (
      I0 => \out_reg[30]_3\(4),
      I1 => \^out_reg[29]\,
      I2 => \out_reg[30]_4\(3),
      I3 => \^out_reg[29]_0\,
      I4 => \out_reg[31]_2\(23),
      I5 => bus_mux2(22),
      O => \out[31]_i_11_n_0\
    );
\out[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => bus_mux2(22),
      I1 => \out_reg[31]_2\(23),
      I2 => \^out_reg[29]_0\,
      I3 => data5(19),
      I4 => \^out_reg[29]\,
      O => \out[31]_i_12_n_0\
    );
\out[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000000000E2"
    )
        port map (
      I0 => \out_reg[0]_9\,
      I1 => \^bus_id_instr_5_0\(1),
      I2 => \out_reg[3]_11\,
      I3 => \out[31]_i_19_n_0\,
      I4 => \^bus_id_instr_5_0\(3),
      I5 => \^bus_id_instr_5_0\(5),
      O => \out[31]_i_13_n_0\
    );
\out[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000003038"
    )
        port map (
      I0 => \out_reg[0]_9\,
      I1 => \^bus_id_instr_5_0\(1),
      I2 => \^bus_id_instr_5_0\(5),
      I3 => \^bus_id_instr_5_0\(2),
      I4 => \^bus_id_instr_5_0\(4),
      I5 => \^bus_id_instr_5_0\(3),
      O => \out[31]_i_15_n_0\
    );
\out[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \^bus_id_instr_5_0\(4),
      O => \out[31]_i_19_n_0\
    );
\out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_0\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(31)
    );
\out[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \out_reg[31]_i_7_n_0\,
      I1 => \out_reg[1]_1\,
      I2 => \out_reg[23]_0\,
      I3 => \^out_reg[29]\,
      I4 => \out_reg[3]_3\,
      I5 => \out_reg[31]_4\,
      O => \out_reg[31]_0\
    );
\out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFEFFFFFFDFF"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(0),
      I1 => \^bus_id_instr_5_0\(2),
      I2 => \^bus_id_instr_5_0\(5),
      I3 => \^bus_id_instr_5_0\(1),
      I4 => \^bus_id_instr_5_0\(3),
      I5 => \^bus_id_instr_5_0\(4),
      O => \out_reg[30]_0\
    );
\out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF3202"
    )
        port map (
      I0 => \out[31]_i_13_n_0\,
      I1 => \out_reg[2]_4\,
      I2 => \^bus_id_instr_5_0\(0),
      I3 => \out[31]_i_15_n_0\,
      I4 => \out_reg[3]_5\(0),
      I5 => \out_reg[3]_9\,
      O => \^out_reg[29]\
    );
\out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_7\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(3)
    );
\out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \out[3]_i_9_n_0\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(3),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[3]_1\
    );
\out[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \^result0\(3),
      I1 => \out_reg[31]_2\(3),
      I2 => \^out_reg[29]_0\,
      I3 => data5(2),
      I4 => \^out_reg[29]\,
      O => \out_reg[3]_0\
    );
\out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(1),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(2),
      O => \out[3]_i_7_n_0\
    );
\out[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(4),
      I1 => bus_mux2(4),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => \^result0\(5),
      O => \out[3]_i_8_n_0\
    );
\out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(3),
      I1 => \^result0\(5),
      I2 => \^out_reg[29]\,
      I3 => \^result0\(4),
      I4 => bus_mux2(4),
      I5 => \^out_reg[29]_0\,
      O => \out[3]_i_9_n_0\
    );
\out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_6\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(4)
    );
\out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \out[4]_i_9_n_0\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(4),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[4]_0\
    );
\out[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \^result0\(4),
      I1 => \out_reg[31]_2\(4),
      I2 => \^out_reg[29]_0\,
      I3 => data5(3),
      I4 => \^out_reg[29]\,
      O => \out_reg[4]_2\
    );
\out[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(2),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(3),
      O => \out[4]_i_7_n_0\
    );
\out[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \^result0\(5),
      I1 => bus_mux2(5),
      I2 => \^out_reg[29]\,
      I3 => \^out_reg[29]_0\,
      I4 => bus_mux2(0),
      O => \out[4]_i_8_n_0\
    );
\out[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => P(4),
      I1 => bus_mux2(0),
      I2 => \^out_reg[29]\,
      I3 => \^result0\(5),
      I4 => bus_mux2(5),
      I5 => \^out_reg[29]_0\,
      O => \out[4]_i_9_n_0\
    );
\out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_6\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(5)
    );
\out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \result0__1_1\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(5),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[5]_0\
    );
\out[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \^result0\(5),
      I1 => \out_reg[31]_2\(5),
      I2 => \^out_reg[29]_0\,
      I3 => data5(4),
      I4 => \^out_reg[29]\,
      O => \out_reg[5]_2\
    );
\out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \out_reg[10]\(3),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(3),
      I3 => \^out_reg[29]\,
      I4 => \^result0\(4),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[5]_1\
    );
\out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_6\(2),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(6)
    );
\out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \result0__1_0\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(6),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[6]\
    );
\out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(4),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(4),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(5),
      O => \out_reg[6]_0\
    );
\out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_6\(3),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(7)
    );
\out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD1D1D1DD"
    )
        port map (
      I0 => \result0__1\,
      I1 => \out_reg[3]_3\,
      I2 => \^out_reg[29]\,
      I3 => \out_reg[10]_0\,
      I4 => \out_reg[31]_2\(7),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[7]_0\
    );
\out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => \out_reg[10]\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \^bus_id_instr_5_0\(5),
      I3 => \^out_reg[29]\,
      I4 => \^out_reg[29]_0\,
      I5 => bus_mux2(0),
      O => \out_reg[7]_1\
    );
\out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_5\(0),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(8)
    );
\out[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(1),
      I3 => \out_reg[31]_2\(8),
      I4 => data5(5),
      O => \out_reg[8]\
    );
\out[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => bus_mux2(2),
      I1 => bus_mux2(8),
      I2 => \^out_reg[29]\,
      I3 => bus_mux2(3),
      I4 => \^out_reg[29]_0\,
      I5 => \^result0\(0),
      O => \out_reg[8]_0\
    );
\out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^out_reg[31]\,
      I1 => \result0__2_5\(1),
      I2 => \out_reg[3]_8\,
      O => \out_reg[31]_1\(9)
    );
\out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540110"
    )
        port map (
      I0 => \^out_reg[29]\,
      I1 => \^out_reg[29]_0\,
      I2 => bus_mux2(2),
      I3 => \out_reg[31]_2\(9),
      I4 => data5(6),
      O => \out_reg[9]\
    );
\out[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => bus_mux2(3),
      I1 => bus_mux2(9),
      I2 => \^out_reg[29]\,
      I3 => \^result0\(1),
      I4 => bus_mux2(4),
      I5 => \^out_reg[29]_0\,
      O => \out_reg[9]_0\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(0),
      Q => \^bus_id_instr_5_0\(0)
    );
\out_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[0]_i_6_n_0\,
      I1 => \out_reg[0]_i_7_n_0\,
      O => \out_reg[0]_i_5_n_0\,
      S => \out_reg[1]_1\
    );
\out_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_8__0_n_0\,
      I1 => \out[0]_i_9__0_n_0\,
      O => \out_reg[0]_i_6_n_0\,
      S => \out_reg[3]_3\
    );
\out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_10_n_0\,
      I1 => \out[0]_i_11_n_0\,
      O => \out_reg[0]_i_7_n_0\,
      S => \out_reg[3]_3\
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(1),
      Q => \^bus_id_instr_5_0\(1)
    );
\out_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_5_n_0\,
      I1 => \out[28]_i_6_n_0\,
      O => \out_reg[28]\,
      S => \out_reg[3]_3\
    );
\out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(2),
      Q => \^bus_id_instr_5_0\(2)
    );
\out_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_7_n_0\,
      I1 => \out[2]_i_8_n_0\,
      O => \out_reg[2]_1\,
      S => \out_reg[3]_3\
    );
\out_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_11_n_0\,
      I1 => \out[31]_i_12_n_0\,
      O => \out_reg[31]_i_7_n_0\,
      S => \out_reg[3]_3\
    );
\out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(3),
      Q => \^bus_id_instr_5_0\(3)
    );
\out_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_7_n_0\,
      I1 => \out[3]_i_8_n_0\,
      O => \out_reg[3]_2\,
      S => \out_reg[3]_3\
    );
\out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(4),
      Q => \^bus_id_instr_5_0\(4)
    );
\out_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_7_n_0\,
      I1 => \out[4]_i_8_n_0\,
      O => \out_reg[4]_1\,
      S => \out_reg[3]_3\
    );
\out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => Q(5),
      Q => \^bus_id_instr_5_0\(5)
    );
result0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(5),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(5),
      O => \^result0\(5)
    );
result0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(4),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(4),
      O => \^result0\(4)
    );
result0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(3),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(3),
      O => \^result0\(3)
    );
result0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(2),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(2),
      O => \^result0\(2)
    );
result0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(1),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(1),
      O => \^result0\(1)
    );
result0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bus_id_instr_5_0\(0),
      I1 => \out_reg[0]_rep__0\,
      I2 => \out_reg[10]\(0),
      O => \^result0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2\ is
  port (
    bus_ex_alu_zero : out STD_LOGIC;
    en : in STD_LOGIC;
    bus_alu_zero : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_alu_zero,
      Q => bus_ex_alu_zero
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_15\ is
  port (
    bus_id_ctrl_wb_regwrite : out STD_LOGIC;
    en : in STD_LOGIC;
    bus_ctrl_regwrite : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_15\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_15\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ctrl_regwrite,
      Q => bus_id_ctrl_wb_regwrite
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_2\ is
  port (
    bus_ex_ctrl_wb_regwrite : out STD_LOGIC;
    en : in STD_LOGIC;
    bus_id_ctrl_wb_regwrite : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_2\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_2\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_id_ctrl_wb_regwrite,
      Q => bus_ex_ctrl_wb_regwrite
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_28\ is
  port (
    bus_mem_ctrl_wb_regwrite : out STD_LOGIC;
    en : in STD_LOGIC;
    bus_ex_ctrl_wb_regwrite : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_28\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_28\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ex_ctrl_wb_regwrite,
      Q => bus_mem_ctrl_wb_regwrite
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_7\ is
  port (
    bus_id_ctrl_ex_alusrc : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    result0 : out STD_LOGIC;
    en : in STD_LOGIC;
    bus_ctrl_alusrc : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \out_reg[31]\ : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_7\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_7\ is
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \out_reg[0]\ : label is "out_reg[0]";
  attribute ORIG_CELL_NAME of \out_reg[0]_rep\ : label is "out_reg[0]";
  attribute ORIG_CELL_NAME of \out_reg[0]_rep__0\ : label is "out_reg[0]";
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ctrl_alusrc,
      Q => bus_id_ctrl_ex_alusrc
    );
\out_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]\,
      Q => \out_reg[29]\
    );
\out_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[31]_0\,
      Q => result0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_8\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    bus_ctrl_hilo_write : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_8\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_8\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ctrl_hilo_write,
      Q => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3\ is
  port (
    \ENA_reg[0]\ : out STD_LOGIC;
    \ENA_reg[0]_0\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ENA_reg[2]\ : out STD_LOGIC;
    \ENA_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    bus_ex_alu_zero : in STD_LOGIC;
    \out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3\ is
  signal \^ena_reg[0]_0\ : STD_LOGIC;
  signal \^out_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENA[2]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \out[2]_i_1__1\ : label is "soft_lutpair5";
begin
  \ENA_reg[0]_0\ <= \^ena_reg[0]_0\;
  \out_reg[2]\(1 downto 0) <= \^out_reg[2]\(1 downto 0);
  \out_reg[31]\(31 downto 0) <= \^out_reg[31]\(31 downto 0);
\ENA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFD5"
    )
        port map (
      I0 => en,
      I1 => Q(11),
      I2 => \^ena_reg[0]_0\,
      I3 => D(8),
      I4 => \^out_reg[31]\(12),
      I5 => \^out_reg[31]\(13),
      O => \ENA_reg[0]\
    );
\ENA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^out_reg[31]\(12),
      I1 => Q(13),
      I2 => \^ena_reg[0]_0\,
      I3 => D(10),
      I4 => \^out_reg[31]\(11),
      I5 => en,
      O => \ENA_reg[1]\
    );
\ENA[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0151FD5D"
    )
        port map (
      I0 => D(28),
      I1 => \^out_reg[2]\(1),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(0),
      I4 => Q(31),
      O => S(0)
    );
\ENA[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFD5FFFF"
    )
        port map (
      I0 => en,
      I1 => Q(11),
      I2 => \^ena_reg[0]_0\,
      I3 => D(8),
      I4 => \^out_reg[31]\(12),
      I5 => \^out_reg[31]\(13),
      O => \ENA_reg[2]\
    );
\ENA[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out_reg[2]\(0),
      I1 => bus_ex_alu_zero,
      I2 => \^out_reg[2]\(1),
      O => \^ena_reg[0]_0\
    );
\out[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(0),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => \out_reg[2]_0\(0),
      O => \^out_reg[31]\(0)
    );
\out[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(10),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(7),
      O => \^out_reg[31]\(10)
    );
\out[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(11),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(8),
      O => \^out_reg[31]\(11)
    );
\out[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(12),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(9),
      O => \^out_reg[31]\(12)
    );
\out[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(13),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(10),
      O => \^out_reg[31]\(13)
    );
\out[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(14),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(11),
      O => \^out_reg[31]\(14)
    );
\out[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(15),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(12),
      O => \^out_reg[31]\(15)
    );
\out[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(16),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(13),
      O => \^out_reg[31]\(16)
    );
\out[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(17),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(14),
      O => \^out_reg[31]\(17)
    );
\out[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(18),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(15),
      O => \^out_reg[31]\(18)
    );
\out[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(19),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(16),
      O => \^out_reg[31]\(19)
    );
\out[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(1),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => \out_reg[2]_0\(1),
      O => \^out_reg[31]\(1)
    );
\out[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(20),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(17),
      O => \^out_reg[31]\(20)
    );
\out[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(21),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(18),
      O => \^out_reg[31]\(21)
    );
\out[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(22),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(19),
      O => \^out_reg[31]\(22)
    );
\out[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(23),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(20),
      O => \^out_reg[31]\(23)
    );
\out[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(24),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(21),
      O => \^out_reg[31]\(24)
    );
\out[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(25),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(22),
      O => \^out_reg[31]\(25)
    );
\out[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(26),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(23),
      O => \^out_reg[31]\(26)
    );
\out[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(27),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(24),
      O => \^out_reg[31]\(27)
    );
\out[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(28),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(25),
      O => \^out_reg[31]\(28)
    );
\out[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(29),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(26),
      O => \^out_reg[31]\(29)
    );
\out[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => Q(2),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => \out_reg[2]_0\(2),
      O => \^out_reg[31]\(2)
    );
\out[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(30),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(27),
      O => \^out_reg[31]\(30)
    );
\out[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(31),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(28),
      O => \^out_reg[31]\(31)
    );
\out[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(0),
      O => \^out_reg[31]\(3)
    );
\out[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(4),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(1),
      O => \^out_reg[31]\(4)
    );
\out[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(5),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(2),
      O => \^out_reg[31]\(5)
    );
\out[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(6),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(3),
      O => \^out_reg[31]\(6)
    );
\out[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(7),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(4),
      O => \^out_reg[31]\(7)
    );
\out[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(8),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(5),
      O => \^out_reg[31]\(8)
    );
\out[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Q(9),
      I1 => \^out_reg[2]\(0),
      I2 => bus_ex_alu_zero,
      I3 => \^out_reg[2]\(1),
      I4 => D(6),
      O => \^out_reg[31]\(9)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[1]_0\(0),
      Q => \^out_reg[2]\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[1]_0\(1),
      Q => \^out_reg[2]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    en : in STD_LOGIC;
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_1\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_1\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[1]_0\(0),
      Q => Q(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[1]_0\(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_10\ is
  port (
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bus_id_instr_5_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    bus_add2 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \out_reg[25]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_instr_20_16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_immediate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_instr_10_6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_10\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_10\ is
  signal bus_id_ctrl_ex_target : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\out[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(0),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[2]\(0),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(0)
    );
\out[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_10_6(2),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(7),
      O => \out_reg[31]\(10)
    );
\out[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_10_6(3),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(8),
      O => \out_reg[31]\(11)
    );
\out[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_10_6(4),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(9),
      O => \out_reg[31]\(12)
    );
\out[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_immediate(0),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(10),
      O => \out_reg[31]\(13)
    );
\out[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_immediate(1),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(11),
      O => \out_reg[31]\(14)
    );
\out[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_immediate(2),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(12),
      O => \out_reg[31]\(15)
    );
\out[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_immediate(3),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(13),
      O => \out_reg[31]\(16)
    );
\out[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_immediate(4),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(14),
      O => \out_reg[31]\(17)
    );
\out[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_20_16(0),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(15),
      O => \out_reg[31]\(18)
    );
\out[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_20_16(1),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(16),
      O => \out_reg[31]\(19)
    );
\out[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(1),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[2]\(1),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(1)
    );
\out[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_20_16(2),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(17),
      O => \out_reg[31]\(20)
    );
\out[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_20_16(3),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(18),
      O => \out_reg[31]\(21)
    );
\out[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_20_16(4),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(19),
      O => \out_reg[31]\(22)
    );
\out[23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[25]\(0),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(20),
      O => \out_reg[31]\(23)
    );
\out[24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[25]\(1),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(21),
      O => \out_reg[31]\(24)
    );
\out[25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[25]\(2),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(22),
      O => \out_reg[31]\(25)
    );
\out[26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(26),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[25]\(3),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(23),
      O => \out_reg[31]\(26)
    );
\out[27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(27),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => \out_reg[25]\(4),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(24),
      O => \out_reg[31]\(27)
    );
\out[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(28),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_add2(25),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(28)
    );
\out[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(29),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_add2(26),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(29)
    );
\out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => Q(2),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_ctrl_ex_target(0),
      I3 => \out_reg[2]\(2),
      I4 => bus_id_instr_5_0(0),
      O => \out_reg[31]\(2)
    );
\out[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(30),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_add2(27),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(30)
    );
\out[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(31),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_add2(28),
      I3 => bus_id_ctrl_ex_target(0),
      O => \out_reg[31]\(31)
    );
\out[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_5_0(1),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(0),
      O => \out_reg[31]\(3)
    );
\out[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_5_0(2),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(1),
      O => \out_reg[31]\(4)
    );
\out[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_5_0(3),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(2),
      O => \out_reg[31]\(5)
    );
\out[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_5_0(4),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(3),
      O => \out_reg[31]\(6)
    );
\out[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_5_0(5),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(4),
      O => \out_reg[31]\(7)
    );
\out[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_10_6(0),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(5),
      O => \out_reg[31]\(8)
    );
\out[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => bus_id_ctrl_ex_target(1),
      I2 => bus_id_instr_10_6(1),
      I3 => bus_id_ctrl_ex_target(0),
      I4 => bus_add2(6),
      O => \out_reg[31]\(9)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => bus_id_ctrl_ex_target(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => bus_id_ctrl_ex_target(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_11\ is
  port (
    \out_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[0]_0\ : in STD_LOGIC;
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_11\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\out[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \out_reg[1]_0\(1),
      I3 => \out_reg[1]_0\(0),
      I4 => \out_reg[0]_0\,
      O => \out_reg[31]\
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^q\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^q\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_12\ is
  port (
    \out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    bus_ctrl_memread : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_12\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_12\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ctrl_memread(0),
      Q => \out_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_13\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_13\ is
begin
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_14\ is
  port (
    \out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    bus_ctrl_memtoreg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_14\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_14\ is
begin
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => bus_ctrl_memtoreg(0),
      Q => \out_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_27\ is
  port (
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[19]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[25]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[25]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_27\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_27\ is
  signal \^out_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out_reg[7]\(1 downto 0) <= \^out_reg[7]\(1 downto 0);
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(0),
      Q => \^out_reg[7]\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => D(1),
      Q => \^out_reg[7]\(1)
    );
regs_reg_r1_0_31_12_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(5),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(5),
      I3 => \^out_reg[7]\(1),
      O => DIA(1)
    );
regs_reg_r1_0_31_12_17_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(4),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(4),
      I3 => \^out_reg[7]\(1),
      O => DIA(0)
    );
regs_reg_r1_0_31_12_17_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(7),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(7),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[13]\(1)
    );
regs_reg_r1_0_31_12_17_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(6),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(6),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[13]\(0)
    );
regs_reg_r1_0_31_12_17_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(9),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(9),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[13]_0\(1)
    );
regs_reg_r1_0_31_12_17_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(8),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(8),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[13]_0\(0)
    );
regs_reg_r1_0_31_18_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(11),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(11),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]\(1)
    );
regs_reg_r1_0_31_18_23_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(10),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(10),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]\(0)
    );
regs_reg_r1_0_31_18_23_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(13),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(13),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]_0\(1)
    );
regs_reg_r1_0_31_18_23_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(12),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(12),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]_0\(0)
    );
regs_reg_r1_0_31_18_23_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(15),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(15),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]_1\(1)
    );
regs_reg_r1_0_31_18_23_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(14),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(14),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[19]_1\(0)
    );
regs_reg_r1_0_31_24_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(17),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(17),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]\(1)
    );
regs_reg_r1_0_31_24_29_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(16),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(16),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]\(0)
    );
regs_reg_r1_0_31_24_29_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(19),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(19),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]_0\(1)
    );
regs_reg_r1_0_31_24_29_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(18),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(18),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]_0\(0)
    );
regs_reg_r1_0_31_24_29_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(21),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(21),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]_1\(1)
    );
regs_reg_r1_0_31_24_29_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(20),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(20),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[25]_1\(0)
    );
regs_reg_r1_0_31_30_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(23),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(23),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[31]\(1)
    );
regs_reg_r1_0_31_30_31_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(22),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(22),
      I3 => \^out_reg[7]\(1),
      O => \out_reg[31]\(0)
    );
regs_reg_r1_0_31_6_11_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(1),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(1),
      I3 => \^out_reg[7]\(1),
      O => DIB(1)
    );
regs_reg_r1_0_31_6_11_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(0),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(0),
      I3 => \^out_reg[7]\(1),
      O => DIB(0)
    );
regs_reg_r1_0_31_6_11_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(3),
      I3 => \^out_reg[7]\(1),
      O => DIC(1)
    );
regs_reg_r1_0_31_6_11_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(2),
      I1 => \^out_reg[7]\(0),
      I2 => \out_reg[31]_0\(2),
      I3 => \^out_reg[7]\(1),
      O => DIC(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_6\ is
  port (
    \r_reg[1]\ : out STD_LOGIC;
    ram_addr : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    n_sending : out STD_LOGIC;
    dev_w : out STD_LOGIC;
    dev_waddr : out STD_LOGIC;
    dev_wdata : out STD_LOGIC;
    dev_r : out STD_LOGIC;
    en : in STD_LOGIC;
    \out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dev_rdyw : in STD_LOGIC;
    sending : in STD_LOGIC;
    \out_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_6\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_6\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal bus_id_ctrl_ex_alusel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_addr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dev_r_INST_0 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dev_send_eop_INST_0 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of dev_waddr_INST_0 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of dev_wdata_INST_0 : label is "soft_lutpair8";
begin
  D(21 downto 0) <= \^d\(21 downto 0);
  ram_addr(9 downto 0) <= \^ram_addr\(9 downto 0);
dev_r_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ram_addr\(9),
      I1 => \out_reg[0]_1\(0),
      I2 => \^d\(2),
      O => dev_r
    );
dev_r_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F0CCCCFF00"
    )
        port map (
      I0 => \out_reg[31]_0\(31),
      I1 => \out_reg[31]\(31),
      I2 => Q(31),
      I3 => \out_reg[1]_0\(31),
      I4 => bus_id_ctrl_ex_alusel(1),
      I5 => bus_id_ctrl_ex_alusel(0),
      O => \^ram_addr\(9)
    );
dev_r_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => Q(2),
      I1 => \out_reg[31]\(2),
      I2 => \out_reg[31]_0\(2),
      I3 => \out_reg[1]_0\(2),
      I4 => bus_id_ctrl_ex_alusel(1),
      I5 => bus_id_ctrl_ex_alusel(0),
      O => \^d\(2)
    );
dev_send_eop_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ram_addr\(9),
      I1 => \out_reg[0]_0\(0),
      I2 => \^d\(2),
      I3 => \out_reg[17]\(0),
      O => dev_w
    );
dev_waddr_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^ram_addr\(9),
      I2 => \out_reg[0]_0\(0),
      O => dev_waddr
    );
dev_wdata_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ram_addr\(9),
      I1 => \out_reg[0]_0\(0),
      I2 => \^d\(2),
      O => dev_wdata
    );
\out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(0),
      I1 => Q(0),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(0),
      I5 => \out_reg[31]_0\(0),
      O => \^d\(0)
    );
\out[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(10),
      I1 => Q(10),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(10),
      I5 => \out_reg[31]_0\(10),
      O => \^d\(10)
    );
\out[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(11),
      I1 => Q(11),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(11),
      I5 => \out_reg[31]_0\(11),
      O => \^d\(11)
    );
\out[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(12),
      I1 => Q(12),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(12),
      I5 => \out_reg[31]_0\(12),
      O => \^d\(12)
    );
\out[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(13),
      I1 => Q(13),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(13),
      I5 => \out_reg[31]_0\(13),
      O => \^d\(13)
    );
\out[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(14),
      I1 => Q(14),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(14),
      I5 => \out_reg[31]_0\(14),
      O => \^d\(14)
    );
\out[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(15),
      I1 => Q(15),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(15),
      I5 => \out_reg[31]_0\(15),
      O => \^d\(15)
    );
\out[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(16),
      I1 => Q(16),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(16),
      I5 => \out_reg[31]_0\(16),
      O => \^d\(16)
    );
\out[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(17),
      I1 => Q(17),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(17),
      I5 => \out_reg[31]_0\(17),
      O => \^d\(17)
    );
\out[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(18),
      I1 => Q(18),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(18),
      I5 => \out_reg[31]_0\(18),
      O => \^d\(18)
    );
\out[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(19),
      I1 => Q(19),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(19),
      I5 => \out_reg[31]_0\(19),
      O => \^d\(19)
    );
\out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(1),
      I1 => Q(1),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(1),
      I5 => \out_reg[31]_0\(1),
      O => \^d\(1)
    );
\out[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(20),
      I1 => Q(20),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(20),
      I5 => \out_reg[31]_0\(20),
      O => \^d\(20)
    );
\out[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(21),
      I1 => Q(21),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(21),
      I5 => \out_reg[31]_0\(21),
      O => \^d\(21)
    );
\out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(22),
      I1 => Q(22),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(22),
      I5 => \out_reg[31]_0\(22),
      O => \^ram_addr\(0)
    );
\out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(23),
      I1 => Q(23),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(23),
      I5 => \out_reg[31]_0\(23),
      O => \^ram_addr\(1)
    );
\out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(24),
      I1 => Q(24),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(24),
      I5 => \out_reg[31]_0\(24),
      O => \^ram_addr\(2)
    );
\out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(25),
      I1 => Q(25),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(25),
      I5 => \out_reg[31]_0\(25),
      O => \^ram_addr\(3)
    );
\out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(26),
      I1 => Q(26),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(26),
      I5 => \out_reg[31]_0\(26),
      O => \^ram_addr\(4)
    );
\out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(27),
      I1 => Q(27),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(27),
      I5 => \out_reg[31]_0\(27),
      O => \^ram_addr\(5)
    );
\out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(28),
      I1 => Q(28),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(28),
      I5 => \out_reg[31]_0\(28),
      O => \^ram_addr\(6)
    );
\out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(29),
      I1 => Q(29),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(29),
      I5 => \out_reg[31]_0\(29),
      O => \^ram_addr\(7)
    );
\out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(30),
      I1 => Q(30),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(30),
      I5 => \out_reg[31]_0\(30),
      O => \^ram_addr\(8)
    );
\out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(3),
      I1 => Q(3),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(3),
      I5 => \out_reg[31]_0\(3),
      O => \^d\(3)
    );
\out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(4),
      I1 => Q(4),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(4),
      I5 => \out_reg[31]_0\(4),
      O => \^d\(4)
    );
\out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(5),
      I1 => Q(5),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(5),
      I5 => \out_reg[31]_0\(5),
      O => \^d\(5)
    );
\out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(6),
      I1 => Q(6),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(6),
      I5 => \out_reg[31]_0\(6),
      O => \^d\(6)
    );
\out[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(7),
      I1 => Q(7),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(7),
      I5 => \out_reg[31]_0\(7),
      O => \^d\(7)
    );
\out[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(8),
      I1 => Q(8),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(8),
      I5 => \out_reg[31]_0\(8),
      O => \^d\(8)
    );
\out[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \out_reg[1]_0\(9),
      I1 => Q(9),
      I2 => bus_id_ctrl_ex_alusel(0),
      I3 => bus_id_ctrl_ex_alusel(1),
      I4 => \out_reg[31]\(9),
      I5 => \out_reg[31]_0\(9),
      O => \^d\(9)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[0]_2\(0),
      Q => bus_id_ctrl_ex_alusel(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[0]_2\(1),
      Q => bus_id_ctrl_ex_alusel(1)
    );
\r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ram_addr\(9),
      I1 => en,
      O => \r_reg[1]\
    );
sending_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \out_reg[17]\(0),
      I1 => \^d\(2),
      I2 => \out_reg[0]_0\(0),
      I3 => \^ram_addr\(9),
      I4 => dev_rdyw,
      I5 => sending,
      O => n_sending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bus_id_instr_20_16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bus_id_immediate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    en : in STD_LOGIC;
    \out_reg[26]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_9\ : entity is "REGISTER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\out[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_instr_20_16(0),
      I2 => \^q\(0),
      I3 => bus_id_immediate(0),
      O => D(0)
    );
\out[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_instr_20_16(1),
      I2 => \^q\(0),
      I3 => bus_id_immediate(1),
      O => D(1)
    );
\out[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_instr_20_16(2),
      I2 => \^q\(0),
      I3 => bus_id_immediate(2),
      O => D(2)
    );
\out[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_instr_20_16(3),
      I2 => \^q\(0),
      I3 => bus_id_immediate(3),
      O => D(3)
    );
\out[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^q\(1),
      I1 => bus_id_instr_20_16(4),
      I2 => \^q\(0),
      I3 => bus_id_immediate(4),
      O => D(4)
    );
\out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[26]\(0),
      Q => \^q\(0)
    );
\out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => en,
      CLR => rst,
      D => \out_reg[26]\(1),
      Q => \^q\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000004000000040000000400000004000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized0\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized0\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized1\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized1\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1010100F10101011101010101010101010100F0F101010101010100F10101010",
      INIT_01 => X"404651613A3B3F3C12102039111210101111101011110F0F10110F0F10110F0F",
      INIT_02 => X"3E4453653B3C3D3D120F1D36101111101011111010100F0F1010100F0F101010",
      INIT_03 => X"3E48586A393C3C3A1110223610111010101110100F100F0F1010100F0F10100F",
      INIT_04 => X"3E48586A3B3B3E3C120F1B361011100F0F10101010100F0F0F100F0F0F10100F",
      INIT_05 => X"404A58693C393D3B110F1C37101010101010101010100F0F0F10101010100F0F",
      INIT_06 => X"404857693B383C3C121018341011100E0F1010100F100F0F0F100F0F0F100F0F",
      INIT_07 => X"414B5C6D3D3A3E3E120E1C381010100F101010100F0F0F0F1010100F0F0F0F0F",
      INIT_08 => X"3F48586B3C3C3D3C120E18331010100F0F1010100F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_09 => X"3C495D6C3D3A3E3C120E1A371010100F101010100F100F0F0F0F0F0F0F0F0F0F",
      INIT_0A => X"3D4959693D393C3D110F16331010110F0F1010100F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_0B => X"404B5B6B3A3C3D3B120F1A33101010100F1010100F10100F0F0F0F0F10101010",
      INIT_0C => X"3E4A596B3D3B3D3B110F16311010100F0F1010100F100F0F0F0F0F0F0F0F0F0F",
      INIT_0D => X"434E5D6D3B3B3C3B120E19341011100F0F10101010100F0F0F0F0F0F0F0F0F0F",
      INIT_0E => X"3F495B6C3E383C3E111014311010100F0F1010100F100F0E0F0F0F0F0F0F0F0F",
      INIT_0F => X"424C5C6C393A3C3A120F19331011110F0F1010100F100F0F0F0F0F0F1010100F",
      INIT_10 => X"404B596B3D373A3B111014301010100F0F1010100F0F0F0F0F10100E0F0F0F0F",
      INIT_11 => X"414C5D6B3E3A3D3E120F17331010100F0F10101010100F0F0F100F0F0F0F0F0F",
      INIT_12 => X"3F4B576C3D393E3C110F13321010100F0F1010100F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_13 => X"414B5F6F3B393C3D12101730101010100F10100F0F100F0F0F10100E0F0F1010",
      INIT_14 => X"3F4B5C663D393A3D110F142E1010100F0F1010100F100F0F0F0F0F0F0F0F0F0F",
      INIT_15 => X"404A56613E393B3B121014321010110F0F1010100F10100F0F0F0F0F0F0F100F",
      INIT_16 => X"4046525E3C3B3B3C110F15301011110F0F10100F0F110F0E0F10100E0F100F0F",
      INIT_17 => X"3F4A505C3D393E3C111015311011110E0F1010100F100F0F0F10100F0F10100F",
      INIT_18 => X"3E47525B3D373C4011101530101010100F1010100F0F0F0F0F0F0F0F0F0F0F10",
      INIT_19 => X"424A51613B393E3B1110132F1010110F101010100F10100F0F10100F0F0F100F",
      INIT_1A => X"434754653C3C3F3D110F15311010110F0F10101010100F0F0F0F0F10100F0F0F",
      INIT_1B => X"424A58693C3A3C3D110F142F111010100F0F10110F0F0F0F100F1010100F0F10",
      INIT_1C => X"434D5C693D3B3B3D1111122D1010110F0F1010100F10100F10100F0F0F10100F",
      INIT_1D => X"424E5E6D3E3B3C3E1111132C101011100F1010100F100F0F1010100F0F0F1010",
      INIT_1E => X"404E61713E393C3E1110132F1011110F0F1010100F10100E0F0F0F0F0F10100F",
      INIT_1F => X"424E5E743B3A3D3B110F142F1011110F0F1010100F10100F0F0F0F101010100F",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized10\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized10\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized10\ is
  signal \DOA[11]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_31__0_n_0\ : STD_LOGIC;
  signal \out[10]_i_29_n_0\ : STD_LOGIC;
  signal \out[11]_i_29_n_0\ : STD_LOGIC;
  signal \out[12]_i_29_n_0\ : STD_LOGIC;
  signal \out[13]_i_29_n_0\ : STD_LOGIC;
  signal \out[14]_i_29_n_0\ : STD_LOGIC;
  signal \out[15]_i_29_n_0\ : STD_LOGIC;
  signal \out[16]_i_29_n_0\ : STD_LOGIC;
  signal \out[17]_i_29_n_0\ : STD_LOGIC;
  signal \out[18]_i_29_n_0\ : STD_LOGIC;
  signal \out[19]_i_29_n_0\ : STD_LOGIC;
  signal \out[1]_i_31_n_0\ : STD_LOGIC;
  signal \out[20]_i_29_n_0\ : STD_LOGIC;
  signal \out[21]_i_29_n_0\ : STD_LOGIC;
  signal \out[22]_i_29_n_0\ : STD_LOGIC;
  signal \out[23]_i_29_n_0\ : STD_LOGIC;
  signal \out[24]_i_29_n_0\ : STD_LOGIC;
  signal \out[25]_i_29_n_0\ : STD_LOGIC;
  signal \out[26]_i_29_n_0\ : STD_LOGIC;
  signal \out[27]_i_29_n_0\ : STD_LOGIC;
  signal \out[28]_i_29_n_0\ : STD_LOGIC;
  signal \out[29]_i_29_n_0\ : STD_LOGIC;
  signal \out[2]_i_31_n_0\ : STD_LOGIC;
  signal \out[30]_i_29_n_0\ : STD_LOGIC;
  signal \out[31]_i_29_n_0\ : STD_LOGIC;
  signal \out[3]_i_31_n_0\ : STD_LOGIC;
  signal \out[4]_i_31_n_0\ : STD_LOGIC;
  signal \out[5]_i_31_n_0\ : STD_LOGIC;
  signal \out[6]_i_31_n_0\ : STD_LOGIC;
  signal \out[7]_i_31_n_0\ : STD_LOGIC;
  signal \out[8]_i_29_n_0\ : STD_LOGIC;
  signal \out[9]_i_29_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[11]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_31__0_n_0\
    );
\out[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_29_n_0\
    );
\out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_29_n_0\
    );
\out[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_29_n_0\
    );
\out[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_29_n_0\
    );
\out[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_29_n_0\
    );
\out[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_29_n_0\
    );
\out[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_29_n_0\
    );
\out[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_29_n_0\
    );
\out[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_29_n_0\
    );
\out[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_29_n_0\
    );
\out[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_31_n_0\
    );
\out[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_29_n_0\
    );
\out[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_29_n_0\
    );
\out[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_29_n_0\
    );
\out[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_29_n_0\
    );
\out[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_29_n_0\
    );
\out[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_29_n_0\
    );
\out[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_29_n_0\
    );
\out[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_29_n_0\
    );
\out[28]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_29_n_0\
    );
\out[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_29_n_0\
    );
\out[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_31_n_0\
    );
\out[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_29_n_0\
    );
\out[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_29_n_0\
    );
\out[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_31_n_0\
    );
\out[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_31_n_0\
    );
\out[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_31_n_0\
    );
\out[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_31_n_0\
    );
\out[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_31_n_0\
    );
\out[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_29_n_0\
    );
\out[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[11]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_29_n_0\
    );
\out_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_31__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]\,
      S => Q(2)
    );
\out_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]\,
      S => \addr_reg[13]\
    );
\out_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]\,
      S => \addr_reg[13]\
    );
\out_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]\,
      S => \addr_reg[13]\
    );
\out_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]\,
      S => \addr_reg[13]\
    );
\out_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]\,
      S => Q(2)
    );
\out_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]\,
      S => Q(2)
    );
\out_reg[16]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]\,
      S => Q(2)
    );
\out_reg[17]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]\,
      S => Q(2)
    );
\out_reg[18]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]\,
      S => \addr_reg[13]\
    );
\out_reg[19]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]\,
      S => \addr_reg[13]\
    );
\out_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]\,
      S => Q(2)
    );
\out_reg[20]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]\,
      S => \addr_reg[13]\
    );
\out_reg[21]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]\,
      S => \addr_reg[13]\
    );
\out_reg[22]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]\,
      S => Q(2)
    );
\out_reg[23]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]\,
      S => Q(2)
    );
\out_reg[24]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]\,
      S => Q(2)
    );
\out_reg[25]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]\,
      S => Q(2)
    );
\out_reg[26]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]\,
      S => \addr_reg[13]\
    );
\out_reg[27]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]\,
      S => \addr_reg[13]\
    );
\out_reg[28]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]\,
      S => \addr_reg[13]\
    );
\out_reg[29]_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]\,
      S => \addr_reg[13]\
    );
\out_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]\,
      S => \addr_reg[13]\
    );
\out_reg[30]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]\,
      S => Q(2)
    );
\out_reg[31]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]\,
      S => Q(2)
    );
\out_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]\,
      S => \addr_reg[13]\
    );
\out_reg[4]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]\,
      S => \addr_reg[13]\
    );
\out_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]\,
      S => \addr_reg[13]\
    );
\out_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]\,
      S => Q(2)
    );
\out_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_31_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]\,
      S => Q(2)
    );
\out_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]\,
      S => Q(2)
    );
\out_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized11\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized11\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized11\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized12\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized12\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized12\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized13\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized13\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized13\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized14\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized14\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized14\ is
  signal \DOA[15]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[15]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[15]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized15\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized15\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized15\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized16\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized16\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized16\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized17\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized17\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized17\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized18\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized18\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized18\ is
  signal \DOA[19]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_25_n_0\ : STD_LOGIC;
  signal \out[10]_i_23_n_0\ : STD_LOGIC;
  signal \out[11]_i_23_n_0\ : STD_LOGIC;
  signal \out[12]_i_23_n_0\ : STD_LOGIC;
  signal \out[13]_i_23_n_0\ : STD_LOGIC;
  signal \out[14]_i_23_n_0\ : STD_LOGIC;
  signal \out[15]_i_23_n_0\ : STD_LOGIC;
  signal \out[16]_i_23_n_0\ : STD_LOGIC;
  signal \out[17]_i_23_n_0\ : STD_LOGIC;
  signal \out[18]_i_23_n_0\ : STD_LOGIC;
  signal \out[19]_i_23_n_0\ : STD_LOGIC;
  signal \out[1]_i_25_n_0\ : STD_LOGIC;
  signal \out[20]_i_23_n_0\ : STD_LOGIC;
  signal \out[21]_i_23_n_0\ : STD_LOGIC;
  signal \out[22]_i_23_n_0\ : STD_LOGIC;
  signal \out[23]_i_23_n_0\ : STD_LOGIC;
  signal \out[24]_i_23_n_0\ : STD_LOGIC;
  signal \out[25]_i_23_n_0\ : STD_LOGIC;
  signal \out[26]_i_23_n_0\ : STD_LOGIC;
  signal \out[27]_i_23_n_0\ : STD_LOGIC;
  signal \out[28]_i_23_n_0\ : STD_LOGIC;
  signal \out[29]_i_23__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_25_n_0\ : STD_LOGIC;
  signal \out[30]_i_23__0_n_0\ : STD_LOGIC;
  signal \out[31]_i_23_n_0\ : STD_LOGIC;
  signal \out[3]_i_25_n_0\ : STD_LOGIC;
  signal \out[4]_i_25_n_0\ : STD_LOGIC;
  signal \out[5]_i_25_n_0\ : STD_LOGIC;
  signal \out[6]_i_25_n_0\ : STD_LOGIC;
  signal \out[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \out[8]_i_23_n_0\ : STD_LOGIC;
  signal \out[9]_i_23_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[19]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_25_n_0\
    );
\out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_23_n_0\
    );
\out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_23_n_0\
    );
\out[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_23_n_0\
    );
\out[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_23_n_0\
    );
\out[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_23_n_0\
    );
\out[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_23_n_0\
    );
\out[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_23_n_0\
    );
\out[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_23_n_0\
    );
\out[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_23_n_0\
    );
\out[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_23_n_0\
    );
\out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_25_n_0\
    );
\out[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_23_n_0\
    );
\out[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_23_n_0\
    );
\out[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_23_n_0\
    );
\out[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_23_n_0\
    );
\out[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_23_n_0\
    );
\out[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_23_n_0\
    );
\out[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_23_n_0\
    );
\out[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_23_n_0\
    );
\out[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_23_n_0\
    );
\out[29]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_23__0_n_0\
    );
\out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_25_n_0\
    );
\out[30]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_23__0_n_0\
    );
\out[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_23_n_0\
    );
\out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_25_n_0\
    );
\out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_25_n_0\
    );
\out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_25_n_0\
    );
\out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_25_n_0\
    );
\out[7]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_25__0_n_0\
    );
\out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_23_n_0\
    );
\out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[19]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_23_n_0\
    );
\out_reg[0]_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]_i_13__0_n_0\,
      S => Q(2)
    );
\out_reg[0]_i_7__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[0]_i_13__0_n_0\,
      I1 => \addr_reg[13]_19\,
      O => \out_reg[0]\,
      S => Q(3)
    );
\out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[10]_i_11_n_0\,
      I1 => \addr_reg[13]_17\,
      O => \out_reg[10]\,
      S => Q(3)
    );
\out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[11]_i_11_n_0\,
      I1 => \addr_reg[13]_16\,
      O => \out_reg[11]\,
      S => Q(3)
    );
\out_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[12]_i_11_n_0\,
      I1 => \addr_reg[13]_7\,
      O => \out_reg[12]\,
      S => Q(3)
    );
\out_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[13]_i_11_n_0\,
      I1 => \addr_reg[13]_6\,
      O => \out_reg[13]\,
      S => Q(3)
    );
\out_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[14]_i_11_n_0\,
      I1 => \addr_reg[13]_9\,
      O => \out_reg[14]\,
      S => Q(3)
    );
\out_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[15]_i_11_n_0\,
      I1 => \addr_reg[13]_8\,
      O => \out_reg[15]\,
      S => Q(3)
    );
\out_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[16]_i_11_n_0\,
      I1 => \addr_reg[13]_11\,
      O => \out_reg[16]\,
      S => Q(3)
    );
\out_reg[17]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[17]_i_11_n_0\,
      I1 => \addr_reg[13]_10\,
      O => \out_reg[17]\,
      S => Q(3)
    );
\out_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[18]_i_11_n_0\,
      I1 => \addr_reg[13]_1\,
      O => \out_reg[18]\,
      S => Q(3)
    );
\out_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[19]_i_11_n_0\,
      I1 => \addr_reg[13]\,
      O => \out_reg[19]\,
      S => Q(3)
    );
\out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[1]_i_13_n_0\,
      I1 => \addr_reg[13]_18\,
      O => \out_reg[1]\,
      S => Q(3)
    );
\out_reg[20]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[20]_i_11_n_0\,
      I1 => \addr_reg[13]_3\,
      O => \out_reg[20]\,
      S => Q(3)
    );
\out_reg[21]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[21]_i_11_n_0\,
      I1 => \addr_reg[13]_2\,
      O => \out_reg[21]\,
      S => Q(3)
    );
\out_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[22]_i_11_n_0\,
      I1 => \addr_reg[13]_5\,
      O => \out_reg[22]\,
      S => Q(3)
    );
\out_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[23]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[23]_i_11_n_0\,
      I1 => \addr_reg[13]_4\,
      O => \out_reg[23]\,
      S => Q(3)
    );
\out_reg[24]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[24]_i_11_n_0\,
      I1 => \addr_reg[13]_24\,
      O => \out_reg[24]\,
      S => Q(3)
    );
\out_reg[25]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[25]_i_11_n_0\,
      I1 => \addr_reg[13]_25\,
      O => \out_reg[25]\,
      S => Q(3)
    );
\out_reg[26]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[26]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[26]_i_11_n_0\,
      I1 => \addr_reg[13]_26\,
      O => \out_reg[26]\,
      S => Q(3)
    );
\out_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[27]_i_11_n_0\,
      I1 => \addr_reg[13]_27\,
      O => \out_reg[27]\,
      S => Q(3)
    );
\out_reg[28]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[28]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[28]_i_11_n_0\,
      I1 => \addr_reg[13]_28\,
      O => \out_reg[28]\,
      S => Q(3)
    );
\out_reg[29]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_23__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[29]_i_11_n_0\,
      I1 => \addr_reg[13]_29\,
      O => \out_reg[29]\,
      S => Q(3)
    );
\out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[2]_i_13_n_0\,
      I1 => \addr_reg[13]_21\,
      O => \out_reg[2]\,
      S => Q(3)
    );
\out_reg[30]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_23__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[30]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[30]_i_11_n_0\,
      I1 => \addr_reg[13]_30\,
      O => \out_reg[30]\,
      S => Q(3)
    );
\out_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[31]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[31]_i_11_n_0\,
      I1 => \addr_reg[13]_31\,
      O => \out_reg[31]\,
      S => Q(3)
    );
\out_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[3]_i_13_n_0\,
      I1 => \addr_reg[13]_20\,
      O => \out_reg[3]\,
      S => Q(3)
    );
\out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[4]_i_13_n_0\,
      I1 => \addr_reg[13]_23\,
      O => \out_reg[4]\,
      S => Q(3)
    );
\out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[5]_i_13_n_0\,
      I1 => \addr_reg[13]_22\,
      O => \out_reg[5]\,
      S => Q(3)
    );
\out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[6]_i_13_n_0\,
      I1 => \addr_reg[13]_13\,
      O => \out_reg[6]\,
      S => Q(3)
    );
\out_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_25__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[7]_i_13_n_0\,
      I1 => \addr_reg[13]_12\,
      O => \out_reg[7]\,
      S => Q(3)
    );
\out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[8]_i_11_n_0\,
      I1 => \addr_reg[13]_15\,
      O => \out_reg[8]\,
      S => Q(3)
    );
\out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[9]_i_11_n_0\,
      I1 => \addr_reg[13]_14\,
      O => \out_reg[9]\,
      S => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized19\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized19\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized19\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized2\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized2\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized2\ is
  signal \DOA[3]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_29__0_n_0\ : STD_LOGIC;
  signal \out[10]_i_27_n_0\ : STD_LOGIC;
  signal \out[11]_i_27_n_0\ : STD_LOGIC;
  signal \out[12]_i_27_n_0\ : STD_LOGIC;
  signal \out[13]_i_27_n_0\ : STD_LOGIC;
  signal \out[14]_i_27_n_0\ : STD_LOGIC;
  signal \out[15]_i_27_n_0\ : STD_LOGIC;
  signal \out[16]_i_27_n_0\ : STD_LOGIC;
  signal \out[17]_i_27_n_0\ : STD_LOGIC;
  signal \out[18]_i_27_n_0\ : STD_LOGIC;
  signal \out[19]_i_27_n_0\ : STD_LOGIC;
  signal \out[1]_i_29_n_0\ : STD_LOGIC;
  signal \out[20]_i_27_n_0\ : STD_LOGIC;
  signal \out[21]_i_27_n_0\ : STD_LOGIC;
  signal \out[22]_i_27_n_0\ : STD_LOGIC;
  signal \out[23]_i_27_n_0\ : STD_LOGIC;
  signal \out[24]_i_27_n_0\ : STD_LOGIC;
  signal \out[25]_i_27_n_0\ : STD_LOGIC;
  signal \out[26]_i_27_n_0\ : STD_LOGIC;
  signal \out[27]_i_27_n_0\ : STD_LOGIC;
  signal \out[28]_i_27_n_0\ : STD_LOGIC;
  signal \out[29]_i_27_n_0\ : STD_LOGIC;
  signal \out[2]_i_29_n_0\ : STD_LOGIC;
  signal \out[30]_i_27_n_0\ : STD_LOGIC;
  signal \out[31]_i_27_n_0\ : STD_LOGIC;
  signal \out[3]_i_29_n_0\ : STD_LOGIC;
  signal \out[4]_i_29_n_0\ : STD_LOGIC;
  signal \out[5]_i_29_n_0\ : STD_LOGIC;
  signal \out[6]_i_29_n_0\ : STD_LOGIC;
  signal \out[7]_i_29_n_0\ : STD_LOGIC;
  signal \out[8]_i_27_n_0\ : STD_LOGIC;
  signal \out[9]_i_27_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[3]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_29__0_n_0\
    );
\out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_27_n_0\
    );
\out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_27_n_0\
    );
\out[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_27_n_0\
    );
\out[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_27_n_0\
    );
\out[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_27_n_0\
    );
\out[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_27_n_0\
    );
\out[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_27_n_0\
    );
\out[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_27_n_0\
    );
\out[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_27_n_0\
    );
\out[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_27_n_0\
    );
\out[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_29_n_0\
    );
\out[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_27_n_0\
    );
\out[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_27_n_0\
    );
\out[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_27_n_0\
    );
\out[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_27_n_0\
    );
\out[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_27_n_0\
    );
\out[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_27_n_0\
    );
\out[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_27_n_0\
    );
\out[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_27_n_0\
    );
\out[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_27_n_0\
    );
\out[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_27_n_0\
    );
\out[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_29_n_0\
    );
\out[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_27_n_0\
    );
\out[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_27_n_0\
    );
\out[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_29_n_0\
    );
\out[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_29_n_0\
    );
\out[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_29_n_0\
    );
\out[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_29_n_0\
    );
\out[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_29_n_0\
    );
\out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_27_n_0\
    );
\out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[3]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_27_n_0\
    );
\out_reg[0]_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_29__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]_i_15__0_n_0\,
      S => Q(2)
    );
\out_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[0]_i_15__0_n_0\,
      I1 => \addr_reg[13]_19\,
      O => \out_reg[0]\,
      S => Q(3)
    );
\out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[10]_i_13_n_0\,
      I1 => \addr_reg[13]_17\,
      O => \out_reg[10]\,
      S => Q(3)
    );
\out_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[11]_i_13_n_0\,
      I1 => \addr_reg[13]_16\,
      O => \out_reg[11]\,
      S => Q(3)
    );
\out_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[12]_i_13_n_0\,
      I1 => \addr_reg[13]_7\,
      O => \out_reg[12]\,
      S => Q(3)
    );
\out_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[13]_i_13_n_0\,
      I1 => \addr_reg[13]_6\,
      O => \out_reg[13]\,
      S => Q(3)
    );
\out_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[14]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[14]_i_13_n_0\,
      I1 => \addr_reg[13]_9\,
      O => \out_reg[14]\,
      S => Q(3)
    );
\out_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[15]_i_13_n_0\,
      I1 => \addr_reg[13]_8\,
      O => \out_reg[15]\,
      S => Q(3)
    );
\out_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[16]_i_13_n_0\,
      I1 => \addr_reg[13]_11\,
      O => \out_reg[16]\,
      S => Q(3)
    );
\out_reg[17]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[17]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[17]_i_13_n_0\,
      I1 => \addr_reg[13]_10\,
      O => \out_reg[17]\,
      S => Q(3)
    );
\out_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[18]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[18]_i_13_n_0\,
      I1 => \addr_reg[13]_1\,
      O => \out_reg[18]\,
      S => Q(3)
    );
\out_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[19]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[19]_i_13_n_0\,
      I1 => \addr_reg[13]\,
      O => \out_reg[19]\,
      S => Q(3)
    );
\out_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]_i_15_n_0\,
      S => Q(2)
    );
\out_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[1]_i_15_n_0\,
      I1 => \addr_reg[13]_18\,
      O => \out_reg[1]\,
      S => Q(3)
    );
\out_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[20]_i_13_n_0\,
      I1 => \addr_reg[13]_3\,
      O => \out_reg[20]\,
      S => Q(3)
    );
\out_reg[21]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[21]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[21]_i_13_n_0\,
      I1 => \addr_reg[13]_2\,
      O => \out_reg[21]\,
      S => Q(3)
    );
\out_reg[22]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[22]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[22]_i_13_n_0\,
      I1 => \addr_reg[13]_5\,
      O => \out_reg[22]\,
      S => Q(3)
    );
\out_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[23]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[23]_i_13_n_0\,
      I1 => \addr_reg[13]_4\,
      O => \out_reg[23]\,
      S => Q(3)
    );
\out_reg[24]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[24]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[24]_i_13_n_0\,
      I1 => \addr_reg[13]_24\,
      O => \out_reg[24]\,
      S => Q(3)
    );
\out_reg[25]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[25]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[25]_i_13_n_0\,
      I1 => \addr_reg[13]_25\,
      O => \out_reg[25]\,
      S => Q(3)
    );
\out_reg[26]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[26]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[26]_i_13_n_0\,
      I1 => \addr_reg[13]_26\,
      O => \out_reg[26]\,
      S => Q(3)
    );
\out_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[27]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[27]_i_13_n_0\,
      I1 => \addr_reg[13]_27\,
      O => \out_reg[27]\,
      S => Q(3)
    );
\out_reg[28]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[28]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[28]_i_13_n_0\,
      I1 => \addr_reg[13]_28\,
      O => \out_reg[28]\,
      S => Q(3)
    );
\out_reg[29]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]_i_13_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[29]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[29]_i_13_n_0\,
      I1 => \addr_reg[13]_29\,
      O => \out_reg[29]\,
      S => Q(3)
    );
\out_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]_i_15_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[2]_i_15_n_0\,
      I1 => \addr_reg[13]_21\,
      O => \out_reg[2]\,
      S => Q(3)
    );
\out_reg[30]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[30]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[30]_i_13_n_0\,
      I1 => \addr_reg[13]_30\,
      O => \out_reg[30]\,
      S => Q(3)
    );
\out_reg[31]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[31]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[31]_i_13_n_0\,
      I1 => \addr_reg[13]_31\,
      O => \out_reg[31]\,
      S => Q(3)
    );
\out_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]_i_15_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[3]_i_15_n_0\,
      I1 => \addr_reg[13]_20\,
      O => \out_reg[3]\,
      S => Q(3)
    );
\out_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]_i_15_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[4]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[4]_i_15_n_0\,
      I1 => \addr_reg[13]_23\,
      O => \out_reg[4]\,
      S => Q(3)
    );
\out_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]_i_15_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[5]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[5]_i_15_n_0\,
      I1 => \addr_reg[13]_22\,
      O => \out_reg[5]\,
      S => Q(3)
    );
\out_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]_i_15_n_0\,
      S => Q(2)
    );
\out_reg[6]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[6]_i_15_n_0\,
      I1 => \addr_reg[13]_13\,
      O => \out_reg[6]\,
      S => Q(3)
    );
\out_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_29_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]_i_15_n_0\,
      S => Q(2)
    );
\out_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[7]_i_15_n_0\,
      I1 => \addr_reg[13]_12\,
      O => \out_reg[7]\,
      S => Q(3)
    );
\out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[8]_i_13_n_0\,
      I1 => \addr_reg[13]_15\,
      O => \out_reg[8]\,
      S => Q(3)
    );
\out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]_i_13_n_0\,
      S => Q(2)
    );
\out_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[9]_i_13_n_0\,
      I1 => \addr_reg[13]_14\,
      O => \out_reg[9]\,
      S => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized20\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized20\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized20\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized21\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized21\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized21\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized22\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized22\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized22\ is
  signal \DOA[23]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[23]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[23]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized23\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized23\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized23\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized24\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized24\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized24\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized25\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized25\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized25\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized26\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized26\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized26\ is
  signal \DOA[27]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_27_n_0\ : STD_LOGIC;
  signal \out[10]_i_25_n_0\ : STD_LOGIC;
  signal \out[11]_i_25_n_0\ : STD_LOGIC;
  signal \out[12]_i_25_n_0\ : STD_LOGIC;
  signal \out[13]_i_25_n_0\ : STD_LOGIC;
  signal \out[14]_i_25_n_0\ : STD_LOGIC;
  signal \out[15]_i_25_n_0\ : STD_LOGIC;
  signal \out[16]_i_25_n_0\ : STD_LOGIC;
  signal \out[17]_i_25_n_0\ : STD_LOGIC;
  signal \out[18]_i_25_n_0\ : STD_LOGIC;
  signal \out[19]_i_25_n_0\ : STD_LOGIC;
  signal \out[1]_i_27_n_0\ : STD_LOGIC;
  signal \out[20]_i_25_n_0\ : STD_LOGIC;
  signal \out[21]_i_25_n_0\ : STD_LOGIC;
  signal \out[22]_i_25_n_0\ : STD_LOGIC;
  signal \out[23]_i_25_n_0\ : STD_LOGIC;
  signal \out[24]_i_25_n_0\ : STD_LOGIC;
  signal \out[25]_i_25_n_0\ : STD_LOGIC;
  signal \out[26]_i_25_n_0\ : STD_LOGIC;
  signal \out[27]_i_25_n_0\ : STD_LOGIC;
  signal \out[28]_i_25_n_0\ : STD_LOGIC;
  signal \out[29]_i_25__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_27_n_0\ : STD_LOGIC;
  signal \out[30]_i_25_n_0\ : STD_LOGIC;
  signal \out[31]_i_25_n_0\ : STD_LOGIC;
  signal \out[3]_i_27_n_0\ : STD_LOGIC;
  signal \out[4]_i_27_n_0\ : STD_LOGIC;
  signal \out[5]_i_27_n_0\ : STD_LOGIC;
  signal \out[6]_i_27_n_0\ : STD_LOGIC;
  signal \out[7]_i_27_n_0\ : STD_LOGIC;
  signal \out[8]_i_25_n_0\ : STD_LOGIC;
  signal \out[9]_i_25_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[27]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_27_n_0\
    );
\out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_25_n_0\
    );
\out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_25_n_0\
    );
\out[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_25_n_0\
    );
\out[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_25_n_0\
    );
\out[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_25_n_0\
    );
\out[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_25_n_0\
    );
\out[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_25_n_0\
    );
\out[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_25_n_0\
    );
\out[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_25_n_0\
    );
\out[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_25_n_0\
    );
\out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_27_n_0\
    );
\out[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_25_n_0\
    );
\out[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_25_n_0\
    );
\out[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_25_n_0\
    );
\out[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_25_n_0\
    );
\out[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_25_n_0\
    );
\out[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_25_n_0\
    );
\out[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_25_n_0\
    );
\out[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_25_n_0\
    );
\out[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_25_n_0\
    );
\out[29]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_25__0_n_0\
    );
\out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_27_n_0\
    );
\out[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_25_n_0\
    );
\out[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_25_n_0\
    );
\out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_27_n_0\
    );
\out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_27_n_0\
    );
\out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_27_n_0\
    );
\out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_27_n_0\
    );
\out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_27_n_0\
    );
\out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_25_n_0\
    );
\out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[27]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_25_n_0\
    );
\out_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]\,
      S => Q(2)
    );
\out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]\,
      S => \addr_reg[13]\
    );
\out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]\,
      S => \addr_reg[13]\
    );
\out_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]\,
      S => \addr_reg[13]\
    );
\out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]\,
      S => \addr_reg[13]\
    );
\out_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]\,
      S => Q(2)
    );
\out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]\,
      S => Q(2)
    );
\out_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]\,
      S => Q(2)
    );
\out_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]\,
      S => Q(2)
    );
\out_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]\,
      S => \addr_reg[13]\
    );
\out_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]\,
      S => \addr_reg[13]\
    );
\out_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]\,
      S => Q(2)
    );
\out_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]\,
      S => \addr_reg[13]\
    );
\out_reg[21]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]\,
      S => \addr_reg[13]\
    );
\out_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]\,
      S => Q(2)
    );
\out_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]\,
      S => Q(2)
    );
\out_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]\,
      S => Q(2)
    );
\out_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]\,
      S => Q(2)
    );
\out_reg[26]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]\,
      S => \addr_reg[13]\
    );
\out_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]\,
      S => \addr_reg[13]\
    );
\out_reg[28]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]\,
      S => \addr_reg[13]\
    );
\out_reg[29]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_25__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]\,
      S => \addr_reg[13]\
    );
\out_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]\,
      S => \addr_reg[13]\
    );
\out_reg[30]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]\,
      S => Q(2)
    );
\out_reg[31]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]\,
      S => Q(2)
    );
\out_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]\,
      S => \addr_reg[13]\
    );
\out_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]\,
      S => \addr_reg[13]\
    );
\out_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]\,
      S => \addr_reg[13]\
    );
\out_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]\,
      S => Q(2)
    );
\out_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_27_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]\,
      S => Q(2)
    );
\out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]\,
      S => Q(2)
    );
\out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_25_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized27\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized27\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized27\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized28\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized28\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized28\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized29\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized29\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized29\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized3\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized3\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized30\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized30\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized30\ is
  signal \DOA[31]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[31]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[31]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized31\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized31\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized31\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized32\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized32\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized32\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized33\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized33\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized33\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized34\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized34\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized34\ is
  signal \DOA[35]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \out[10]_i_19_n_0\ : STD_LOGIC;
  signal \out[11]_i_19_n_0\ : STD_LOGIC;
  signal \out[12]_i_19_n_0\ : STD_LOGIC;
  signal \out[13]_i_19_n_0\ : STD_LOGIC;
  signal \out[14]_i_19_n_0\ : STD_LOGIC;
  signal \out[15]_i_19_n_0\ : STD_LOGIC;
  signal \out[16]_i_19_n_0\ : STD_LOGIC;
  signal \out[17]_i_19_n_0\ : STD_LOGIC;
  signal \out[18]_i_19_n_0\ : STD_LOGIC;
  signal \out[19]_i_19_n_0\ : STD_LOGIC;
  signal \out[1]_i_21_n_0\ : STD_LOGIC;
  signal \out[20]_i_19_n_0\ : STD_LOGIC;
  signal \out[21]_i_19_n_0\ : STD_LOGIC;
  signal \out[22]_i_19_n_0\ : STD_LOGIC;
  signal \out[23]_i_19_n_0\ : STD_LOGIC;
  signal \out[24]_i_19_n_0\ : STD_LOGIC;
  signal \out[25]_i_19_n_0\ : STD_LOGIC;
  signal \out[26]_i_19_n_0\ : STD_LOGIC;
  signal \out[27]_i_19_n_0\ : STD_LOGIC;
  signal \out[28]_i_19_n_0\ : STD_LOGIC;
  signal \out[29]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_21_n_0\ : STD_LOGIC;
  signal \out[30]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[3]_i_21_n_0\ : STD_LOGIC;
  signal \out[4]_i_21_n_0\ : STD_LOGIC;
  signal \out[5]_i_21_n_0\ : STD_LOGIC;
  signal \out[6]_i_21_n_0\ : STD_LOGIC;
  signal \out[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \out[8]_i_19_n_0\ : STD_LOGIC;
  signal \out[9]_i_19_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \out_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[35]_3\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_21__0_n_0\
    );
\out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_19_n_0\
    );
\out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_19_n_0\
    );
\out[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_19_n_0\
    );
\out[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_19_n_0\
    );
\out[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_19_n_0\
    );
\out[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_19_n_0\
    );
\out[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_19_n_0\
    );
\out[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_19_n_0\
    );
\out[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_19_n_0\
    );
\out[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_19_n_0\
    );
\out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_21_n_0\
    );
\out[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_19_n_0\
    );
\out[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_19_n_0\
    );
\out[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_19_n_0\
    );
\out[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_19_n_0\
    );
\out[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_19_n_0\
    );
\out[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_19_n_0\
    );
\out[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_19_n_0\
    );
\out[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_19_n_0\
    );
\out[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_19_n_0\
    );
\out[29]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_19__0_n_0\
    );
\out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_21_n_0\
    );
\out[30]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_19__0_n_0\
    );
\out[31]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_19__0_n_0\
    );
\out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_21_n_0\
    );
\out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_21_n_0\
    );
\out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_21_n_0\
    );
\out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_21_n_0\
    );
\out[7]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_21__0_n_0\
    );
\out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_19_n_0\
    );
\out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[35]_3\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_19_n_0\
    );
\out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_21__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[0]_i_6__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[0]_i_11_n_0\,
      I1 => \addr_reg[13]_19\,
      O => \out_reg[0]\,
      S => Q(3)
    );
\out_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[10]_i_9_n_0\,
      I1 => \addr_reg[13]_17\,
      O => \out_reg[10]\,
      S => Q(3)
    );
\out_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[11]_i_9__0_n_0\,
      I1 => \addr_reg[13]_16\,
      O => \out_reg[11]\,
      S => Q(3)
    );
\out_reg[11]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]_i_9__0_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[12]_i_9_n_0\,
      I1 => \addr_reg[13]_7\,
      O => \out_reg[12]\,
      S => Q(3)
    );
\out_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[13]_i_9_n_0\,
      I1 => \addr_reg[13]_6\,
      O => \out_reg[13]\,
      S => Q(3)
    );
\out_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[14]_i_9_n_0\,
      I1 => \addr_reg[13]_9\,
      O => \out_reg[14]\,
      S => Q(3)
    );
\out_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[15]_i_9__0_n_0\,
      I1 => \addr_reg[13]_8\,
      O => \out_reg[15]\,
      S => Q(3)
    );
\out_reg[15]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]_i_9__0_n_0\,
      S => Q(2)
    );
\out_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[16]_i_9_n_0\,
      I1 => \addr_reg[13]_11\,
      O => \out_reg[16]\,
      S => Q(3)
    );
\out_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[17]_i_9_n_0\,
      I1 => \addr_reg[13]_10\,
      O => \out_reg[17]\,
      S => Q(3)
    );
\out_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[18]_i_9_n_0\,
      I1 => \addr_reg[13]_1\,
      O => \out_reg[18]\,
      S => Q(3)
    );
\out_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[19]_i_9__0_n_0\,
      I1 => \addr_reg[13]\,
      O => \out_reg[19]\,
      S => Q(3)
    );
\out_reg[19]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]_i_9__0_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[1]_i_11_n_0\,
      I1 => \addr_reg[13]_18\,
      O => \out_reg[1]\,
      S => Q(3)
    );
\out_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[20]_i_9_n_0\,
      I1 => \addr_reg[13]_3\,
      O => \out_reg[20]\,
      S => Q(3)
    );
\out_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[21]_i_9_n_0\,
      I1 => \addr_reg[13]_2\,
      O => \out_reg[21]\,
      S => Q(3)
    );
\out_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[22]_i_9_n_0\,
      I1 => \addr_reg[13]_5\,
      O => \out_reg[22]\,
      S => Q(3)
    );
\out_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[23]_i_9__0_n_0\,
      I1 => \addr_reg[13]_4\,
      O => \out_reg[23]\,
      S => Q(3)
    );
\out_reg[23]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]_i_9__0_n_0\,
      S => Q(2)
    );
\out_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[24]_i_9_n_0\,
      I1 => \addr_reg[13]_24\,
      O => \out_reg[24]\,
      S => Q(3)
    );
\out_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[25]_i_9_n_0\,
      I1 => \addr_reg[13]_25\,
      O => \out_reg[25]\,
      S => Q(3)
    );
\out_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[26]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[26]_i_9_n_0\,
      I1 => \addr_reg[13]_26\,
      O => \out_reg[26]\,
      S => Q(3)
    );
\out_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[27]_i_9__0_n_0\,
      I1 => \addr_reg[13]_27\,
      O => \out_reg[27]\,
      S => Q(3)
    );
\out_reg[27]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]_i_9__0_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[28]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[28]_i_9_n_0\,
      I1 => \addr_reg[13]_28\,
      O => \out_reg[28]\,
      S => Q(3)
    );
\out_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[29]_i_9_n_0\,
      I1 => \addr_reg[13]_29\,
      O => \out_reg[29]\,
      S => Q(3)
    );
\out_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[2]_i_11_n_0\,
      I1 => \addr_reg[13]_21\,
      O => \out_reg[2]\,
      S => Q(3)
    );
\out_reg[30]_i_4__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[30]_i_9__0_n_0\,
      I1 => \addr_reg[13]_30\,
      O => \out_reg[30]\,
      S => Q(3)
    );
\out_reg[30]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]_i_9__0_n_0\,
      S => Q(2)
    );
\out_reg[31]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[31]_i_9_n_0\,
      I1 => \addr_reg[13]_31\,
      O => \out_reg[31]\,
      S => Q(3)
    );
\out_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[3]_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]_i_11__0_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[3]_i_11__0_n_0\,
      I1 => \addr_reg[13]_20\,
      O => \out_reg[3]\,
      S => Q(3)
    );
\out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[4]_i_11_n_0\,
      I1 => \addr_reg[13]_23\,
      O => \out_reg[4]\,
      S => Q(3)
    );
\out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]_i_11_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[5]_i_11_n_0\,
      I1 => \addr_reg[13]_22\,
      O => \out_reg[5]\,
      S => Q(3)
    );
\out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]_i_11_n_0\,
      S => Q(2)
    );
\out_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[6]_i_11_n_0\,
      I1 => \addr_reg[13]_13\,
      O => \out_reg[6]\,
      S => Q(3)
    );
\out_reg[7]_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_21__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]_i_11__0_n_0\,
      S => Q(2)
    );
\out_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[7]_i_11__0_n_0\,
      I1 => \addr_reg[13]_12\,
      O => \out_reg[7]\,
      S => Q(3)
    );
\out_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[8]_i_9_n_0\,
      I1 => \addr_reg[13]_15\,
      O => \out_reg[8]\,
      S => Q(3)
    );
\out_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]_i_9_n_0\,
      S => Q(2)
    );
\out_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[9]_i_9_n_0\,
      I1 => \addr_reg[13]_14\,
      O => \out_reg[9]\,
      S => Q(3)
    );
\out_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]_i_9_n_0\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized35\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized35\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized35\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized36\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized36\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized36\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized37\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized37\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized37\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized38\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized38\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized38\ is
  signal \DOA[39]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[39]_7\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[39]_7\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized39\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized39\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized39\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized4\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized4\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized40\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized40\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized40\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized41\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized41\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized41\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized42\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized42\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized42\ is
  signal \DOA[43]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_23_n_0\ : STD_LOGIC;
  signal \out[10]_i_21_n_0\ : STD_LOGIC;
  signal \out[11]_i_21_n_0\ : STD_LOGIC;
  signal \out[12]_i_21_n_0\ : STD_LOGIC;
  signal \out[13]_i_21_n_0\ : STD_LOGIC;
  signal \out[14]_i_21_n_0\ : STD_LOGIC;
  signal \out[15]_i_21_n_0\ : STD_LOGIC;
  signal \out[16]_i_21_n_0\ : STD_LOGIC;
  signal \out[17]_i_21_n_0\ : STD_LOGIC;
  signal \out[18]_i_21_n_0\ : STD_LOGIC;
  signal \out[19]_i_21_n_0\ : STD_LOGIC;
  signal \out[1]_i_23_n_0\ : STD_LOGIC;
  signal \out[20]_i_21_n_0\ : STD_LOGIC;
  signal \out[21]_i_21_n_0\ : STD_LOGIC;
  signal \out[22]_i_21_n_0\ : STD_LOGIC;
  signal \out[23]_i_21_n_0\ : STD_LOGIC;
  signal \out[24]_i_21_n_0\ : STD_LOGIC;
  signal \out[25]_i_21_n_0\ : STD_LOGIC;
  signal \out[26]_i_21_n_0\ : STD_LOGIC;
  signal \out[27]_i_21_n_0\ : STD_LOGIC;
  signal \out[28]_i_21_n_0\ : STD_LOGIC;
  signal \out[29]_i_21__0_n_0\ : STD_LOGIC;
  signal \out[2]_i_23_n_0\ : STD_LOGIC;
  signal \out[30]_i_21__0_n_0\ : STD_LOGIC;
  signal \out[31]_i_21_n_0\ : STD_LOGIC;
  signal \out[3]_i_23_n_0\ : STD_LOGIC;
  signal \out[4]_i_23_n_0\ : STD_LOGIC;
  signal \out[5]_i_23_n_0\ : STD_LOGIC;
  signal \out[6]_i_23_n_0\ : STD_LOGIC;
  signal \out[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \out[8]_i_21_n_0\ : STD_LOGIC;
  signal \out[9]_i_21_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[43]_11\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_23_n_0\
    );
\out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_21_n_0\
    );
\out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_21_n_0\
    );
\out[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_21_n_0\
    );
\out[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_21_n_0\
    );
\out[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_21_n_0\
    );
\out[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_21_n_0\
    );
\out[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_21_n_0\
    );
\out[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_21_n_0\
    );
\out[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_21_n_0\
    );
\out[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_21_n_0\
    );
\out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_23_n_0\
    );
\out[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_21_n_0\
    );
\out[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_21_n_0\
    );
\out[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_21_n_0\
    );
\out[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_21_n_0\
    );
\out[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_21_n_0\
    );
\out[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_21_n_0\
    );
\out[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_21_n_0\
    );
\out[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_21_n_0\
    );
\out[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_21_n_0\
    );
\out[29]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_21__0_n_0\
    );
\out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_23_n_0\
    );
\out[30]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_21__0_n_0\
    );
\out[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_21_n_0\
    );
\out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_23_n_0\
    );
\out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_23_n_0\
    );
\out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_23_n_0\
    );
\out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_23_n_0\
    );
\out[7]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_23__0_n_0\
    );
\out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_21_n_0\
    );
\out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[43]_11\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_21_n_0\
    );
\out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]\,
      S => Q(2)
    );
\out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]\,
      S => \addr_reg[13]\
    );
\out_reg[11]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]\,
      S => \addr_reg[13]\
    );
\out_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]\,
      S => \addr_reg[13]\
    );
\out_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]\,
      S => \addr_reg[13]\
    );
\out_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]\,
      S => Q(2)
    );
\out_reg[15]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]\,
      S => Q(2)
    );
\out_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]\,
      S => Q(2)
    );
\out_reg[17]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]\,
      S => Q(2)
    );
\out_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]\,
      S => \addr_reg[13]\
    );
\out_reg[19]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]\,
      S => \addr_reg[13]\
    );
\out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]\,
      S => Q(2)
    );
\out_reg[20]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]\,
      S => \addr_reg[13]\
    );
\out_reg[21]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]\,
      S => \addr_reg[13]\
    );
\out_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]\,
      S => Q(2)
    );
\out_reg[23]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]\,
      S => Q(2)
    );
\out_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]\,
      S => Q(2)
    );
\out_reg[25]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]\,
      S => Q(2)
    );
\out_reg[26]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]\,
      S => \addr_reg[13]\
    );
\out_reg[27]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]\,
      S => \addr_reg[13]\
    );
\out_reg[28]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]\,
      S => \addr_reg[13]\
    );
\out_reg[29]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_21__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]\,
      S => \addr_reg[13]\
    );
\out_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]\,
      S => \addr_reg[13]\
    );
\out_reg[30]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_21__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]\,
      S => Q(2)
    );
\out_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]\,
      S => Q(2)
    );
\out_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]\,
      S => \addr_reg[13]\
    );
\out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]\,
      S => \addr_reg[13]\
    );
\out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]\,
      S => \addr_reg[13]\
    );
\out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_23_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]\,
      S => Q(2)
    );
\out_reg[7]_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_23__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]\,
      S => Q(2)
    );
\out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]\,
      S => Q(2)
    );
\out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_21_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized43\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized43\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized43\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized44\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized44\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized44\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized45\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized45\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized45\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized46\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized46\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized46\ is
  signal \DOA[47]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[47]_15\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[47]_15\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized47\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized47\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized47\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized48\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized48\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized48\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized49\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized49\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized49\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized5\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized5\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized50\ is
  port (
    ram_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \byteselect_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lblw_reg : in STD_LOGIC;
    \addr_reg[14]\ : in STD_LOGIC;
    \addr_reg[16]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg[14]_0\ : in STD_LOGIC;
    \addr_reg[14]_1\ : in STD_LOGIC;
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[14]_2\ : in STD_LOGIC;
    \addr_reg[14]_3\ : in STD_LOGIC;
    \addr_reg[14]_4\ : in STD_LOGIC;
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[14]_5\ : in STD_LOGIC;
    \addr_reg[14]_6\ : in STD_LOGIC;
    \addr_reg[14]_7\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[14]_8\ : in STD_LOGIC;
    \addr_reg[14]_9\ : in STD_LOGIC;
    \addr_reg[14]_10\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[14]_11\ : in STD_LOGIC;
    \addr_reg[14]_12\ : in STD_LOGIC;
    \addr_reg[14]_13\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[14]_14\ : in STD_LOGIC;
    \addr_reg[14]_15\ : in STD_LOGIC;
    \addr_reg[14]_16\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[14]_17\ : in STD_LOGIC;
    \addr_reg[14]_18\ : in STD_LOGIC;
    \addr_reg[14]_19\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[14]_20\ : in STD_LOGIC;
    \addr_reg[14]_21\ : in STD_LOGIC;
    \addr_reg[14]_22\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[14]_23\ : in STD_LOGIC;
    \addr_reg[14]_24\ : in STD_LOGIC;
    \addr_reg[14]_25\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[14]_26\ : in STD_LOGIC;
    \addr_reg[14]_27\ : in STD_LOGIC;
    \addr_reg[14]_28\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[14]_29\ : in STD_LOGIC;
    \addr_reg[14]_30\ : in STD_LOGIC;
    \addr_reg[14]_31\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[14]_32\ : in STD_LOGIC;
    \addr_reg[14]_33\ : in STD_LOGIC;
    \addr_reg[14]_34\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[14]_35\ : in STD_LOGIC;
    \addr_reg[14]_36\ : in STD_LOGIC;
    \addr_reg[14]_37\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[14]_38\ : in STD_LOGIC;
    \addr_reg[14]_39\ : in STD_LOGIC;
    \addr_reg[14]_40\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[14]_41\ : in STD_LOGIC;
    \addr_reg[14]_42\ : in STD_LOGIC;
    \addr_reg[14]_43\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[14]_44\ : in STD_LOGIC;
    \addr_reg[14]_45\ : in STD_LOGIC;
    \addr_reg[14]_46\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[14]_47\ : in STD_LOGIC;
    \addr_reg[14]_48\ : in STD_LOGIC;
    \addr_reg[14]_49\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[14]_50\ : in STD_LOGIC;
    \addr_reg[14]_51\ : in STD_LOGIC;
    \addr_reg[14]_52\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[14]_53\ : in STD_LOGIC;
    \addr_reg[14]_54\ : in STD_LOGIC;
    \addr_reg[14]_55\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[14]_56\ : in STD_LOGIC;
    \addr_reg[14]_57\ : in STD_LOGIC;
    \addr_reg[14]_58\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[14]_59\ : in STD_LOGIC;
    \addr_reg[14]_60\ : in STD_LOGIC;
    \addr_reg[14]_61\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[14]_62\ : in STD_LOGIC;
    \addr_reg[14]_63\ : in STD_LOGIC;
    \addr_reg[14]_64\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[14]_65\ : in STD_LOGIC;
    \addr_reg[14]_66\ : in STD_LOGIC;
    \addr_reg[14]_67\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[14]_68\ : in STD_LOGIC;
    \addr_reg[14]_69\ : in STD_LOGIC;
    \addr_reg[14]_70\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[14]_71\ : in STD_LOGIC;
    \addr_reg[14]_72\ : in STD_LOGIC;
    \addr_reg[14]_73\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[14]_74\ : in STD_LOGIC;
    \addr_reg[14]_75\ : in STD_LOGIC;
    \addr_reg[14]_76\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[14]_77\ : in STD_LOGIC;
    \addr_reg[14]_78\ : in STD_LOGIC;
    \addr_reg[14]_79\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[14]_80\ : in STD_LOGIC;
    \addr_reg[14]_81\ : in STD_LOGIC;
    \addr_reg[14]_82\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[14]_83\ : in STD_LOGIC;
    \addr_reg[14]_84\ : in STD_LOGIC;
    \addr_reg[14]_85\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[14]_86\ : in STD_LOGIC;
    \addr_reg[14]_87\ : in STD_LOGIC;
    \addr_reg[14]_88\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[14]_89\ : in STD_LOGIC;
    \addr_reg[14]_90\ : in STD_LOGIC;
    \addr_reg[14]_91\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \addr_reg[14]_92\ : in STD_LOGIC;
    \addr_reg[14]_93\ : in STD_LOGIC;
    \addr_reg[14]_94\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized50\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized50\ is
  signal DOA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DOA[51]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \out[10]_i_15_n_0\ : STD_LOGIC;
  signal \out[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \out[12]_i_15_n_0\ : STD_LOGIC;
  signal \out[13]_i_15_n_0\ : STD_LOGIC;
  signal \out[14]_i_15_n_0\ : STD_LOGIC;
  signal \out[15]_i_15_n_0\ : STD_LOGIC;
  signal \out[16]_i_15_n_0\ : STD_LOGIC;
  signal \out[17]_i_15_n_0\ : STD_LOGIC;
  signal \out[18]_i_15_n_0\ : STD_LOGIC;
  signal \out[19]_i_15__0_n_0\ : STD_LOGIC;
  signal \out[1]_i_17_n_0\ : STD_LOGIC;
  signal \out[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \out[20]_i_15_n_0\ : STD_LOGIC;
  signal \out[21]_i_15_n_0\ : STD_LOGIC;
  signal \out[22]_i_15_n_0\ : STD_LOGIC;
  signal \out[23]_i_15_n_0\ : STD_LOGIC;
  signal \out[24]_i_15_n_0\ : STD_LOGIC;
  signal \out[25]_i_15_n_0\ : STD_LOGIC;
  signal \out[26]_i_15_n_0\ : STD_LOGIC;
  signal \out[27]_i_15__0_n_0\ : STD_LOGIC;
  signal \out[28]_i_15_n_0\ : STD_LOGIC;
  signal \out[29]_i_15_n_0\ : STD_LOGIC;
  signal \out[2]_i_17_n_0\ : STD_LOGIC;
  signal \out[2]_i_3_n_0\ : STD_LOGIC;
  signal \out[30]_i_15__0_n_0\ : STD_LOGIC;
  signal \out[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \out[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[3]_i_3_n_0\ : STD_LOGIC;
  signal \out[4]_i_17_n_0\ : STD_LOGIC;
  signal \out[4]_i_3_n_0\ : STD_LOGIC;
  signal \out[5]_i_17_n_0\ : STD_LOGIC;
  signal \out[5]_i_3_n_0\ : STD_LOGIC;
  signal \out[6]_i_17_n_0\ : STD_LOGIC;
  signal \out[6]_i_3_n_0\ : STD_LOGIC;
  signal \out[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[7]_i_3_n_0\ : STD_LOGIC;
  signal \out[8]_i_15_n_0\ : STD_LOGIC;
  signal \out[9]_i_15_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \^out_reg[31]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \out_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
  \out_reg[31]\(23 downto 0) <= \^out_reg[31]\(23 downto 0);
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[51]_19\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(0),
      I1 => DOADO(0),
      I2 => \addr_reg[16]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => \addr_reg[16]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_17__0_n_0\
    );
\out[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[0]_i_3__3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(0),
      I4 => lblw_reg,
      I5 => DOA(0),
      O => ram_dout(0)
    );
\out[0]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(16),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(8),
      O => \out[0]_i_3__3_n_0\
    );
\out[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[0]_i_5__0_n_0\,
      I1 => \addr_reg[14]_56\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_57\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_58\,
      O => DOA(0)
    );
\out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_15_n_0\
    );
\out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[10]_i_3__0_n_0\,
      I1 => \addr_reg[14]_50\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_51\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_52\,
      O => \^out_reg[31]\(2)
    );
\out[11]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_15__0_n_0\
    );
\out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[11]_i_3__0_n_0\,
      I1 => \addr_reg[14]_47\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_48\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_49\,
      O => \^out_reg[31]\(3)
    );
\out[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_15_n_0\
    );
\out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[12]_i_3__0_n_0\,
      I1 => \addr_reg[14]_20\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_21\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_22\,
      O => \^out_reg[31]\(4)
    );
\out[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_15_n_0\
    );
\out[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[13]_i_3__0_n_0\,
      I1 => \addr_reg[14]_17\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_18\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_19\,
      O => \^out_reg[31]\(5)
    );
\out[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_15_n_0\
    );
\out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[14]_i_3__0_n_0\,
      I1 => \addr_reg[14]_26\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_27\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_28\,
      O => \^out_reg[31]\(6)
    );
\out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_15_n_0\
    );
\out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[15]_i_3__0_n_0\,
      I1 => \addr_reg[14]_23\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_24\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_25\,
      O => \^out_reg[31]\(7)
    );
\out[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(16),
      I1 => DOADO(16),
      I2 => \addr_reg[16]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => \addr_reg[16]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_15_n_0\
    );
\out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[16]_i_3__0_n_0\,
      I1 => \addr_reg[14]_32\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_33\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_34\,
      O => \^out_reg[31]\(8)
    );
\out[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_15_n_0\
    );
\out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[17]_i_3__0_n_0\,
      I1 => \addr_reg[14]_29\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_30\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_31\,
      O => \^out_reg[31]\(9)
    );
\out[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_15_n_0\
    );
\out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[18]_i_3__0_n_0\,
      I1 => \addr_reg[14]_2\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_3\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_4\,
      O => \^out_reg[31]\(10)
    );
\out[19]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_15__0_n_0\
    );
\out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[19]_i_3__0_n_0\,
      I1 => \addr_reg[14]\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_0\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_1\,
      O => \^out_reg[31]\(11)
    );
\out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_17_n_0\
    );
\out[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[1]_i_3__0_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(1),
      I4 => lblw_reg,
      I5 => DOA(1),
      O => ram_dout(1)
    );
\out[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(17),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(9),
      O => \out[1]_i_3__0_n_0\
    );
\out[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[1]_i_5_n_0\,
      I1 => \addr_reg[14]_53\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_54\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_55\,
      O => DOA(1)
    );
\out[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_15_n_0\
    );
\out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[20]_i_3__0_n_0\,
      I1 => \addr_reg[14]_8\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_9\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_10\,
      O => \^out_reg[31]\(12)
    );
\out[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_15_n_0\
    );
\out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[21]_i_3__0_n_0\,
      I1 => \addr_reg[14]_5\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_6\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_7\,
      O => \^out_reg[31]\(13)
    );
\out[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_15_n_0\
    );
\out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[22]_i_3__0_n_0\,
      I1 => \addr_reg[14]_14\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_15\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_16\,
      O => \^out_reg[31]\(14)
    );
\out[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_15_n_0\
    );
\out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[23]_i_3__0_n_0\,
      I1 => \addr_reg[14]_11\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_12\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_13\,
      O => \^out_reg[31]\(15)
    );
\out[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(24),
      I1 => DOADO(24),
      I2 => \addr_reg[16]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => \addr_reg[16]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_15_n_0\
    );
\out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[24]_i_3__0_n_0\,
      I1 => \addr_reg[14]_71\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_72\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_73\,
      O => \^out_reg[31]\(16)
    );
\out[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_15_n_0\
    );
\out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[25]_i_3__0_n_0\,
      I1 => \addr_reg[14]_74\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_75\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_76\,
      O => \^out_reg[31]\(17)
    );
\out[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_15_n_0\
    );
\out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[26]_i_3__0_n_0\,
      I1 => \addr_reg[14]_77\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_78\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_79\,
      O => \^out_reg[31]\(18)
    );
\out[27]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_15__0_n_0\
    );
\out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[27]_i_3__0_n_0\,
      I1 => \addr_reg[14]_80\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_81\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_82\,
      O => \^out_reg[31]\(19)
    );
\out[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_15_n_0\
    );
\out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[28]_i_3__0_n_0\,
      I1 => \addr_reg[14]_83\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_84\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_85\,
      O => \^out_reg[31]\(20)
    );
\out[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_15_n_0\
    );
\out[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[29]_i_3__0_n_0\,
      I1 => \addr_reg[14]_86\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_87\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_88\,
      O => \^out_reg[31]\(21)
    );
\out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_17_n_0\
    );
\out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[2]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(2),
      I4 => lblw_reg,
      I5 => DOA(2),
      O => ram_dout(2)
    );
\out[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(18),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(10),
      O => \out[2]_i_3_n_0\
    );
\out[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[2]_i_5_n_0\,
      I1 => \addr_reg[14]_62\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_63\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_64\,
      O => DOA(2)
    );
\out[30]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_15__0_n_0\
    );
\out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[30]_i_3_n_0\,
      I1 => \addr_reg[14]_89\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_90\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_91\,
      O => \^out_reg[31]\(22)
    );
\out[31]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_15__0_n_0\
    );
\out[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[31]_i_3_n_0\,
      I1 => \addr_reg[14]_92\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_93\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_94\,
      O => \^out_reg[31]\(23)
    );
\out[3]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_17__0_n_0\
    );
\out[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[3]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(3),
      I4 => lblw_reg,
      I5 => DOA(3),
      O => ram_dout(3)
    );
\out[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(19),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(11),
      O => \out[3]_i_3_n_0\
    );
\out[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[3]_i_5_n_0\,
      I1 => \addr_reg[14]_59\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_60\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_61\,
      O => DOA(3)
    );
\out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_17_n_0\
    );
\out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[4]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(4),
      I4 => lblw_reg,
      I5 => DOA(4),
      O => ram_dout(4)
    );
\out[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(20),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(12),
      O => \out[4]_i_3_n_0\
    );
\out[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[4]_i_5_n_0\,
      I1 => \addr_reg[14]_68\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_69\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_70\,
      O => DOA(4)
    );
\out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_17_n_0\
    );
\out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[5]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(5),
      I4 => lblw_reg,
      I5 => DOA(5),
      O => ram_dout(5)
    );
\out[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(21),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(13),
      O => \out[5]_i_3_n_0\
    );
\out[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[5]_i_5_n_0\,
      I1 => \addr_reg[14]_65\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_66\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_67\,
      O => DOA(5)
    );
\out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_17_n_0\
    );
\out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[6]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(6),
      I4 => lblw_reg,
      I5 => DOA(6),
      O => ram_dout(6)
    );
\out[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(22),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(14),
      O => \out[6]_i_3_n_0\
    );
\out[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[6]_i_5_n_0\,
      I1 => \addr_reg[14]_38\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_39\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_40\,
      O => DOA(6)
    );
\out[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_17__0_n_0\
    );
\out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFAEAA0000"
    )
        port map (
      I0 => \out[7]_i_3_n_0\,
      I1 => \byteselect_reg[1]\(1),
      I2 => \byteselect_reg[1]\(0),
      I3 => \^out_reg[31]\(7),
      I4 => lblw_reg,
      I5 => DOA(7),
      O => ram_dout(7)
    );
\out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^out_reg[31]\(23),
      I1 => \byteselect_reg[1]\(0),
      I2 => \byteselect_reg[1]\(1),
      I3 => \^out_reg[31]\(15),
      O => \out[7]_i_3_n_0\
    );
\out[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[7]_i_5_n_0\,
      I1 => \addr_reg[14]_35\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_36\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_37\,
      O => DOA(7)
    );
\out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(8),
      I1 => DOADO(8),
      I2 => \addr_reg[16]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => \addr_reg[16]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_15_n_0\
    );
\out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[8]_i_3__0_n_0\,
      I1 => \addr_reg[14]_44\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_45\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_46\,
      O => \^out_reg[31]\(0)
    );
\out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[51]_19\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_15_n_0\
    );
\out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out_reg[9]_i_3__0_n_0\,
      I1 => \addr_reg[14]_41\,
      I2 => \addr_reg[16]_0\(5),
      I3 => \addr_reg[14]_42\,
      I4 => \addr_reg[16]_0\(4),
      I5 => \addr_reg[14]_43\,
      O => \^out_reg[31]\(1)
    );
\out_reg[0]_i_5__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[0]_i_9_n_0\,
      I1 => \addr_reg[13]_19\,
      O => \out_reg[0]_i_5__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]_i_9_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[10]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[10]_i_7_n_0\,
      I1 => \addr_reg[13]_17\,
      O => \out_reg[10]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[11]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[11]_i_7_n_0\,
      I1 => \addr_reg[13]_16\,
      O => \out_reg[11]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_15__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[12]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[12]_i_7_n_0\,
      I1 => \addr_reg[13]_7\,
      O => \out_reg[12]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[13]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[13]_i_7_n_0\,
      I1 => \addr_reg[13]_6\,
      O => \out_reg[13]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[14]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[14]_i_7_n_0\,
      I1 => \addr_reg[13]_9\,
      O => \out_reg[14]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[15]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[15]_i_7_n_0\,
      I1 => \addr_reg[13]_8\,
      O => \out_reg[15]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[16]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[16]_i_7_n_0\,
      I1 => \addr_reg[13]_11\,
      O => \out_reg[16]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[17]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[17]_i_7_n_0\,
      I1 => \addr_reg[13]_10\,
      O => \out_reg[17]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[18]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[18]_i_7_n_0\,
      I1 => \addr_reg[13]_1\,
      O => \out_reg[18]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[19]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[19]_i_7_n_0\,
      I1 => \addr_reg[13]\,
      O => \out_reg[19]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_15__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[1]_i_9_n_0\,
      I1 => \addr_reg[13]_18\,
      O => \out_reg[1]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]_i_9_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[20]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[20]_i_7_n_0\,
      I1 => \addr_reg[13]_3\,
      O => \out_reg[20]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[21]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[21]_i_7_n_0\,
      I1 => \addr_reg[13]_2\,
      O => \out_reg[21]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[22]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[22]_i_7_n_0\,
      I1 => \addr_reg[13]_5\,
      O => \out_reg[22]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[23]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[23]_i_7_n_0\,
      I1 => \addr_reg[13]_4\,
      O => \out_reg[23]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[24]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[24]_i_7_n_0\,
      I1 => \addr_reg[13]_24\,
      O => \out_reg[24]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[25]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[25]_i_7_n_0\,
      I1 => \addr_reg[13]_25\,
      O => \out_reg[25]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[26]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[26]_i_7_n_0\,
      I1 => \addr_reg[13]_26\,
      O => \out_reg[26]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[27]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[27]_i_7_n_0\,
      I1 => \addr_reg[13]_27\,
      O => \out_reg[27]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_15__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[28]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[28]_i_7_n_0\,
      I1 => \addr_reg[13]_28\,
      O => \out_reg[28]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[29]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[29]_i_7_n_0\,
      I1 => \addr_reg[13]_29\,
      O => \out_reg[29]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]_i_7_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[2]_i_9_n_0\,
      I1 => \addr_reg[13]_21\,
      O => \out_reg[2]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[30]_i_7_n_0\,
      I1 => \addr_reg[13]_30\,
      O => \out_reg[30]_i_3_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_15__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[31]_i_7__0_n_0\,
      I1 => \addr_reg[13]_31\,
      O => \out_reg[31]_i_3_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[31]_i_7__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_15__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]_i_7__0_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[3]_i_9_n_0\,
      I1 => \addr_reg[13]_20\,
      O => \out_reg[3]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[4]_i_9_n_0\,
      I1 => \addr_reg[13]_23\,
      O => \out_reg[4]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[5]_i_9_n_0\,
      I1 => \addr_reg[13]_22\,
      O => \out_reg[5]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]_i_9_n_0\,
      S => \addr_reg[13]_0\
    );
\out_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[6]_i_9_n_0\,
      I1 => \addr_reg[13]_13\,
      O => \out_reg[6]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]_i_9_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[7]_i_9_n_0\,
      I1 => \addr_reg[13]_12\,
      O => \out_reg[7]_i_5_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]_i_9_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[8]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[8]_i_7_n_0\,
      I1 => \addr_reg[13]_15\,
      O => \out_reg[8]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
\out_reg[9]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \out_reg[9]_i_7_n_0\,
      I1 => \addr_reg[13]_14\,
      O => \out_reg[9]_i_3__0_n_0\,
      S => \addr_reg[16]_0\(3)
    );
\out_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_15_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]_i_7_n_0\,
      S => \addr_reg[16]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized51\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized51\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized51\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized52\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized52\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized52\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized53\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized53\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized53\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized54\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[12]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized54\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized54\ is
  signal \DOA[55]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[55]_23\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(0),
      I1 => DOADO(0),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(16),
      I1 => DOADO(16),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(24),
      I1 => DOADO(24),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(8),
      I1 => DOADO(8),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[55]_23\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized55\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized55\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized55\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized56\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized56\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized56\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized57\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized57\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized57\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized58\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_33\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized58\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized58\ is
  signal \DOA[59]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \out[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[10]_i_17_n_0\ : STD_LOGIC;
  signal \out[11]_i_17_n_0\ : STD_LOGIC;
  signal \out[12]_i_17_n_0\ : STD_LOGIC;
  signal \out[13]_i_17_n_0\ : STD_LOGIC;
  signal \out[14]_i_17_n_0\ : STD_LOGIC;
  signal \out[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[16]_i_17_n_0\ : STD_LOGIC;
  signal \out[17]_i_17_n_0\ : STD_LOGIC;
  signal \out[18]_i_17_n_0\ : STD_LOGIC;
  signal \out[19]_i_17_n_0\ : STD_LOGIC;
  signal \out[1]_i_19_n_0\ : STD_LOGIC;
  signal \out[20]_i_17_n_0\ : STD_LOGIC;
  signal \out[21]_i_17_n_0\ : STD_LOGIC;
  signal \out[22]_i_17_n_0\ : STD_LOGIC;
  signal \out[23]_i_17_n_0\ : STD_LOGIC;
  signal \out[24]_i_17_n_0\ : STD_LOGIC;
  signal \out[25]_i_17_n_0\ : STD_LOGIC;
  signal \out[26]_i_17_n_0\ : STD_LOGIC;
  signal \out[27]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[28]_i_17_n_0\ : STD_LOGIC;
  signal \out[29]_i_17_n_0\ : STD_LOGIC;
  signal \out[2]_i_19_n_0\ : STD_LOGIC;
  signal \out[30]_i_17_n_0\ : STD_LOGIC;
  signal \out[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \out[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[4]_i_19_n_0\ : STD_LOGIC;
  signal \out[5]_i_19_n_0\ : STD_LOGIC;
  signal \out[6]_i_19_n_0\ : STD_LOGIC;
  signal \out[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \out[8]_i_17_n_0\ : STD_LOGIC;
  signal \out[9]_i_17_n_0\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[59]_27\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(0),
      I1 => DOADO(0),
      I2 => \addr_reg[13]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(0),
      I4 => \addr_reg[13]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(0),
      O => \out[0]_i_19__0_n_0\
    );
\out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(10),
      O => \out[10]_i_17_n_0\
    );
\out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(11),
      O => \out[11]_i_17_n_0\
    );
\out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(12),
      O => \out[12]_i_17_n_0\
    );
\out[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(13),
      O => \out[13]_i_17_n_0\
    );
\out[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(14),
      O => \out[14]_i_17_n_0\
    );
\out[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(15),
      O => \out[15]_i_17__0_n_0\
    );
\out[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(16),
      I1 => DOADO(16),
      I2 => \addr_reg[13]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(16),
      I4 => \addr_reg[13]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(16),
      O => \out[16]_i_17_n_0\
    );
\out[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(17),
      O => \out[17]_i_17_n_0\
    );
\out[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(18),
      O => \out[18]_i_17_n_0\
    );
\out[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(19),
      O => \out[19]_i_17_n_0\
    );
\out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(1),
      O => \out[1]_i_19_n_0\
    );
\out[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(20),
      O => \out[20]_i_17_n_0\
    );
\out[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(21),
      O => \out[21]_i_17_n_0\
    );
\out[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(22),
      O => \out[22]_i_17_n_0\
    );
\out[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(23),
      O => \out[23]_i_17_n_0\
    );
\out[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(24),
      I1 => DOADO(24),
      I2 => \addr_reg[13]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(24),
      I4 => \addr_reg[13]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(24),
      O => \out[24]_i_17_n_0\
    );
\out[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(25),
      O => \out[25]_i_17_n_0\
    );
\out[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(26),
      O => \out[26]_i_17_n_0\
    );
\out[27]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(27),
      O => \out[27]_i_17__0_n_0\
    );
\out[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(28),
      O => \out[28]_i_17_n_0\
    );
\out[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(29),
      O => \out[29]_i_17_n_0\
    );
\out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_1\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_2\(2),
      O => \out[2]_i_19_n_0\
    );
\out[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(30),
      O => \out[30]_i_17_n_0\
    );
\out[31]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(31),
      O => \out[31]_i_17__0_n_0\
    );
\out[3]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_1\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_2\(3),
      O => \out[3]_i_19__0_n_0\
    );
\out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_1\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_2\(4),
      O => \out[4]_i_19_n_0\
    );
\out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_1\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_2\(5),
      O => \out[5]_i_19_n_0\
    );
\out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_1\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_2\(6),
      O => \out[6]_i_19_n_0\
    );
\out[7]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_1\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_2\(7),
      O => \out[7]_i_19__0_n_0\
    );
\out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(8),
      I1 => DOADO(8),
      I2 => \addr_reg[13]_0\(1),
      I3 => \genblk2[1].ram_block_reg_1\(8),
      I4 => \addr_reg[13]_0\(0),
      I5 => \genblk2[1].ram_block_reg_2\(8),
      O => \out[8]_i_17_n_0\
    );
\out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[59]_27\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_1\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_2\(9),
      O => \out[9]_i_17_n_0\
    );
\out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[0]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_21\,
      O => \out_reg[0]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[10]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_19\,
      O => \out_reg[10]\,
      S => \addr_reg[13]\
    );
\out_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[11]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_18\,
      O => \out_reg[11]\,
      S => \addr_reg[13]\
    );
\out_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[12]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_9\,
      O => \out_reg[12]\,
      S => \addr_reg[13]\
    );
\out_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[13]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_8\,
      O => \out_reg[13]\,
      S => \addr_reg[13]\
    );
\out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[14]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_11\,
      O => \out_reg[14]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[15]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_10\,
      O => \out_reg[15]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[16]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_13\,
      O => \out_reg[16]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[17]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_12\,
      O => \out_reg[17]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[18]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_3\,
      O => \out_reg[18]\,
      S => \addr_reg[13]\
    );
\out_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[19]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_0\,
      O => \out_reg[19]\,
      S => \addr_reg[13]\
    );
\out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[1]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_20\,
      O => \out_reg[1]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[20]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_5\,
      O => \out_reg[20]\,
      S => \addr_reg[13]\
    );
\out_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[21]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_4\,
      O => \out_reg[21]\,
      S => \addr_reg[13]\
    );
\out_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[22]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_7\,
      O => \out_reg[22]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[23]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_6\,
      O => \out_reg[23]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[24]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_26\,
      O => \out_reg[24]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[25]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_27\,
      O => \out_reg[25]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[26]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_28\,
      O => \out_reg[26]\,
      S => \addr_reg[13]\
    );
\out_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[27]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_29\,
      O => \out_reg[27]\,
      S => \addr_reg[13]\
    );
\out_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[28]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_30\,
      O => \out_reg[28]\,
      S => \addr_reg[13]\
    );
\out_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[29]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_31\,
      O => \out_reg[29]\,
      S => \addr_reg[13]\
    );
\out_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[2]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_23\,
      O => \out_reg[2]\,
      S => \addr_reg[13]\
    );
\out_reg[30]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[30]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_32\,
      O => \out_reg[30]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[31]_i_17__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_33\,
      O => \out_reg[31]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[3]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[3]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_22\,
      O => \out_reg[3]\,
      S => \addr_reg[13]\
    );
\out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[4]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_25\,
      O => \out_reg[4]\,
      S => \addr_reg[13]\
    );
\out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[5]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_24\,
      O => \out_reg[5]\,
      S => \addr_reg[13]\
    );
\out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[6]_i_19_n_0\,
      I1 => \genblk2[1].ram_block_reg_15\,
      O => \out_reg[6]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[7]_i_19__0_n_0\,
      I1 => \genblk2[1].ram_block_reg_14\,
      O => \out_reg[7]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[8]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_17\,
      O => \out_reg[8]\,
      S => \addr_reg[13]_0\(2)
    );
\out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \out[9]_i_17_n_0\,
      I1 => \genblk2[1].ram_block_reg_16\,
      O => \out_reg[9]\,
      S => \addr_reg[13]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized59\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized59\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized59\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized6\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized6\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized6\ is
  signal \DOA[7]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[7]__0\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(0),
      I1 => DOADO(0),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(16),
      I1 => DOADO(16),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(24),
      I1 => DOADO(24),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(8),
      I1 => DOADO(8),
      I2 => Q(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => Q(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[7]__0\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized60\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized60\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized60\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized61\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized61\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized61\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized62\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[12]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized62\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized62\ is
  signal \DOA[63]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DOA[63]_31\(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => \addr_reg[1]\(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\out[0]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(0),
      I1 => DOADO(0),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(0),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(0),
      O => \out_reg[0]\
    );
\out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(10),
      I1 => DOADO(10),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(10),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(10),
      O => \out_reg[10]\
    );
\out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(11),
      I1 => DOADO(11),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(11),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(11),
      O => \out_reg[11]\
    );
\out[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(12),
      I1 => DOADO(12),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(12),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(12),
      O => \out_reg[12]\
    );
\out[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(13),
      I1 => DOADO(13),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(13),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(13),
      O => \out_reg[13]\
    );
\out[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(14),
      I1 => DOADO(14),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(14),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(14),
      O => \out_reg[14]\
    );
\out[15]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(15),
      I1 => DOADO(15),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(15),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(15),
      O => \out_reg[15]\
    );
\out[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(16),
      I1 => DOADO(16),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(16),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(16),
      O => \out_reg[16]\
    );
\out[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(17),
      I1 => DOADO(17),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(17),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(17),
      O => \out_reg[17]\
    );
\out[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(18),
      I1 => DOADO(18),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(18),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(18),
      O => \out_reg[18]\
    );
\out[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(19),
      I1 => DOADO(19),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(19),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(19),
      O => \out_reg[19]\
    );
\out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(1),
      I1 => DOADO(1),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(1),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(1),
      O => \out_reg[1]\
    );
\out[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(20),
      I1 => DOADO(20),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(20),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(20),
      O => \out_reg[20]\
    );
\out[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(21),
      I1 => DOADO(21),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(21),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(21),
      O => \out_reg[21]\
    );
\out[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(22),
      I1 => DOADO(22),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(22),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(22),
      O => \out_reg[22]\
    );
\out[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(23),
      I1 => DOADO(23),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(23),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(23),
      O => \out_reg[23]\
    );
\out[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(24),
      I1 => DOADO(24),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(24),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(24),
      O => \out_reg[24]\
    );
\out[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(25),
      I1 => DOADO(25),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(25),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(25),
      O => \out_reg[25]\
    );
\out[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(26),
      I1 => DOADO(26),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(26),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(26),
      O => \out_reg[26]\
    );
\out[27]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(27),
      I1 => DOADO(27),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(27),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(27),
      O => \out_reg[27]\
    );
\out[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(28),
      I1 => DOADO(28),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(28),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(28),
      O => \out_reg[28]\
    );
\out[29]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(29),
      I1 => DOADO(29),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(29),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(29),
      O => \out_reg[29]\
    );
\out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(2),
      I1 => DOADO(2),
      I2 => \addr_reg[12]_0\,
      I3 => \genblk2[1].ram_block_reg_0\(2),
      I4 => \addr_reg[11]_0\,
      I5 => \genblk2[1].ram_block_reg_1\(2),
      O => \out_reg[2]\
    );
\out[30]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(30),
      I1 => DOADO(30),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(30),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(30),
      O => \out_reg[30]\
    );
\out[31]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(31),
      I1 => DOADO(31),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(31),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(31),
      O => \out_reg[31]\
    );
\out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(3),
      I1 => DOADO(3),
      I2 => \addr_reg[12]\,
      I3 => \genblk2[1].ram_block_reg_0\(3),
      I4 => \addr_reg[11]\,
      I5 => \genblk2[1].ram_block_reg_1\(3),
      O => \out_reg[3]\
    );
\out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(4),
      I1 => DOADO(4),
      I2 => \addr_reg[12]_2\,
      I3 => \genblk2[1].ram_block_reg_0\(4),
      I4 => \addr_reg[11]_2\,
      I5 => \genblk2[1].ram_block_reg_1\(4),
      O => \out_reg[4]\
    );
\out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(5),
      I1 => DOADO(5),
      I2 => \addr_reg[12]_1\,
      I3 => \genblk2[1].ram_block_reg_0\(5),
      I4 => \addr_reg[11]_1\,
      I5 => \genblk2[1].ram_block_reg_1\(5),
      O => \out_reg[5]\
    );
\out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(6),
      I1 => DOADO(6),
      I2 => \addr_reg[12]_4\,
      I3 => \genblk2[1].ram_block_reg_0\(6),
      I4 => \addr_reg[11]_4\,
      I5 => \genblk2[1].ram_block_reg_1\(6),
      O => \out_reg[6]\
    );
\out[7]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(7),
      I1 => DOADO(7),
      I2 => \addr_reg[12]_3\,
      I3 => \genblk2[1].ram_block_reg_0\(7),
      I4 => \addr_reg[11]_3\,
      I5 => \genblk2[1].ram_block_reg_1\(7),
      O => \out_reg[7]\
    );
\out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(8),
      I1 => DOADO(8),
      I2 => \addr_reg[12]_6\(1),
      I3 => \genblk2[1].ram_block_reg_0\(8),
      I4 => \addr_reg[12]_6\(0),
      I5 => \genblk2[1].ram_block_reg_1\(8),
      O => \out_reg[8]\
    );
\out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DOA[63]_31\(9),
      I1 => DOADO(9),
      I2 => \addr_reg[12]_5\,
      I3 => \genblk2[1].ram_block_reg_0\(9),
      I4 => \addr_reg[11]_5\,
      I5 => \genblk2[1].ram_block_reg_1\(9),
      O => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized63\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized63\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized63\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C04004027DE00003C1E004227BD00003C1D0042279C00183C1C004000000000",
      INIT_01 => X"000028210C000028000020210000000034A509000C0000E43C05003D24840024",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000008000010",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000008000010",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000008000010",
      INIT_05 => X"241800FFAFBF0024AFB70020AFB6001CAFB50018AFB40014AFB3001027BDFF90",
      INIT_06 => X"2417000124160001AFB80068371820003C18004036B510003C150040AFB8006C",
      INIT_07 => X"240FFFF9AFB800580040C021030028210C0003FF02C02021AFB8006424180005",
      INIT_08 => X"25CCFFFF01E02021AFAD005C240D0001AFAE006001D77021270EFFE0AFAF0054",
      INIT_09 => X"8FAF0064AFB800500040C0210000101200850019000000008185000001956021",
      INIT_0A => X"008500190000000081E5000001F57821000000008FAF006001E0202100000000",
      INIT_0B => X"81E4000001F5782125EF0001000000008FAF0060AFB8004C0040C02100001012",
      INIT_0C => X"AFAF0044240FFFFFAFB800400040C02101E028210C0003FF000000008FAF005C",
      INIT_0D => X"81A5000001B5682125CDFFFF01E02021AFAE004801D77021000000008FAE0058",
      INIT_0E => X"000000008FAF00482404000FAFB8003C0040C021000010120085001900000000",
      INIT_0F => X"8FAF0044AFB800380040C02100001012008500190000000081E5000001F57821",
      INIT_10 => X"0000000081E5000001F5782125EF0001000000008FAF004801E0202100000000",
      INIT_11 => X"01F7782125EF0020000000008FAF0058AFB800300040C0210000101200850019",
      INIT_12 => X"01C028210C0003FF000000008FAE005C81C4000001D5702125EEFFFFAFAF0034",
      INIT_13 => X"01F57821000000008FAF003401E02021000000008FAF0064AFB8002C0040C021",
      INIT_14 => X"000000008FAF0054AFB800280040C02100001012008500190000000081E50000",
      INIT_15 => X"008500190000000081E5000001F5782125EF0001000000008FAF003401E02021",
      INIT_16 => X"01EE7821000000008FAE004001EE7821000000008FAE004C8FAF005000001012",
      INIT_17 => X"000000008FAE003001EE7821000000008FAE003801EE7821000000008FAE003C",
      INIT_18 => X"01E2C02101EE7821000000008FAE002801EE7821000000008FAE002C01EE7821",
      INIT_19 => X"271800FF000000008F1843213C1812340040A0212405000D0C00036A27040080",
      INIT_1A => X"2418001F26D600010000000017C0FF6302F8F02A2418001F26F7000102989823",
      INIT_1B => X"8FB700208FB6001C8FB500188FB400148FB300100000000017C0FF5D02D8F02A",
      INIT_1C => X"0080C021AFB700001000000527BDFFF80000000003E0000827BD00708FBF0024",
      INIT_1D => X"1700FFF7331800030080C0210000000010A0000524A5FFFF0300202127180001",
      INIT_1E => X"0080B82100000000100000250000000013C0000300B8F02B2418001800000000",
      INIT_1F => X"030178243421FFFE3C01FFFF8EF80004AEE50004AEF800002418000124A5FFF8",
      INIT_20 => X"240F00010317C0210301C0243421FFFE3C01FFFF8EF80004ADF8000001F77821",
      INIT_21 => X"000000008F1800103C180040AEF80008000000008F1800103C180040AF0F0004",
      INIT_22 => X"8F0F00002718000C000000008F1800103C180040AEF8000C000000008F18000C",
      INIT_23 => X"AFB6001027BDFFE027BD000803E000088FB70000AF170000ADF7000800000000",
      INIT_24 => X"00850019000000008FA5002002E0202100A0B821AFA40020AFBF0018AFB70014",
      INIT_25 => X"170000030040C0210040B02102E020210C0001BF0300B8210040C02100001012",
      INIT_26 => X"02C0102102E030210C0002E60000282102C02021000010211000000600000000",
      INIT_27 => X"AFB6000027BDFFF00000000003E0000827BD00208FBF00188FB700148FB60010",
      INIT_28 => X"36F7FFF83C17FFFF000000001000007600000000170000030080C021AFB70004",
      INIT_29 => X"000000001000006C000000001700000333180001000000008EF8000402E4B821",
      INIT_2A => X"3C01FFFF8EF80004AF0F000001E178243421FFFE3C01FFFF8F0F000026F80004",
      INIT_2B => X"AF0F000001E178243421FFFE3C01FFFF8F0F00000317C0210301C0243421FFFE",
      INIT_2C => X"AFB8000C000000008EF80004000000001700002033180001000000008EF80000",
      INIT_2D => X"0317B82127180001031EC026241EFFFF0301C0243421FFFE3C01FFFF8EF80000",
      INIT_2E => X"3C01FFFF8EF80004AF0F000001EE7821000000008FAE000C8F0F000026F80004",
      INIT_2F => X"AF0F000C000000008EEF000C8EF80008ADF8000001F77821030178243421FFFE",
      INIT_30 => X"0301C0243421FFFE3C01FFFF8EF80004AF0F0008000000008EEF00088EF8000C",
      INIT_31 => X"8F0F000026F80004000000001700001C33180001000000008ED800040317B021",
      INIT_32 => X"030178243421FFFE3C01FFFF8EF80004AF0F000001EE7821000000008ECE0004",
      INIT_33 => X"3C01004000000000170F000302C078218F1800143C180040ADF8000001F77821",
      INIT_34 => X"000000008ECF00088ED8000CAF0F000C000000008ECF000C8ED80008AC370014",
      INIT_35 => X"000000008F1800103C180040AEF80008000000008F1800103C180040AF0F0008",
      INIT_36 => X"8F0F00002718000C000000008F1800103C180040AEF8000C000000008F18000C",
      INIT_37 => X"27BDFFE827BD001003E000088FB700048FB60000AF170000ADF7000800000000",
      INIT_38 => X"24980008000010211000006FAFB7000C14800003AFB60008AFB50004AFB40000",
      INIT_39 => X"269800042494000824140010100000020000000013C00003030FF02B240F0010",
      INIT_3A => X"8EF80004000000008EF700143C1700400301B0243421FFFC3C01FFFF2718FFFF",
      INIT_3B => X"000000008EF7000C00000000100000090000000017C000030316F02B00000000",
      INIT_3C => X"000000008EF8000400000000170FFFF2000000008DEF00143C0F004002E0C021",
      INIT_3D => X"AC3800143C0100408EF8000C00001021100000490000000013C000030316F02B",
      INIT_3E => X"030FF02B240F00100316C023000000008FB80014AFB80014000000008EF80004",
      INIT_3F => X"01F77821030178243421FFFE3C01FFFF8EF80004AEF600040000000017C00029",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \ENA_reg[0]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized64\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized64\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized64\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000008FB800140317A8210301C0243421FFFE3C01FFFF8EF80004ADF80000",
      INIT_01 => X"ADF8000001F57821030178243421FFFE3C01FFFF8EB80004AEB800040316C023",
      INIT_02 => X"8F18000C000000008F1800103C180040AEB80008000000008F1800103C180040",
      INIT_03 => X"000000008F0F00002718000C000000008F1800103C180040AEB8000C00000000",
      INIT_04 => X"8EEF00088EF8000CAF0F000C000000008EEF000C8EF80008AF150000ADF50008",
      INIT_05 => X"3C01FFFFAF0E000035EE0001000000008F0F000026F80004AF0F000800000000",
      INIT_06 => X"8FB600088FB500048FB4000026E20008AF0E00000317C02101E1C0243421FFFE",
      INIT_07 => X"AFB5001CAFB40018AFB30014AFB2001027BDFFD027BD001803E000088FB7000C",
      INIT_08 => X"000000001700000502E0C02100A0B0210080B821AFBF0028AFB70024AFB60020",
      INIT_09 => X"02E020210C00013E0000000016C000050040C0211000006D02C020210C0001BF",
      INIT_0A => X"33180001000000008EB8000402B7A82136B5FFF83C15FFFF0000102110000067",
      INIT_0B => X"0301A0243421FFFE3C01FFFF8EB80004000010211000005D0000000017000003",
      INIT_0C => X"26D2000824120010100000020000000013C00003030FF02B240F001026D80008",
      INIT_0D => X"0000000017C0003A0293F02B030198243421FFFC3C01FFFF2718FFFF26580004",
      INIT_0E => X"AEB3000402E01021100000420000000013C00003030FF02B240F00100293C023",
      INIT_0F => X"8F0F000026B80004ADF8000001F57821030178243421FFFE3C01FFFF8EB80004",
      INIT_10 => X"AF0E00000315C02101E1C0243421FFFE3C01FFFFAF0E000035EE000100000000",
      INIT_11 => X"8EB80004AEB800040293C0230315A8210301C0243421FFFE3C01FFFF8EB80004",
      INIT_12 => X"000000008F1800103C180040ADF8000001F57821030178243421FFFE3C01FFFF",
      INIT_13 => X"3C180040AEB8000C000000008F18000C000000008F1800103C180040AEB80008",
      INIT_14 => X"10000010AF150000ADF50008000000008F0F00002718000C000000008F180010",
      INIT_15 => X"1000000800000000170000030040C021AFA2002C02C020210C0001BF02E01021",
      INIT_16 => X"8FA2002C02E020210C00013E2686FFF80C0002C202E028218FA4002C00001021",
      INIT_17 => X"27BD00308FBF00288FB700248FB600208FB5001C8FB400188FB300148FB20010",
      INIT_18 => X"00A0B021100000080080B821AFB70004AFB6000027BDFFF80000000003E00008",
      INIT_19 => X"00C0C021A30F00000000000081EF000025F6000102C078212717000102E0C021",
      INIT_1A => X"27BDFFE827BD000803E000088FB700048FB60000008010212706FFFF1700FFF7",
      INIT_1B => X"0C0002C28FA600208FA5001C8FA40018AFA60020AFA5001CAFA40018AFBF0010",
      INIT_1C => X"AFB2001027BDFFD00000000003E0000827BD00188FBF00100040C02100000000",
      INIT_1D => X"00A0B821AFA40030AFBF0028AFB70024AFB60020AFB5001CAFB40018AFB30014",
      INIT_1E => X"0000000013C000270316F02B24180003AFB5002C000000008FB5003000C0B021",
      INIT_1F => X"02D2B023100000050312902324180004030090211300000C3318000302A0C021",
      INIT_20 => X"0016C0822712FFFF1700FFFA0240C021A30F000002E078212715000102A0C021",
      INIT_21 => X"0014C2000298A0250014C2000300A021331800FF02E0C02132D6000303009821",
      INIT_22 => X"2713FFFF1700FFFC0260C02126B50004AEB400000298A025100000030018C200",
      INIT_23 => X"1700FFFA02C0C021A30F000002E078212715000102A0C0210000000010000005",
      INIT_24 => X"8FB700248FB600208FB5001C8FB400188FB300148FB200108FA2002C2716FFFF",
      INIT_25 => X"AFB60018AFB50014AFB4001027BDFFD80000000003E0000827BD00308FBF0028",
      INIT_26 => X"241800010000A0211000000D2415000100A0B0210080B821AFBF0020AFB7001C",
      INIT_27 => X"000000008FB8002402A020210040B021030028210C0003FF02C02021AFB80024",
      INIT_28 => X"0000000012A000050000000013C0000702D7F02B0040A821030028210C0003FF",
      INIT_29 => X"17C0000302F6F02B0000000010000012000000001300FFEC02C1C0243C018000",
      INIT_2A => X"030028210C00043102A02021AFB80024241800010295A02502F6B82300000000",
      INIT_2B => X"16A0FFEE0040B021030028210C000431000000008FB8002402C020210040A821",
      INIT_2C => X"27BD00288FBF00208FB7001C8FB600188FB500148FB400100280102100000000",
      INIT_2D => X"AFB70020AFB6001CAFB50018AFB40014AFB3001027BDFFD80000000003E00008",
      INIT_2E => X"16A000030000000013C0000702E0F02A0000A82100A0B0210080B821AFBF0024",
      INIT_2F => X"0000000013C0000702C0F02A0260A8210000982124130001100000020017B823",
      INIT_30 => X"0C00032C02E020210260A8210000982124130001100000020016B02316A00003",
      INIT_31 => X"8FB500188FB400148FB30010028010210014A0230040A02112A0000202C02821",
      INIT_32 => X"AFB5001027BDFFD80000000003E0000827BD00288FBF00248FB700208FB6001C",
      INIT_33 => X"24180001241500011000000D00A0B0210080B821AFBF001CAFB70018AFB60014",
      INIT_34 => X"000000008FB8002402A020210040B021030028210C0003FF02C02021AFB80024",
      INIT_35 => X"0000000012A000050000000013C0000702D7F02B0040A821030028210C0003FF",
      INIT_36 => X"17C0000202F6F02B0000000010000011000000001300FFEC02C1C0243C018000",
      INIT_37 => X"0040A821030028210C00043102A02021AFB800242418000102F6B82300000000",
      INIT_38 => X"0000000016A0FFEF0040B021030028210C000431000000008FB8002402C02021",
      INIT_39 => X"0000000003E0000827BD00288FBF001C8FB700188FB600148FB5001002E01021",
      INIT_3A => X"AFA0002400A0B0210080B821AFBF001CAFB70018AFB60014AFB5001027BDFFD8",
      INIT_3B => X"13C0000202C0F02AAFB80024241800010017B8230000000013C0000402E0F02A",
      INIT_3C => X"000000008FB800240040A82102C028210C00039602E020210016B02300000000",
      INIT_3D => X"8FBF001C8FB700188FB600148FB5001002A010210015A8230000000013000002",
      INIT_3E => X"0000B82110000004AFB700001480000327BDFFF80000000003E0000827BD0028",
      INIT_3F => X"0080102127BD000803E000088FB7000002E010210301B8263C0180000080C021",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \ENA_reg[1]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized65\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized65\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized65\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00021080000000001100000230A8000200021040000000001100000230A80001",
      INIT_01 => X"000000001100000230A800080002108000021080000000001100000330A80004",
      INIT_02 => X"0000000003E000080002120000021200000000001100000330A8001000021200",
      INIT_03 => X"000000001100000230A8000200021043000000001100000230A8000100801021",
      INIT_04 => X"1100000230A800080002108300021083000000001100000330A8000400021083",
      INIT_05 => X"03E000080002120300021203000000001100000330A800100002120300000000",
      INIT_06 => X"1100000230A8000200021042000000001100000230A800010080102100000000",
      INIT_07 => X"30A800080002108200021082000000001100000330A800040002108200000000",
      INIT_08 => X"0002120200021202000000001100000330A80010000212020000000011000002",
      INIT_09 => X"00000000110000023148000100A0582100805021240200000000000003E00008",
      INIT_0A => X"00000000000000000000000003E00008000B58401540FFFA000A5042004B1021",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \ENA_reg[2]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized7\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized7\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized7\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized8\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized8\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized8\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized9\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized9\ : entity is "bytewrite_tdp_ram_nc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized9\ is
  signal \genblk2[1].ram_block_reg_n_36\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_37\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_38\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_39\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_40\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_41\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_42\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_43\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_44\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_45\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_46\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_47\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_48\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_49\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_50\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_51\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_52\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_53\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_54\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_55\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_56\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_57\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_58\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_59\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_60\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_61\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_62\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_63\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_64\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_65\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_66\ : STD_LOGIC;
  signal \genblk2[1].ram_block_reg_n_67\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk2[1].ram_block_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk2[1].ram_block_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk2[1].ram_block_reg\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk2[1].ram_block_reg\ : label is "genblk2[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk2[1].ram_block_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk2[1].ram_block_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk2[1].ram_block_reg\ : label is 31;
begin
\genblk2[1].ram_block_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1000000000000000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk2[1].ram_block_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk2[1].ram_block_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKA,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genblk2[1].ram_block_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => \genblk2[1].ram_block_reg_n_36\,
      DOBDO(30) => \genblk2[1].ram_block_reg_n_37\,
      DOBDO(29) => \genblk2[1].ram_block_reg_n_38\,
      DOBDO(28) => \genblk2[1].ram_block_reg_n_39\,
      DOBDO(27) => \genblk2[1].ram_block_reg_n_40\,
      DOBDO(26) => \genblk2[1].ram_block_reg_n_41\,
      DOBDO(25) => \genblk2[1].ram_block_reg_n_42\,
      DOBDO(24) => \genblk2[1].ram_block_reg_n_43\,
      DOBDO(23) => \genblk2[1].ram_block_reg_n_44\,
      DOBDO(22) => \genblk2[1].ram_block_reg_n_45\,
      DOBDO(21) => \genblk2[1].ram_block_reg_n_46\,
      DOBDO(20) => \genblk2[1].ram_block_reg_n_47\,
      DOBDO(19) => \genblk2[1].ram_block_reg_n_48\,
      DOBDO(18) => \genblk2[1].ram_block_reg_n_49\,
      DOBDO(17) => \genblk2[1].ram_block_reg_n_50\,
      DOBDO(16) => \genblk2[1].ram_block_reg_n_51\,
      DOBDO(15) => \genblk2[1].ram_block_reg_n_52\,
      DOBDO(14) => \genblk2[1].ram_block_reg_n_53\,
      DOBDO(13) => \genblk2[1].ram_block_reg_n_54\,
      DOBDO(12) => \genblk2[1].ram_block_reg_n_55\,
      DOBDO(11) => \genblk2[1].ram_block_reg_n_56\,
      DOBDO(10) => \genblk2[1].ram_block_reg_n_57\,
      DOBDO(9) => \genblk2[1].ram_block_reg_n_58\,
      DOBDO(8) => \genblk2[1].ram_block_reg_n_59\,
      DOBDO(7) => \genblk2[1].ram_block_reg_n_60\,
      DOBDO(6) => \genblk2[1].ram_block_reg_n_61\,
      DOBDO(5) => \genblk2[1].ram_block_reg_n_62\,
      DOBDO(4) => \genblk2[1].ram_block_reg_n_63\,
      DOBDO(3) => \genblk2[1].ram_block_reg_n_64\,
      DOBDO(2) => \genblk2[1].ram_block_reg_n_65\,
      DOBDO(1) => \genblk2[1].ram_block_reg_n_66\,
      DOBDO(0) => \genblk2[1].ram_block_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk2[1].ram_block_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk2[1].ram_block_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addr_reg[16]\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_genblk2[1].ram_block_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk2[1].ram_block_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk2[1].ram_block_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk2[1].ram_block_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => WEA(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__mod\ is
begin
mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized0__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized0__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized0__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized0__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized0\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized10__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized10__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized10__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized10__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized10\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized11__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized11__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized11__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized11__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized11\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized12__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized12__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized12__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized12__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized12\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized13__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized13__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized13__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized13__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized13\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized14__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized14__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized14__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized14__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized14\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized15__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized15__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized15__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized15__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized15\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized16__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized16__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized16__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized16__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized16\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized17__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized17__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized17__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized17__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized17\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized18__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized18__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized18__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized18__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized18\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[13]_0\ => \addr_reg[13]_0\,
      \addr_reg[13]_1\ => \addr_reg[13]_1\,
      \addr_reg[13]_10\ => \addr_reg[13]_10\,
      \addr_reg[13]_11\ => \addr_reg[13]_11\,
      \addr_reg[13]_12\ => \addr_reg[13]_12\,
      \addr_reg[13]_13\ => \addr_reg[13]_13\,
      \addr_reg[13]_14\ => \addr_reg[13]_14\,
      \addr_reg[13]_15\ => \addr_reg[13]_15\,
      \addr_reg[13]_16\ => \addr_reg[13]_16\,
      \addr_reg[13]_17\ => \addr_reg[13]_17\,
      \addr_reg[13]_18\ => \addr_reg[13]_18\,
      \addr_reg[13]_19\ => \addr_reg[13]_19\,
      \addr_reg[13]_2\ => \addr_reg[13]_2\,
      \addr_reg[13]_20\ => \addr_reg[13]_20\,
      \addr_reg[13]_21\ => \addr_reg[13]_21\,
      \addr_reg[13]_22\ => \addr_reg[13]_22\,
      \addr_reg[13]_23\ => \addr_reg[13]_23\,
      \addr_reg[13]_24\ => \addr_reg[13]_24\,
      \addr_reg[13]_25\ => \addr_reg[13]_25\,
      \addr_reg[13]_26\ => \addr_reg[13]_26\,
      \addr_reg[13]_27\ => \addr_reg[13]_27\,
      \addr_reg[13]_28\ => \addr_reg[13]_28\,
      \addr_reg[13]_29\ => \addr_reg[13]_29\,
      \addr_reg[13]_3\ => \addr_reg[13]_3\,
      \addr_reg[13]_30\ => \addr_reg[13]_30\,
      \addr_reg[13]_31\ => \addr_reg[13]_31\,
      \addr_reg[13]_4\ => \addr_reg[13]_4\,
      \addr_reg[13]_5\ => \addr_reg[13]_5\,
      \addr_reg[13]_6\ => \addr_reg[13]_6\,
      \addr_reg[13]_7\ => \addr_reg[13]_7\,
      \addr_reg[13]_8\ => \addr_reg[13]_8\,
      \addr_reg[13]_9\ => \addr_reg[13]_9\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized19__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized19__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized19__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized19__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized19\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized1__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized1__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized1__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized1__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized1\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized20__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized20__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized20__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized20__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized20\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized21__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized21__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized21__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized21__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized21\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized22__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized22__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized22__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized22__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized22\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized23__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized23__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized23__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized23__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized23\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized24__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized24__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized24__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized24__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized24\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized25__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized25__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized25__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized25__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized25\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized26__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized26__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized26__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized26__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized26\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized27__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized27__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized27__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized27__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized27\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized28__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized28__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized28__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized28__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized28\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized29__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized29__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized29__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized29__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized29\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized2__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized2__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized2__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized2__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized2\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[13]_0\ => \addr_reg[13]_0\,
      \addr_reg[13]_1\ => \addr_reg[13]_1\,
      \addr_reg[13]_10\ => \addr_reg[13]_10\,
      \addr_reg[13]_11\ => \addr_reg[13]_11\,
      \addr_reg[13]_12\ => \addr_reg[13]_12\,
      \addr_reg[13]_13\ => \addr_reg[13]_13\,
      \addr_reg[13]_14\ => \addr_reg[13]_14\,
      \addr_reg[13]_15\ => \addr_reg[13]_15\,
      \addr_reg[13]_16\ => \addr_reg[13]_16\,
      \addr_reg[13]_17\ => \addr_reg[13]_17\,
      \addr_reg[13]_18\ => \addr_reg[13]_18\,
      \addr_reg[13]_19\ => \addr_reg[13]_19\,
      \addr_reg[13]_2\ => \addr_reg[13]_2\,
      \addr_reg[13]_20\ => \addr_reg[13]_20\,
      \addr_reg[13]_21\ => \addr_reg[13]_21\,
      \addr_reg[13]_22\ => \addr_reg[13]_22\,
      \addr_reg[13]_23\ => \addr_reg[13]_23\,
      \addr_reg[13]_24\ => \addr_reg[13]_24\,
      \addr_reg[13]_25\ => \addr_reg[13]_25\,
      \addr_reg[13]_26\ => \addr_reg[13]_26\,
      \addr_reg[13]_27\ => \addr_reg[13]_27\,
      \addr_reg[13]_28\ => \addr_reg[13]_28\,
      \addr_reg[13]_29\ => \addr_reg[13]_29\,
      \addr_reg[13]_3\ => \addr_reg[13]_3\,
      \addr_reg[13]_30\ => \addr_reg[13]_30\,
      \addr_reg[13]_31\ => \addr_reg[13]_31\,
      \addr_reg[13]_4\ => \addr_reg[13]_4\,
      \addr_reg[13]_5\ => \addr_reg[13]_5\,
      \addr_reg[13]_6\ => \addr_reg[13]_6\,
      \addr_reg[13]_7\ => \addr_reg[13]_7\,
      \addr_reg[13]_8\ => \addr_reg[13]_8\,
      \addr_reg[13]_9\ => \addr_reg[13]_9\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized30__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized30__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized30__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized30__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized30\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized31__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized31__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized31__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized31__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized31\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized32__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized32__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized32__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized32__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized32\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized33__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized33__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized33__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized33__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized33\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized34__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized34__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized34__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized34__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized34\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[13]_0\ => \addr_reg[13]_0\,
      \addr_reg[13]_1\ => \addr_reg[13]_1\,
      \addr_reg[13]_10\ => \addr_reg[13]_10\,
      \addr_reg[13]_11\ => \addr_reg[13]_11\,
      \addr_reg[13]_12\ => \addr_reg[13]_12\,
      \addr_reg[13]_13\ => \addr_reg[13]_13\,
      \addr_reg[13]_14\ => \addr_reg[13]_14\,
      \addr_reg[13]_15\ => \addr_reg[13]_15\,
      \addr_reg[13]_16\ => \addr_reg[13]_16\,
      \addr_reg[13]_17\ => \addr_reg[13]_17\,
      \addr_reg[13]_18\ => \addr_reg[13]_18\,
      \addr_reg[13]_19\ => \addr_reg[13]_19\,
      \addr_reg[13]_2\ => \addr_reg[13]_2\,
      \addr_reg[13]_20\ => \addr_reg[13]_20\,
      \addr_reg[13]_21\ => \addr_reg[13]_21\,
      \addr_reg[13]_22\ => \addr_reg[13]_22\,
      \addr_reg[13]_23\ => \addr_reg[13]_23\,
      \addr_reg[13]_24\ => \addr_reg[13]_24\,
      \addr_reg[13]_25\ => \addr_reg[13]_25\,
      \addr_reg[13]_26\ => \addr_reg[13]_26\,
      \addr_reg[13]_27\ => \addr_reg[13]_27\,
      \addr_reg[13]_28\ => \addr_reg[13]_28\,
      \addr_reg[13]_29\ => \addr_reg[13]_29\,
      \addr_reg[13]_3\ => \addr_reg[13]_3\,
      \addr_reg[13]_30\ => \addr_reg[13]_30\,
      \addr_reg[13]_31\ => \addr_reg[13]_31\,
      \addr_reg[13]_4\ => \addr_reg[13]_4\,
      \addr_reg[13]_5\ => \addr_reg[13]_5\,
      \addr_reg[13]_6\ => \addr_reg[13]_6\,
      \addr_reg[13]_7\ => \addr_reg[13]_7\,
      \addr_reg[13]_8\ => \addr_reg[13]_8\,
      \addr_reg[13]_9\ => \addr_reg[13]_9\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized35__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized35__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized35__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized35__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized35\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized36__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized36__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized36__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized36__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized36\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized37__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized37__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized37__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized37__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized37\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized38__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized38__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized38__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized38__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized38\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized39__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized39__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized39__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized39__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized39\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized3__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized3__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized3__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized3__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized3\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized40__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized40__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized40__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized40__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized40\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized41__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized41__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized41__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized41__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized41\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized42__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized42__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized42__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized42__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized42\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized43__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized43__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized43__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized43__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized43\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized44__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized44__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized44__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized44__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized44\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized45__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized45__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized45__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized45__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized45\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized46__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized46__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized46__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized46__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized46\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized47__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized47__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized47__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized47__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized47\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized48__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized48__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized48__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized48__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized48\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized49__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized49__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized49__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized49__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized49\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized4__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized4__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized4__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized4__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized4\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized50__mod\ is
  port (
    ram_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \byteselect_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lblw_reg : in STD_LOGIC;
    \addr_reg[14]\ : in STD_LOGIC;
    \addr_reg[16]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg[14]_0\ : in STD_LOGIC;
    \addr_reg[14]_1\ : in STD_LOGIC;
    \addr_reg[13]\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[14]_2\ : in STD_LOGIC;
    \addr_reg[14]_3\ : in STD_LOGIC;
    \addr_reg[14]_4\ : in STD_LOGIC;
    \addr_reg[13]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[14]_5\ : in STD_LOGIC;
    \addr_reg[14]_6\ : in STD_LOGIC;
    \addr_reg[14]_7\ : in STD_LOGIC;
    \addr_reg[13]_2\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[14]_8\ : in STD_LOGIC;
    \addr_reg[14]_9\ : in STD_LOGIC;
    \addr_reg[14]_10\ : in STD_LOGIC;
    \addr_reg[13]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[14]_11\ : in STD_LOGIC;
    \addr_reg[14]_12\ : in STD_LOGIC;
    \addr_reg[14]_13\ : in STD_LOGIC;
    \addr_reg[13]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[14]_14\ : in STD_LOGIC;
    \addr_reg[14]_15\ : in STD_LOGIC;
    \addr_reg[14]_16\ : in STD_LOGIC;
    \addr_reg[13]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[14]_17\ : in STD_LOGIC;
    \addr_reg[14]_18\ : in STD_LOGIC;
    \addr_reg[14]_19\ : in STD_LOGIC;
    \addr_reg[13]_6\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \addr_reg[14]_20\ : in STD_LOGIC;
    \addr_reg[14]_21\ : in STD_LOGIC;
    \addr_reg[14]_22\ : in STD_LOGIC;
    \addr_reg[13]_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \addr_reg[14]_23\ : in STD_LOGIC;
    \addr_reg[14]_24\ : in STD_LOGIC;
    \addr_reg[14]_25\ : in STD_LOGIC;
    \addr_reg[13]_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \addr_reg[14]_26\ : in STD_LOGIC;
    \addr_reg[14]_27\ : in STD_LOGIC;
    \addr_reg[14]_28\ : in STD_LOGIC;
    \addr_reg[13]_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \addr_reg[14]_29\ : in STD_LOGIC;
    \addr_reg[14]_30\ : in STD_LOGIC;
    \addr_reg[14]_31\ : in STD_LOGIC;
    \addr_reg[13]_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[14]_32\ : in STD_LOGIC;
    \addr_reg[14]_33\ : in STD_LOGIC;
    \addr_reg[14]_34\ : in STD_LOGIC;
    \addr_reg[13]_11\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \addr_reg[14]_35\ : in STD_LOGIC;
    \addr_reg[14]_36\ : in STD_LOGIC;
    \addr_reg[14]_37\ : in STD_LOGIC;
    \addr_reg[13]_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \addr_reg[14]_38\ : in STD_LOGIC;
    \addr_reg[14]_39\ : in STD_LOGIC;
    \addr_reg[14]_40\ : in STD_LOGIC;
    \addr_reg[13]_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \addr_reg[14]_41\ : in STD_LOGIC;
    \addr_reg[14]_42\ : in STD_LOGIC;
    \addr_reg[14]_43\ : in STD_LOGIC;
    \addr_reg[13]_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \addr_reg[14]_44\ : in STD_LOGIC;
    \addr_reg[14]_45\ : in STD_LOGIC;
    \addr_reg[14]_46\ : in STD_LOGIC;
    \addr_reg[13]_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \addr_reg[14]_47\ : in STD_LOGIC;
    \addr_reg[14]_48\ : in STD_LOGIC;
    \addr_reg[14]_49\ : in STD_LOGIC;
    \addr_reg[13]_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \addr_reg[14]_50\ : in STD_LOGIC;
    \addr_reg[14]_51\ : in STD_LOGIC;
    \addr_reg[14]_52\ : in STD_LOGIC;
    \addr_reg[13]_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \addr_reg[14]_53\ : in STD_LOGIC;
    \addr_reg[14]_54\ : in STD_LOGIC;
    \addr_reg[14]_55\ : in STD_LOGIC;
    \addr_reg[13]_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \addr_reg[14]_56\ : in STD_LOGIC;
    \addr_reg[14]_57\ : in STD_LOGIC;
    \addr_reg[14]_58\ : in STD_LOGIC;
    \addr_reg[13]_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \addr_reg[14]_59\ : in STD_LOGIC;
    \addr_reg[14]_60\ : in STD_LOGIC;
    \addr_reg[14]_61\ : in STD_LOGIC;
    \addr_reg[13]_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \addr_reg[14]_62\ : in STD_LOGIC;
    \addr_reg[14]_63\ : in STD_LOGIC;
    \addr_reg[14]_64\ : in STD_LOGIC;
    \addr_reg[13]_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \addr_reg[14]_65\ : in STD_LOGIC;
    \addr_reg[14]_66\ : in STD_LOGIC;
    \addr_reg[14]_67\ : in STD_LOGIC;
    \addr_reg[13]_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \addr_reg[14]_68\ : in STD_LOGIC;
    \addr_reg[14]_69\ : in STD_LOGIC;
    \addr_reg[14]_70\ : in STD_LOGIC;
    \addr_reg[13]_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \addr_reg[14]_71\ : in STD_LOGIC;
    \addr_reg[14]_72\ : in STD_LOGIC;
    \addr_reg[14]_73\ : in STD_LOGIC;
    \addr_reg[13]_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \addr_reg[14]_74\ : in STD_LOGIC;
    \addr_reg[14]_75\ : in STD_LOGIC;
    \addr_reg[14]_76\ : in STD_LOGIC;
    \addr_reg[13]_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \addr_reg[14]_77\ : in STD_LOGIC;
    \addr_reg[14]_78\ : in STD_LOGIC;
    \addr_reg[14]_79\ : in STD_LOGIC;
    \addr_reg[13]_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \addr_reg[14]_80\ : in STD_LOGIC;
    \addr_reg[14]_81\ : in STD_LOGIC;
    \addr_reg[14]_82\ : in STD_LOGIC;
    \addr_reg[13]_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \addr_reg[14]_83\ : in STD_LOGIC;
    \addr_reg[14]_84\ : in STD_LOGIC;
    \addr_reg[14]_85\ : in STD_LOGIC;
    \addr_reg[13]_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \addr_reg[14]_86\ : in STD_LOGIC;
    \addr_reg[14]_87\ : in STD_LOGIC;
    \addr_reg[14]_88\ : in STD_LOGIC;
    \addr_reg[13]_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \addr_reg[14]_89\ : in STD_LOGIC;
    \addr_reg[14]_90\ : in STD_LOGIC;
    \addr_reg[14]_91\ : in STD_LOGIC;
    \addr_reg[13]_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \addr_reg[14]_92\ : in STD_LOGIC;
    \addr_reg[14]_93\ : in STD_LOGIC;
    \addr_reg[14]_94\ : in STD_LOGIC;
    \addr_reg[13]_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized50__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized50__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized50__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized50\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[13]_0\ => \addr_reg[13]_0\,
      \addr_reg[13]_1\ => \addr_reg[13]_1\,
      \addr_reg[13]_10\ => \addr_reg[13]_10\,
      \addr_reg[13]_11\ => \addr_reg[13]_11\,
      \addr_reg[13]_12\ => \addr_reg[13]_12\,
      \addr_reg[13]_13\ => \addr_reg[13]_13\,
      \addr_reg[13]_14\ => \addr_reg[13]_14\,
      \addr_reg[13]_15\ => \addr_reg[13]_15\,
      \addr_reg[13]_16\ => \addr_reg[13]_16\,
      \addr_reg[13]_17\ => \addr_reg[13]_17\,
      \addr_reg[13]_18\ => \addr_reg[13]_18\,
      \addr_reg[13]_19\ => \addr_reg[13]_19\,
      \addr_reg[13]_2\ => \addr_reg[13]_2\,
      \addr_reg[13]_20\ => \addr_reg[13]_20\,
      \addr_reg[13]_21\ => \addr_reg[13]_21\,
      \addr_reg[13]_22\ => \addr_reg[13]_22\,
      \addr_reg[13]_23\ => \addr_reg[13]_23\,
      \addr_reg[13]_24\ => \addr_reg[13]_24\,
      \addr_reg[13]_25\ => \addr_reg[13]_25\,
      \addr_reg[13]_26\ => \addr_reg[13]_26\,
      \addr_reg[13]_27\ => \addr_reg[13]_27\,
      \addr_reg[13]_28\ => \addr_reg[13]_28\,
      \addr_reg[13]_29\ => \addr_reg[13]_29\,
      \addr_reg[13]_3\ => \addr_reg[13]_3\,
      \addr_reg[13]_30\ => \addr_reg[13]_30\,
      \addr_reg[13]_31\ => \addr_reg[13]_31\,
      \addr_reg[13]_4\ => \addr_reg[13]_4\,
      \addr_reg[13]_5\ => \addr_reg[13]_5\,
      \addr_reg[13]_6\ => \addr_reg[13]_6\,
      \addr_reg[13]_7\ => \addr_reg[13]_7\,
      \addr_reg[13]_8\ => \addr_reg[13]_8\,
      \addr_reg[13]_9\ => \addr_reg[13]_9\,
      \addr_reg[14]\ => \addr_reg[14]\,
      \addr_reg[14]_0\ => \addr_reg[14]_0\,
      \addr_reg[14]_1\ => \addr_reg[14]_1\,
      \addr_reg[14]_10\ => \addr_reg[14]_10\,
      \addr_reg[14]_11\ => \addr_reg[14]_11\,
      \addr_reg[14]_12\ => \addr_reg[14]_12\,
      \addr_reg[14]_13\ => \addr_reg[14]_13\,
      \addr_reg[14]_14\ => \addr_reg[14]_14\,
      \addr_reg[14]_15\ => \addr_reg[14]_15\,
      \addr_reg[14]_16\ => \addr_reg[14]_16\,
      \addr_reg[14]_17\ => \addr_reg[14]_17\,
      \addr_reg[14]_18\ => \addr_reg[14]_18\,
      \addr_reg[14]_19\ => \addr_reg[14]_19\,
      \addr_reg[14]_2\ => \addr_reg[14]_2\,
      \addr_reg[14]_20\ => \addr_reg[14]_20\,
      \addr_reg[14]_21\ => \addr_reg[14]_21\,
      \addr_reg[14]_22\ => \addr_reg[14]_22\,
      \addr_reg[14]_23\ => \addr_reg[14]_23\,
      \addr_reg[14]_24\ => \addr_reg[14]_24\,
      \addr_reg[14]_25\ => \addr_reg[14]_25\,
      \addr_reg[14]_26\ => \addr_reg[14]_26\,
      \addr_reg[14]_27\ => \addr_reg[14]_27\,
      \addr_reg[14]_28\ => \addr_reg[14]_28\,
      \addr_reg[14]_29\ => \addr_reg[14]_29\,
      \addr_reg[14]_3\ => \addr_reg[14]_3\,
      \addr_reg[14]_30\ => \addr_reg[14]_30\,
      \addr_reg[14]_31\ => \addr_reg[14]_31\,
      \addr_reg[14]_32\ => \addr_reg[14]_32\,
      \addr_reg[14]_33\ => \addr_reg[14]_33\,
      \addr_reg[14]_34\ => \addr_reg[14]_34\,
      \addr_reg[14]_35\ => \addr_reg[14]_35\,
      \addr_reg[14]_36\ => \addr_reg[14]_36\,
      \addr_reg[14]_37\ => \addr_reg[14]_37\,
      \addr_reg[14]_38\ => \addr_reg[14]_38\,
      \addr_reg[14]_39\ => \addr_reg[14]_39\,
      \addr_reg[14]_4\ => \addr_reg[14]_4\,
      \addr_reg[14]_40\ => \addr_reg[14]_40\,
      \addr_reg[14]_41\ => \addr_reg[14]_41\,
      \addr_reg[14]_42\ => \addr_reg[14]_42\,
      \addr_reg[14]_43\ => \addr_reg[14]_43\,
      \addr_reg[14]_44\ => \addr_reg[14]_44\,
      \addr_reg[14]_45\ => \addr_reg[14]_45\,
      \addr_reg[14]_46\ => \addr_reg[14]_46\,
      \addr_reg[14]_47\ => \addr_reg[14]_47\,
      \addr_reg[14]_48\ => \addr_reg[14]_48\,
      \addr_reg[14]_49\ => \addr_reg[14]_49\,
      \addr_reg[14]_5\ => \addr_reg[14]_5\,
      \addr_reg[14]_50\ => \addr_reg[14]_50\,
      \addr_reg[14]_51\ => \addr_reg[14]_51\,
      \addr_reg[14]_52\ => \addr_reg[14]_52\,
      \addr_reg[14]_53\ => \addr_reg[14]_53\,
      \addr_reg[14]_54\ => \addr_reg[14]_54\,
      \addr_reg[14]_55\ => \addr_reg[14]_55\,
      \addr_reg[14]_56\ => \addr_reg[14]_56\,
      \addr_reg[14]_57\ => \addr_reg[14]_57\,
      \addr_reg[14]_58\ => \addr_reg[14]_58\,
      \addr_reg[14]_59\ => \addr_reg[14]_59\,
      \addr_reg[14]_6\ => \addr_reg[14]_6\,
      \addr_reg[14]_60\ => \addr_reg[14]_60\,
      \addr_reg[14]_61\ => \addr_reg[14]_61\,
      \addr_reg[14]_62\ => \addr_reg[14]_62\,
      \addr_reg[14]_63\ => \addr_reg[14]_63\,
      \addr_reg[14]_64\ => \addr_reg[14]_64\,
      \addr_reg[14]_65\ => \addr_reg[14]_65\,
      \addr_reg[14]_66\ => \addr_reg[14]_66\,
      \addr_reg[14]_67\ => \addr_reg[14]_67\,
      \addr_reg[14]_68\ => \addr_reg[14]_68\,
      \addr_reg[14]_69\ => \addr_reg[14]_69\,
      \addr_reg[14]_7\ => \addr_reg[14]_7\,
      \addr_reg[14]_70\ => \addr_reg[14]_70\,
      \addr_reg[14]_71\ => \addr_reg[14]_71\,
      \addr_reg[14]_72\ => \addr_reg[14]_72\,
      \addr_reg[14]_73\ => \addr_reg[14]_73\,
      \addr_reg[14]_74\ => \addr_reg[14]_74\,
      \addr_reg[14]_75\ => \addr_reg[14]_75\,
      \addr_reg[14]_76\ => \addr_reg[14]_76\,
      \addr_reg[14]_77\ => \addr_reg[14]_77\,
      \addr_reg[14]_78\ => \addr_reg[14]_78\,
      \addr_reg[14]_79\ => \addr_reg[14]_79\,
      \addr_reg[14]_8\ => \addr_reg[14]_8\,
      \addr_reg[14]_80\ => \addr_reg[14]_80\,
      \addr_reg[14]_81\ => \addr_reg[14]_81\,
      \addr_reg[14]_82\ => \addr_reg[14]_82\,
      \addr_reg[14]_83\ => \addr_reg[14]_83\,
      \addr_reg[14]_84\ => \addr_reg[14]_84\,
      \addr_reg[14]_85\ => \addr_reg[14]_85\,
      \addr_reg[14]_86\ => \addr_reg[14]_86\,
      \addr_reg[14]_87\ => \addr_reg[14]_87\,
      \addr_reg[14]_88\ => \addr_reg[14]_88\,
      \addr_reg[14]_89\ => \addr_reg[14]_89\,
      \addr_reg[14]_9\ => \addr_reg[14]_9\,
      \addr_reg[14]_90\ => \addr_reg[14]_90\,
      \addr_reg[14]_91\ => \addr_reg[14]_91\,
      \addr_reg[14]_92\ => \addr_reg[14]_92\,
      \addr_reg[14]_93\ => \addr_reg[14]_93\,
      \addr_reg[14]_94\ => \addr_reg[14]_94\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[16]_0\(5 downto 0) => \addr_reg[16]_0\(5 downto 0),
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \byteselect_reg[1]\(1 downto 0) => \byteselect_reg[1]\(1 downto 0),
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      lblw_reg => lblw_reg,
      \out_reg[31]\(23 downto 0) => \out_reg[31]\(23 downto 0),
      \out_reg[31]_0\(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      ram_dout(7 downto 0) => ram_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized51__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized51__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized51__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized51__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized51\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized52__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized52__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized52__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized52__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized52\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized53__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized53__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized53__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized53__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized53\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized54__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[12]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized54__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized54__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized54__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized54\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[12]_6\(1 downto 0) => \addr_reg[12]_6\(1 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[31]_0\(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized55__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized55__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized55__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized55__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized55\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized56__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized56__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized56__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized56__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized56\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized57__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized57__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized57__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized57__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized57\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized58__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[13]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk2[1].ram_block_reg_2\ : in STD_LOGIC;
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_3\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_4\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].ram_block_reg_5\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_6\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_7\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_8\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_9\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_10\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_11\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_12\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_13\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_14\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_15\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_16\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_17\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_18\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_19\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_20\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_21\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_22\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_23\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_24\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_25\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_26\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_27\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_28\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_29\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_30\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_31\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_32\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized58__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized58__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized58__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized58\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[13]\ => \addr_reg[13]\,
      \addr_reg[13]_0\(2 downto 0) => \addr_reg[13]_0\(2 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \genblk2[1].ram_block_reg_0\ => \genblk2[1].ram_block_reg\,
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => \genblk2[1].ram_block_reg_9\,
      \genblk2[1].ram_block_reg_11\ => \genblk2[1].ram_block_reg_10\,
      \genblk2[1].ram_block_reg_12\ => \genblk2[1].ram_block_reg_11\,
      \genblk2[1].ram_block_reg_13\ => \genblk2[1].ram_block_reg_12\,
      \genblk2[1].ram_block_reg_14\ => \genblk2[1].ram_block_reg_13\,
      \genblk2[1].ram_block_reg_15\ => \genblk2[1].ram_block_reg_14\,
      \genblk2[1].ram_block_reg_16\ => \genblk2[1].ram_block_reg_15\,
      \genblk2[1].ram_block_reg_17\ => \genblk2[1].ram_block_reg_16\,
      \genblk2[1].ram_block_reg_18\ => \genblk2[1].ram_block_reg_17\,
      \genblk2[1].ram_block_reg_19\ => \genblk2[1].ram_block_reg_18\,
      \genblk2[1].ram_block_reg_2\(31 downto 0) => \genblk2[1].ram_block_reg_1\(31 downto 0),
      \genblk2[1].ram_block_reg_20\ => \genblk2[1].ram_block_reg_19\,
      \genblk2[1].ram_block_reg_21\ => \genblk2[1].ram_block_reg_20\,
      \genblk2[1].ram_block_reg_22\ => \genblk2[1].ram_block_reg_21\,
      \genblk2[1].ram_block_reg_23\ => \genblk2[1].ram_block_reg_22\,
      \genblk2[1].ram_block_reg_24\ => \genblk2[1].ram_block_reg_23\,
      \genblk2[1].ram_block_reg_25\ => \genblk2[1].ram_block_reg_24\,
      \genblk2[1].ram_block_reg_26\ => \genblk2[1].ram_block_reg_25\,
      \genblk2[1].ram_block_reg_27\ => \genblk2[1].ram_block_reg_26\,
      \genblk2[1].ram_block_reg_28\ => \genblk2[1].ram_block_reg_27\,
      \genblk2[1].ram_block_reg_29\ => \genblk2[1].ram_block_reg_28\,
      \genblk2[1].ram_block_reg_3\ => \genblk2[1].ram_block_reg_2\,
      \genblk2[1].ram_block_reg_30\ => \genblk2[1].ram_block_reg_29\,
      \genblk2[1].ram_block_reg_31\ => \genblk2[1].ram_block_reg_30\,
      \genblk2[1].ram_block_reg_32\ => \genblk2[1].ram_block_reg_31\,
      \genblk2[1].ram_block_reg_33\ => \genblk2[1].ram_block_reg_32\,
      \genblk2[1].ram_block_reg_4\ => \genblk2[1].ram_block_reg_3\,
      \genblk2[1].ram_block_reg_5\ => \genblk2[1].ram_block_reg_4\,
      \genblk2[1].ram_block_reg_6\ => \genblk2[1].ram_block_reg_5\,
      \genblk2[1].ram_block_reg_7\ => \genblk2[1].ram_block_reg_6\,
      \genblk2[1].ram_block_reg_8\ => \genblk2[1].ram_block_reg_7\,
      \genblk2[1].ram_block_reg_9\ => \genblk2[1].ram_block_reg_8\,
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[31]_0\(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized59__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized59__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized59__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized59__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized59\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized5__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized5__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized5__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized5__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized5\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized60__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized60__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized60__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized60__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized60\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized61__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized61__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized61__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized61__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized61\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \out_reg[31]\(31 downto 0) => \out_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized62__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    \addr_reg[12]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized62__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized62__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized62__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized62\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[12]_6\(1 downto 0) => \addr_reg[12]_6\(1 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\,
      \addr_reg[1]\(3 downto 0) => \addr_reg[1]\(3 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[31]_0\(31 downto 0) => \out_reg[31]_0\(31 downto 0),
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized63__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized63__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized63__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized63__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized63\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      \ENA_reg[0]\ => \ENA_reg[0]\,
      Q(8 downto 0) => Q(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized64__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized64__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized64__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized64__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized64\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      \ENA_reg[1]\ => \ENA_reg[1]\,
      Q(8 downto 0) => Q(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized65__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized65__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized65__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized65__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized65\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      \ENA_reg[2]\ => \ENA_reg[2]\,
      Q(8 downto 0) => Q(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized6__mod\ is
  port (
    \out_reg[19]\ : out STD_LOGIC;
    \out_reg[18]\ : out STD_LOGIC;
    \out_reg[21]\ : out STD_LOGIC;
    \out_reg[20]\ : out STD_LOGIC;
    \out_reg[23]\ : out STD_LOGIC;
    \out_reg[22]\ : out STD_LOGIC;
    \out_reg[13]\ : out STD_LOGIC;
    \out_reg[12]\ : out STD_LOGIC;
    \out_reg[15]\ : out STD_LOGIC;
    \out_reg[14]\ : out STD_LOGIC;
    \out_reg[17]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC;
    \out_reg[7]\ : out STD_LOGIC;
    \out_reg[6]\ : out STD_LOGIC;
    \out_reg[9]\ : out STD_LOGIC;
    \out_reg[8]\ : out STD_LOGIC;
    \out_reg[11]\ : out STD_LOGIC;
    \out_reg[10]\ : out STD_LOGIC;
    \out_reg[1]\ : out STD_LOGIC;
    \out_reg[0]\ : out STD_LOGIC;
    \out_reg[3]\ : out STD_LOGIC;
    \out_reg[2]\ : out STD_LOGIC;
    \out_reg[5]\ : out STD_LOGIC;
    \out_reg[4]\ : out STD_LOGIC;
    \out_reg[24]\ : out STD_LOGIC;
    \out_reg[25]\ : out STD_LOGIC;
    \out_reg[26]\ : out STD_LOGIC;
    \out_reg[27]\ : out STD_LOGIC;
    \out_reg[28]\ : out STD_LOGIC;
    \out_reg[29]\ : out STD_LOGIC;
    \out_reg[30]\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC;
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[11]\ : in STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[12]_0\ : in STD_LOGIC;
    \addr_reg[11]_0\ : in STD_LOGIC;
    \addr_reg[12]_1\ : in STD_LOGIC;
    \addr_reg[11]_1\ : in STD_LOGIC;
    \addr_reg[12]_2\ : in STD_LOGIC;
    \addr_reg[11]_2\ : in STD_LOGIC;
    \addr_reg[12]_3\ : in STD_LOGIC;
    \addr_reg[11]_3\ : in STD_LOGIC;
    \addr_reg[12]_4\ : in STD_LOGIC;
    \addr_reg[11]_4\ : in STD_LOGIC;
    \addr_reg[12]_5\ : in STD_LOGIC;
    \addr_reg[11]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized6__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized6__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized6__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized6\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[11]\ => \addr_reg[11]\,
      \addr_reg[11]_0\ => \addr_reg[11]_0\,
      \addr_reg[11]_1\ => \addr_reg[11]_1\,
      \addr_reg[11]_2\ => \addr_reg[11]_2\,
      \addr_reg[11]_3\ => \addr_reg[11]_3\,
      \addr_reg[11]_4\ => \addr_reg[11]_4\,
      \addr_reg[11]_5\ => \addr_reg[11]_5\,
      \addr_reg[12]\ => \addr_reg[12]\,
      \addr_reg[12]_0\ => \addr_reg[12]_0\,
      \addr_reg[12]_1\ => \addr_reg[12]_1\,
      \addr_reg[12]_2\ => \addr_reg[12]_2\,
      \addr_reg[12]_3\ => \addr_reg[12]_3\,
      \addr_reg[12]_4\ => \addr_reg[12]_4\,
      \addr_reg[12]_5\ => \addr_reg[12]_5\,
      \addr_reg[16]\ => \addr_reg[16]\,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \genblk2[1].ram_block_reg\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \genblk2[1].ram_block_reg_0\(31 downto 0),
      \out_reg[0]\ => \out_reg[0]\,
      \out_reg[10]\ => \out_reg[10]\,
      \out_reg[11]\ => \out_reg[11]\,
      \out_reg[12]\ => \out_reg[12]\,
      \out_reg[13]\ => \out_reg[13]\,
      \out_reg[14]\ => \out_reg[14]\,
      \out_reg[15]\ => \out_reg[15]\,
      \out_reg[16]\ => \out_reg[16]\,
      \out_reg[17]\ => \out_reg[17]\,
      \out_reg[18]\ => \out_reg[18]\,
      \out_reg[19]\ => \out_reg[19]\,
      \out_reg[1]\ => \out_reg[1]\,
      \out_reg[20]\ => \out_reg[20]\,
      \out_reg[21]\ => \out_reg[21]\,
      \out_reg[22]\ => \out_reg[22]\,
      \out_reg[23]\ => \out_reg[23]\,
      \out_reg[24]\ => \out_reg[24]\,
      \out_reg[25]\ => \out_reg[25]\,
      \out_reg[26]\ => \out_reg[26]\,
      \out_reg[27]\ => \out_reg[27]\,
      \out_reg[28]\ => \out_reg[28]\,
      \out_reg[29]\ => \out_reg[29]\,
      \out_reg[2]\ => \out_reg[2]\,
      \out_reg[30]\ => \out_reg[30]\,
      \out_reg[31]\ => \out_reg[31]\,
      \out_reg[3]\ => \out_reg[3]\,
      \out_reg[4]\ => \out_reg[4]\,
      \out_reg[5]\ => \out_reg[5]\,
      \out_reg[6]\ => \out_reg[6]\,
      \out_reg[7]\ => \out_reg[7]\,
      \out_reg[8]\ => \out_reg[8]\,
      \out_reg[9]\ => \out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized7__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized7__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized7__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized7__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized7\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized8__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized8__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized8__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized8__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized8\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized9__mod\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized9__mod\ : entity is "RAMB16BWER";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized9__mod\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized9__mod\ is
begin
mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bytewrite_tdp_ram_nc__parameterized9\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLKA => CLKA,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      WEA(3 downto 0) => WEA(3 downto 0),
      \addr_reg[16]\ => \addr_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS is
  port (
    ram_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ENA_reg[0]\ : out STD_LOGIC;
    \ENA_reg[1]\ : out STD_LOGIC;
    \ENA_reg[2]\ : out STD_LOGIC;
    \out_reg[16]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dev_w : out STD_LOGIC;
    dev_waddr : out STD_LOGIC;
    dev_wdata : out STD_LOGIC;
    dev_r : out STD_LOGIC;
    en : in STD_LOGIC;
    \ENA_reg[0]_0\ : in STD_LOGIC;
    \ENA_reg[1]_0\ : in STD_LOGIC;
    \ENA_reg[2]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    dev_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    rom_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dev_rdyw : in STD_LOGIC;
    \addr_reg[16]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    lblw : in STD_LOGIC;
    dev_rcv_eop : in STD_LOGIC;
    dev_rdyr : in STD_LOGIC;
    ram_dout : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS is
  signal \^d\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_n_50 : STD_LOGIC;
  signal alu_n_51 : STD_LOGIC;
  signal alu_n_52 : STD_LOGIC;
  signal alu_n_53 : STD_LOGIC;
  signal alu_n_54 : STD_LOGIC;
  signal alu_n_55 : STD_LOGIC;
  signal alu_n_56 : STD_LOGIC;
  signal alu_n_57 : STD_LOGIC;
  signal alu_n_58 : STD_LOGIC;
  signal alu_n_59 : STD_LOGIC;
  signal alu_n_60 : STD_LOGIC;
  signal alu_n_61 : STD_LOGIC;
  signal alu_n_62 : STD_LOGIC;
  signal alu_n_63 : STD_LOGIC;
  signal alu_n_64 : STD_LOGIC;
  signal alu_n_65 : STD_LOGIC;
  signal alu_n_66 : STD_LOGIC;
  signal alu_n_67 : STD_LOGIC;
  signal alu_n_68 : STD_LOGIC;
  signal alu_n_69 : STD_LOGIC;
  signal alu_n_70 : STD_LOGIC;
  signal alu_n_71 : STD_LOGIC;
  signal alu_n_72 : STD_LOGIC;
  signal alu_n_73 : STD_LOGIC;
  signal alu_n_74 : STD_LOGIC;
  signal alu_n_75 : STD_LOGIC;
  signal alu_n_76 : STD_LOGIC;
  signal alu_n_77 : STD_LOGIC;
  signal alu_n_78 : STD_LOGIC;
  signal alu_n_79 : STD_LOGIC;
  signal alu_n_80 : STD_LOGIC;
  signal alu_n_81 : STD_LOGIC;
  signal alu_n_82 : STD_LOGIC;
  signal alu_n_83 : STD_LOGIC;
  signal alu_n_84 : STD_LOGIC;
  signal alu_n_85 : STD_LOGIC;
  signal alu_n_86 : STD_LOGIC;
  signal alu_n_87 : STD_LOGIC;
  signal alu_n_88 : STD_LOGIC;
  signal alu_n_89 : STD_LOGIC;
  signal alu_n_90 : STD_LOGIC;
  signal alu_n_91 : STD_LOGIC;
  signal alu_n_92 : STD_LOGIC;
  signal alu_n_93 : STD_LOGIC;
  signal alu_n_94 : STD_LOGIC;
  signal alu_n_95 : STD_LOGIC;
  signal alu_n_96 : STD_LOGIC;
  signal alu_n_97 : STD_LOGIC;
  signal bus_add1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal bus_add2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal bus_alu_result_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_alu_zero : STD_LOGIC;
  signal bus_ctrl_aluop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bus_ctrl_alusel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ctrl_alusrc : STD_LOGIC;
  signal bus_ctrl_branch : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ctrl_hilo_write : STD_LOGIC;
  signal bus_ctrl_memread : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bus_ctrl_memtoreg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal bus_ctrl_memwrite : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ctrl_regdst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ctrl_regwrite : STD_LOGIC;
  signal bus_ctrl_target : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_dmem_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_ex_alu_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_ex_alu_zero : STD_LOGIC;
  signal bus_ex_ctrl_mem_branch : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_ex_ctrl_wb_regwrite : STD_LOGIC;
  signal bus_ex_mux5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_ex_regdst_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bus_hazard_ifidwrite : STD_LOGIC;
  signal bus_hazard_pcwrite : STD_LOGIC;
  signal bus_id_ctrl_ex_aluop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bus_id_ctrl_ex_alusrc : STD_LOGIC;
  signal bus_id_ctrl_ex_regdst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_id_ctrl_mem_branch : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_id_ctrl_wb_regwrite : STD_LOGIC;
  signal bus_id_data_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_id_immediate : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal bus_id_instr_10_6 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bus_id_instr_20_16 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bus_id_instr_25_0 : STD_LOGIC_VECTOR ( 25 downto 21 );
  signal bus_id_instr_5_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal bus_id_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_if_instr : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal bus_if_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_imm2word : STD_LOGIC_VECTOR ( 16 to 16 );
  signal bus_mem_alu_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_mem_ctrl_wb_memtoreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_mem_ctrl_wb_regwrite : STD_LOGIC;
  signal bus_mem_dmem_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_mem_regdst_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bus_mux2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_mux3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bus_mux4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bus_mux5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_register_hi : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_register_lo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal data3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal dev_buffer : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_ctrl_mem_branch_n_0 : STD_LOGIC;
  signal ex_ctrl_mem_branch_n_1 : STD_LOGIC;
  signal ex_ctrl_mem_branch_n_34 : STD_LOGIC;
  signal ex_ctrl_mem_branch_n_35 : STD_LOGIC;
  signal ex_ctrl_mem_branch_n_36 : STD_LOGIC;
  signal ex_ctrl_wb_memtoreg_n_0 : STD_LOGIC;
  signal ex_ctrl_wb_memtoreg_n_1 : STD_LOGIC;
  signal ex_mux5_n_0 : STD_LOGIC;
  signal ex_regdst_addr_n_0 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_0 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_10 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_11 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_12 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_13 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_14 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_15 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_16 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_17 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_18 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_19 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_20 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_21 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_22 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_23 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_24 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_25 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_26 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_27 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_28 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_29 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_30 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_31 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_32 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_33 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_34 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_35 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_36 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_37 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_38 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_39 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_40 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_5 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_6 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_7 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_8 : STD_LOGIC;
  signal id_ctrl_ex_aluop_n_9 : STD_LOGIC;
  signal id_ctrl_ex_alusrc_n_1 : STD_LOGIC;
  signal id_ctrl_ex_alusrc_n_2 : STD_LOGIC;
  signal id_ctrl_ex_hilo_write_n_0 : STD_LOGIC;
  signal id_ctrl_mem_branch_n_0 : STD_LOGIC;
  signal id_data_reg1_n_0 : STD_LOGIC;
  signal id_data_reg1_n_33 : STD_LOGIC;
  signal id_data_reg1_n_34 : STD_LOGIC;
  signal id_data_reg1_n_35 : STD_LOGIC;
  signal id_data_reg1_n_36 : STD_LOGIC;
  signal id_data_reg1_n_37 : STD_LOGIC;
  signal id_data_reg1_n_38 : STD_LOGIC;
  signal id_data_reg1_n_39 : STD_LOGIC;
  signal id_data_reg1_n_40 : STD_LOGIC;
  signal id_data_reg1_n_41 : STD_LOGIC;
  signal id_data_reg1_n_42 : STD_LOGIC;
  signal id_data_reg1_n_43 : STD_LOGIC;
  signal id_data_reg1_n_44 : STD_LOGIC;
  signal id_data_reg1_n_45 : STD_LOGIC;
  signal id_data_reg1_n_46 : STD_LOGIC;
  signal id_data_reg1_n_56 : STD_LOGIC;
  signal id_data_reg1_n_57 : STD_LOGIC;
  signal id_data_reg1_n_58 : STD_LOGIC;
  signal id_data_reg1_n_59 : STD_LOGIC;
  signal id_data_reg1_n_60 : STD_LOGIC;
  signal id_data_reg1_n_61 : STD_LOGIC;
  signal id_data_reg1_n_62 : STD_LOGIC;
  signal id_data_reg1_n_63 : STD_LOGIC;
  signal id_data_reg1_n_64 : STD_LOGIC;
  signal id_data_reg1_n_65 : STD_LOGIC;
  signal id_data_reg1_n_66 : STD_LOGIC;
  signal id_data_reg1_n_67 : STD_LOGIC;
  signal id_data_reg1_n_68 : STD_LOGIC;
  signal id_data_reg1_n_69 : STD_LOGIC;
  signal id_data_reg1_n_70 : STD_LOGIC;
  signal id_data_reg1_n_71 : STD_LOGIC;
  signal id_data_reg1_n_72 : STD_LOGIC;
  signal id_data_reg1_n_73 : STD_LOGIC;
  signal id_data_reg1_n_74 : STD_LOGIC;
  signal id_data_reg1_n_75 : STD_LOGIC;
  signal id_data_reg1_n_76 : STD_LOGIC;
  signal id_data_reg1_n_77 : STD_LOGIC;
  signal id_data_reg1_n_78 : STD_LOGIC;
  signal id_data_reg1_n_79 : STD_LOGIC;
  signal id_data_reg1_n_80 : STD_LOGIC;
  signal id_data_reg1_n_81 : STD_LOGIC;
  signal id_data_reg1_n_82 : STD_LOGIC;
  signal id_data_reg1_n_83 : STD_LOGIC;
  signal id_data_reg1_n_84 : STD_LOGIC;
  signal id_data_reg1_n_85 : STD_LOGIC;
  signal id_data_reg1_n_86 : STD_LOGIC;
  signal id_data_reg1_n_87 : STD_LOGIC;
  signal id_data_reg1_n_88 : STD_LOGIC;
  signal id_data_reg1_n_89 : STD_LOGIC;
  signal id_data_reg1_n_90 : STD_LOGIC;
  signal id_data_reg1_n_91 : STD_LOGIC;
  signal id_data_reg1_n_92 : STD_LOGIC;
  signal id_data_reg1_n_93 : STD_LOGIC;
  signal id_data_reg1_n_94 : STD_LOGIC;
  signal id_data_reg1_n_95 : STD_LOGIC;
  signal id_data_reg1_n_96 : STD_LOGIC;
  signal id_data_reg1_n_97 : STD_LOGIC;
  signal id_data_reg1_n_98 : STD_LOGIC;
  signal id_data_reg1_n_99 : STD_LOGIC;
  signal id_data_reg2_n_0 : STD_LOGIC;
  signal id_data_reg2_n_1 : STD_LOGIC;
  signal id_data_reg2_n_2 : STD_LOGIC;
  signal id_data_reg2_n_3 : STD_LOGIC;
  signal id_data_reg2_n_36 : STD_LOGIC;
  signal id_data_reg2_n_37 : STD_LOGIC;
  signal id_data_reg2_n_38 : STD_LOGIC;
  signal id_data_reg2_n_39 : STD_LOGIC;
  signal id_data_reg2_n_40 : STD_LOGIC;
  signal id_data_reg2_n_41 : STD_LOGIC;
  signal id_data_reg2_n_42 : STD_LOGIC;
  signal id_data_reg2_n_43 : STD_LOGIC;
  signal id_data_reg2_n_44 : STD_LOGIC;
  signal id_data_reg2_n_45 : STD_LOGIC;
  signal id_data_reg2_n_46 : STD_LOGIC;
  signal id_data_reg2_n_47 : STD_LOGIC;
  signal id_data_reg2_n_48 : STD_LOGIC;
  signal id_data_reg2_n_49 : STD_LOGIC;
  signal id_data_reg2_n_50 : STD_LOGIC;
  signal id_data_reg2_n_51 : STD_LOGIC;
  signal id_data_reg2_n_52 : STD_LOGIC;
  signal id_data_reg2_n_53 : STD_LOGIC;
  signal id_data_reg2_n_54 : STD_LOGIC;
  signal id_immediate_n_10 : STD_LOGIC;
  signal id_immediate_n_100 : STD_LOGIC;
  signal id_immediate_n_101 : STD_LOGIC;
  signal id_immediate_n_102 : STD_LOGIC;
  signal id_immediate_n_103 : STD_LOGIC;
  signal id_immediate_n_11 : STD_LOGIC;
  signal id_immediate_n_12 : STD_LOGIC;
  signal id_immediate_n_13 : STD_LOGIC;
  signal id_immediate_n_35 : STD_LOGIC;
  signal id_immediate_n_36 : STD_LOGIC;
  signal id_immediate_n_37 : STD_LOGIC;
  signal id_immediate_n_38 : STD_LOGIC;
  signal id_immediate_n_39 : STD_LOGIC;
  signal id_immediate_n_40 : STD_LOGIC;
  signal id_immediate_n_41 : STD_LOGIC;
  signal id_immediate_n_42 : STD_LOGIC;
  signal id_immediate_n_43 : STD_LOGIC;
  signal id_immediate_n_44 : STD_LOGIC;
  signal id_immediate_n_45 : STD_LOGIC;
  signal id_immediate_n_46 : STD_LOGIC;
  signal id_immediate_n_47 : STD_LOGIC;
  signal id_immediate_n_48 : STD_LOGIC;
  signal id_immediate_n_49 : STD_LOGIC;
  signal id_immediate_n_50 : STD_LOGIC;
  signal id_immediate_n_51 : STD_LOGIC;
  signal id_immediate_n_52 : STD_LOGIC;
  signal id_immediate_n_53 : STD_LOGIC;
  signal id_immediate_n_54 : STD_LOGIC;
  signal id_immediate_n_55 : STD_LOGIC;
  signal id_immediate_n_56 : STD_LOGIC;
  signal id_immediate_n_57 : STD_LOGIC;
  signal id_immediate_n_58 : STD_LOGIC;
  signal id_immediate_n_59 : STD_LOGIC;
  signal id_immediate_n_6 : STD_LOGIC;
  signal id_immediate_n_60 : STD_LOGIC;
  signal id_immediate_n_61 : STD_LOGIC;
  signal id_immediate_n_62 : STD_LOGIC;
  signal id_immediate_n_63 : STD_LOGIC;
  signal id_immediate_n_64 : STD_LOGIC;
  signal id_immediate_n_65 : STD_LOGIC;
  signal id_immediate_n_66 : STD_LOGIC;
  signal id_immediate_n_67 : STD_LOGIC;
  signal id_immediate_n_68 : STD_LOGIC;
  signal id_immediate_n_69 : STD_LOGIC;
  signal id_immediate_n_7 : STD_LOGIC;
  signal id_immediate_n_70 : STD_LOGIC;
  signal id_immediate_n_71 : STD_LOGIC;
  signal id_immediate_n_72 : STD_LOGIC;
  signal id_immediate_n_73 : STD_LOGIC;
  signal id_immediate_n_74 : STD_LOGIC;
  signal id_immediate_n_75 : STD_LOGIC;
  signal id_immediate_n_76 : STD_LOGIC;
  signal id_immediate_n_77 : STD_LOGIC;
  signal id_immediate_n_78 : STD_LOGIC;
  signal id_immediate_n_79 : STD_LOGIC;
  signal id_immediate_n_8 : STD_LOGIC;
  signal id_immediate_n_80 : STD_LOGIC;
  signal id_immediate_n_81 : STD_LOGIC;
  signal id_immediate_n_82 : STD_LOGIC;
  signal id_immediate_n_83 : STD_LOGIC;
  signal id_immediate_n_84 : STD_LOGIC;
  signal id_immediate_n_85 : STD_LOGIC;
  signal id_immediate_n_86 : STD_LOGIC;
  signal id_immediate_n_87 : STD_LOGIC;
  signal id_immediate_n_88 : STD_LOGIC;
  signal id_immediate_n_89 : STD_LOGIC;
  signal id_immediate_n_9 : STD_LOGIC;
  signal id_immediate_n_90 : STD_LOGIC;
  signal id_immediate_n_91 : STD_LOGIC;
  signal id_immediate_n_92 : STD_LOGIC;
  signal id_immediate_n_93 : STD_LOGIC;
  signal id_immediate_n_94 : STD_LOGIC;
  signal id_immediate_n_95 : STD_LOGIC;
  signal id_immediate_n_96 : STD_LOGIC;
  signal id_immediate_n_97 : STD_LOGIC;
  signal id_immediate_n_98 : STD_LOGIC;
  signal id_immediate_n_99 : STD_LOGIC;
  signal id_instr_10_6_n_10 : STD_LOGIC;
  signal id_instr_10_6_n_11 : STD_LOGIC;
  signal id_instr_10_6_n_12 : STD_LOGIC;
  signal id_instr_10_6_n_13 : STD_LOGIC;
  signal id_instr_10_6_n_14 : STD_LOGIC;
  signal id_instr_10_6_n_15 : STD_LOGIC;
  signal id_instr_10_6_n_21 : STD_LOGIC;
  signal id_instr_10_6_n_22 : STD_LOGIC;
  signal id_instr_10_6_n_23 : STD_LOGIC;
  signal id_instr_10_6_n_24 : STD_LOGIC;
  signal id_instr_10_6_n_25 : STD_LOGIC;
  signal id_instr_10_6_n_26 : STD_LOGIC;
  signal id_instr_10_6_n_27 : STD_LOGIC;
  signal id_instr_10_6_n_28 : STD_LOGIC;
  signal id_instr_10_6_n_29 : STD_LOGIC;
  signal id_instr_10_6_n_30 : STD_LOGIC;
  signal id_instr_10_6_n_31 : STD_LOGIC;
  signal id_instr_10_6_n_32 : STD_LOGIC;
  signal id_instr_10_6_n_33 : STD_LOGIC;
  signal id_instr_10_6_n_34 : STD_LOGIC;
  signal id_instr_10_6_n_35 : STD_LOGIC;
  signal id_instr_10_6_n_36 : STD_LOGIC;
  signal id_instr_10_6_n_37 : STD_LOGIC;
  signal id_instr_10_6_n_5 : STD_LOGIC;
  signal id_instr_10_6_n_6 : STD_LOGIC;
  signal id_instr_10_6_n_7 : STD_LOGIC;
  signal id_instr_10_6_n_8 : STD_LOGIC;
  signal id_instr_10_6_n_9 : STD_LOGIC;
  signal id_instr_5_0_n_10 : STD_LOGIC;
  signal id_instr_5_0_n_100 : STD_LOGIC;
  signal id_instr_5_0_n_101 : STD_LOGIC;
  signal id_instr_5_0_n_102 : STD_LOGIC;
  signal id_instr_5_0_n_103 : STD_LOGIC;
  signal id_instr_5_0_n_104 : STD_LOGIC;
  signal id_instr_5_0_n_105 : STD_LOGIC;
  signal id_instr_5_0_n_106 : STD_LOGIC;
  signal id_instr_5_0_n_107 : STD_LOGIC;
  signal id_instr_5_0_n_108 : STD_LOGIC;
  signal id_instr_5_0_n_109 : STD_LOGIC;
  signal id_instr_5_0_n_11 : STD_LOGIC;
  signal id_instr_5_0_n_110 : STD_LOGIC;
  signal id_instr_5_0_n_111 : STD_LOGIC;
  signal id_instr_5_0_n_112 : STD_LOGIC;
  signal id_instr_5_0_n_113 : STD_LOGIC;
  signal id_instr_5_0_n_114 : STD_LOGIC;
  signal id_instr_5_0_n_115 : STD_LOGIC;
  signal id_instr_5_0_n_116 : STD_LOGIC;
  signal id_instr_5_0_n_12 : STD_LOGIC;
  signal id_instr_5_0_n_13 : STD_LOGIC;
  signal id_instr_5_0_n_14 : STD_LOGIC;
  signal id_instr_5_0_n_15 : STD_LOGIC;
  signal id_instr_5_0_n_16 : STD_LOGIC;
  signal id_instr_5_0_n_17 : STD_LOGIC;
  signal id_instr_5_0_n_18 : STD_LOGIC;
  signal id_instr_5_0_n_19 : STD_LOGIC;
  signal id_instr_5_0_n_20 : STD_LOGIC;
  signal id_instr_5_0_n_21 : STD_LOGIC;
  signal id_instr_5_0_n_22 : STD_LOGIC;
  signal id_instr_5_0_n_23 : STD_LOGIC;
  signal id_instr_5_0_n_24 : STD_LOGIC;
  signal id_instr_5_0_n_25 : STD_LOGIC;
  signal id_instr_5_0_n_26 : STD_LOGIC;
  signal id_instr_5_0_n_27 : STD_LOGIC;
  signal id_instr_5_0_n_28 : STD_LOGIC;
  signal id_instr_5_0_n_29 : STD_LOGIC;
  signal id_instr_5_0_n_30 : STD_LOGIC;
  signal id_instr_5_0_n_31 : STD_LOGIC;
  signal id_instr_5_0_n_32 : STD_LOGIC;
  signal id_instr_5_0_n_33 : STD_LOGIC;
  signal id_instr_5_0_n_34 : STD_LOGIC;
  signal id_instr_5_0_n_35 : STD_LOGIC;
  signal id_instr_5_0_n_36 : STD_LOGIC;
  signal id_instr_5_0_n_37 : STD_LOGIC;
  signal id_instr_5_0_n_44 : STD_LOGIC;
  signal id_instr_5_0_n_45 : STD_LOGIC;
  signal id_instr_5_0_n_46 : STD_LOGIC;
  signal id_instr_5_0_n_47 : STD_LOGIC;
  signal id_instr_5_0_n_48 : STD_LOGIC;
  signal id_instr_5_0_n_49 : STD_LOGIC;
  signal id_instr_5_0_n_50 : STD_LOGIC;
  signal id_instr_5_0_n_51 : STD_LOGIC;
  signal id_instr_5_0_n_6 : STD_LOGIC;
  signal id_instr_5_0_n_7 : STD_LOGIC;
  signal id_instr_5_0_n_8 : STD_LOGIC;
  signal id_instr_5_0_n_84 : STD_LOGIC;
  signal id_instr_5_0_n_85 : STD_LOGIC;
  signal id_instr_5_0_n_86 : STD_LOGIC;
  signal id_instr_5_0_n_87 : STD_LOGIC;
  signal id_instr_5_0_n_88 : STD_LOGIC;
  signal id_instr_5_0_n_89 : STD_LOGIC;
  signal id_instr_5_0_n_9 : STD_LOGIC;
  signal id_instr_5_0_n_90 : STD_LOGIC;
  signal id_instr_5_0_n_91 : STD_LOGIC;
  signal id_instr_5_0_n_92 : STD_LOGIC;
  signal id_instr_5_0_n_93 : STD_LOGIC;
  signal id_instr_5_0_n_94 : STD_LOGIC;
  signal id_instr_5_0_n_95 : STD_LOGIC;
  signal id_instr_5_0_n_96 : STD_LOGIC;
  signal id_instr_5_0_n_97 : STD_LOGIC;
  signal id_instr_5_0_n_98 : STD_LOGIC;
  signal id_instr_5_0_n_99 : STD_LOGIC;
  signal id_pc_n_0 : STD_LOGIC;
  signal id_pc_n_1 : STD_LOGIC;
  signal id_pc_n_2 : STD_LOGIC;
  signal id_pc_n_36 : STD_LOGIC;
  signal id_pc_n_37 : STD_LOGIC;
  signal id_pc_n_38 : STD_LOGIC;
  signal id_pc_n_39 : STD_LOGIC;
  signal id_pc_n_40 : STD_LOGIC;
  signal id_pc_n_41 : STD_LOGIC;
  signal id_pc_n_42 : STD_LOGIC;
  signal id_pc_n_43 : STD_LOGIC;
  signal id_pc_n_44 : STD_LOGIC;
  signal id_pc_n_45 : STD_LOGIC;
  signal id_pc_n_46 : STD_LOGIC;
  signal id_pc_n_47 : STD_LOGIC;
  signal id_pc_n_48 : STD_LOGIC;
  signal id_pc_n_49 : STD_LOGIC;
  signal id_pc_n_50 : STD_LOGIC;
  signal id_pc_n_51 : STD_LOGIC;
  signal id_pc_n_52 : STD_LOGIC;
  signal id_pc_n_53 : STD_LOGIC;
  signal id_pc_n_54 : STD_LOGIC;
  signal id_pc_n_55 : STD_LOGIC;
  signal id_pc_n_56 : STD_LOGIC;
  signal id_pc_n_57 : STD_LOGIC;
  signal id_pc_n_58 : STD_LOGIC;
  signal id_pc_n_59 : STD_LOGIC;
  signal id_pc_n_60 : STD_LOGIC;
  signal if_instr_n_30 : STD_LOGIC;
  signal if_instr_n_37 : STD_LOGIC;
  signal if_instr_n_43 : STD_LOGIC;
  signal if_instr_n_44 : STD_LOGIC;
  signal if_instr_n_45 : STD_LOGIC;
  signal if_instr_n_50 : STD_LOGIC;
  signal if_instr_n_51 : STD_LOGIC;
  signal if_instr_n_52 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_0 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_1 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_10 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_11 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_12 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_13 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_14 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_15 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_16 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_17 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_18 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_19 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_20 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_21 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_22 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_23 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_24 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_25 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_4 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_5 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_6 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_7 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_8 : STD_LOGIC;
  signal mem_ctrl_wb_memtoreg_n_9 : STD_LOGIC;
  signal n_sending : STD_LOGIC;
  signal \^out_reg[16]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^out_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pc_n_3 : STD_LOGIC;
  signal pc_n_4 : STD_LOGIC;
  signal pc_n_5 : STD_LOGIC;
  signal r_data_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_data_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_addr : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal \^ram_din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rom_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sending : STD_LOGIC;
begin
  D(21 downto 0) <= \^d\(21 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \out_reg[16]\(14 downto 0) <= \^out_reg[16]\(14 downto 0);
  \out_reg[1]\(1 downto 0) <= \^out_reg[1]\(1 downto 0);
  ram_din(31 downto 0) <= \^ram_din\(31 downto 0);
add1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD
     port map (
      D(28 downto 0) => bus_add1(31 downto 3),
      Q(29 downto 0) => bus_pc(31 downto 2)
    );
add2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADD_0
     port map (
      Q(28 downto 0) => bus_id_pc(30 downto 2),
      S(3) => id_pc_n_0,
      S(2) => id_pc_n_1,
      S(1) => id_pc_n_2,
      S(0) => bus_add2(2),
      bus_add2(28 downto 0) => bus_add2(31 downto 3),
      \out_reg[13]\(3) => id_pc_n_40,
      \out_reg[13]\(2) => id_pc_n_41,
      \out_reg[13]\(1) => id_pc_n_42,
      \out_reg[13]\(0) => id_pc_n_43,
      \out_reg[17]\(3) => id_pc_n_44,
      \out_reg[17]\(2) => id_pc_n_45,
      \out_reg[17]\(1) => id_pc_n_46,
      \out_reg[17]\(0) => id_pc_n_47,
      \out_reg[21]\(3) => id_pc_n_48,
      \out_reg[21]\(2) => id_pc_n_49,
      \out_reg[21]\(1) => id_pc_n_50,
      \out_reg[21]\(0) => id_pc_n_51,
      \out_reg[25]\(3) => id_pc_n_52,
      \out_reg[25]\(2) => id_pc_n_53,
      \out_reg[25]\(1) => id_pc_n_54,
      \out_reg[25]\(0) => id_pc_n_55,
      \out_reg[29]\(3) => id_pc_n_56,
      \out_reg[29]\(2) => id_pc_n_57,
      \out_reg[29]\(1) => id_pc_n_58,
      \out_reg[29]\(0) => id_pc_n_59,
      \out_reg[31]\(1) => id_immediate_n_69,
      \out_reg[31]\(0) => id_pc_n_60,
      \out_reg[9]\(3) => id_pc_n_36,
      \out_reg[9]\(2) => id_pc_n_37,
      \out_reg[9]\(1) => id_pc_n_38,
      \out_reg[9]\(0) => id_pc_n_39
    );
alu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU
     port map (
      CO(0) => data6,
      DI(3) => id_instr_10_6_n_36,
      DI(2) => id_instr_5_0_n_35,
      DI(1) => id_instr_5_0_n_36,
      DI(0) => id_instr_5_0_n_37,
      O(3) => alu_n_50,
      O(2) => alu_n_51,
      O(1) => alu_n_52,
      O(0) => alu_n_53,
      P(15 downto 0) => p_1_in(15 downto 0),
      Q(31 downto 0) => bus_id_data_reg1(31 downto 0),
      S(3) => id_instr_5_0_n_6,
      S(2) => id_instr_5_0_n_7,
      S(1) => id_instr_5_0_n_8,
      S(0) => id_instr_5_0_n_9,
      bus_mux2(31 downto 0) => bus_mux2(31 downto 0),
      data5(31 downto 0) => data5(31 downto 0),
      \out_reg[0]\(0) => data7,
      \out_reg[11]\(3) => alu_n_74,
      \out_reg[11]\(2) => alu_n_75,
      \out_reg[11]\(1) => alu_n_76,
      \out_reg[11]\(0) => alu_n_77,
      \out_reg[11]_0\(3) => id_immediate_n_49,
      \out_reg[11]_0\(2) => id_instr_10_6_n_8,
      \out_reg[11]_0\(1) => id_data_reg1_n_39,
      \out_reg[11]_0\(0) => id_data_reg1_n_40,
      \out_reg[15]\(3) => alu_n_78,
      \out_reg[15]\(2) => alu_n_79,
      \out_reg[15]\(1) => alu_n_80,
      \out_reg[15]\(0) => alu_n_81,
      \out_reg[15]_0\(3) => id_data_reg1_n_0,
      \out_reg[15]_0\(2) => id_immediate_n_46,
      \out_reg[15]_0\(1) => id_immediate_n_47,
      \out_reg[15]_0\(0) => id_immediate_n_48,
      \out_reg[15]_1\(3) => id_data_reg1_n_83,
      \out_reg[15]_1\(2) => id_immediate_n_101,
      \out_reg[15]_1\(1) => id_data_reg1_n_84,
      \out_reg[15]_1\(0) => id_data_reg1_n_85,
      \out_reg[15]_2\(3) => id_data_reg1_n_93,
      \out_reg[15]_2\(2) => id_immediate_n_103,
      \out_reg[15]_2\(1) => id_data_reg1_n_94,
      \out_reg[15]_2\(0) => id_data_reg1_n_95,
      \out_reg[15]_3\(3) => id_data_reg1_n_80,
      \out_reg[15]_3\(2) => id_immediate_n_100,
      \out_reg[15]_3\(1) => id_data_reg1_n_81,
      \out_reg[15]_3\(0) => id_data_reg1_n_82,
      \out_reg[19]\(3) => alu_n_82,
      \out_reg[19]\(2) => alu_n_83,
      \out_reg[19]\(1) => alu_n_84,
      \out_reg[19]\(0) => alu_n_85,
      \out_reg[1]\(3) => id_instr_10_6_n_11,
      \out_reg[1]\(2) => id_instr_10_6_n_12,
      \out_reg[1]\(1) => id_instr_5_0_n_31,
      \out_reg[1]\(0) => id_instr_5_0_n_32,
      \out_reg[1]_0\(3) => id_instr_10_6_n_37,
      \out_reg[1]_0\(2) => id_instr_5_0_n_114,
      \out_reg[1]_0\(1) => id_instr_5_0_n_115,
      \out_reg[1]_0\(0) => id_instr_5_0_n_116,
      \out_reg[1]_1\(3) => id_instr_10_6_n_35,
      \out_reg[1]_1\(2) => id_instr_5_0_n_44,
      \out_reg[1]_1\(1) => id_instr_5_0_n_45,
      \out_reg[1]_1\(0) => id_instr_5_0_n_46,
      \out_reg[23]\(3) => alu_n_54,
      \out_reg[23]\(2) => alu_n_55,
      \out_reg[23]\(1) => alu_n_56,
      \out_reg[23]\(0) => alu_n_57,
      \out_reg[23]_0\(3) => alu_n_86,
      \out_reg[23]_0\(2) => alu_n_87,
      \out_reg[23]_0\(1) => alu_n_88,
      \out_reg[23]_0\(0) => alu_n_89,
      \out_reg[23]_1\(3) => id_data_reg1_n_33,
      \out_reg[23]_1\(2) => id_data_reg1_n_34,
      \out_reg[23]_1\(1) => id_data_reg1_n_35,
      \out_reg[23]_1\(0) => id_data_reg1_n_36,
      \out_reg[23]_2\(3) => id_data_reg1_n_89,
      \out_reg[23]_2\(2) => id_data_reg1_n_90,
      \out_reg[23]_2\(1) => id_data_reg2_n_49,
      \out_reg[23]_2\(0) => id_data_reg1_n_91,
      \out_reg[23]_3\(3) => id_data_reg1_n_96,
      \out_reg[23]_3\(2) => id_data_reg1_n_97,
      \out_reg[23]_3\(1) => id_data_reg2_n_50,
      \out_reg[23]_3\(0) => id_data_reg1_n_98,
      \out_reg[23]_4\(3) => id_data_reg1_n_86,
      \out_reg[23]_4\(2) => id_data_reg1_n_87,
      \out_reg[23]_4\(1) => id_data_reg2_n_48,
      \out_reg[23]_4\(0) => id_data_reg1_n_88,
      \out_reg[27]\(3) => alu_n_58,
      \out_reg[27]\(2) => alu_n_59,
      \out_reg[27]\(1) => alu_n_60,
      \out_reg[27]\(0) => alu_n_61,
      \out_reg[27]_0\(3) => alu_n_90,
      \out_reg[27]_0\(2) => alu_n_91,
      \out_reg[27]_0\(1) => alu_n_92,
      \out_reg[27]_0\(0) => alu_n_93,
      \out_reg[30]\(3) => id_data_reg2_n_51,
      \out_reg[30]\(2) => id_data_reg2_n_52,
      \out_reg[30]\(1) => id_data_reg2_n_53,
      \out_reg[30]\(0) => id_data_reg2_n_54,
      \out_reg[30]_0\(3) => id_data_reg2_n_0,
      \out_reg[30]_0\(2) => id_data_reg2_n_1,
      \out_reg[30]_0\(1) => id_data_reg2_n_2,
      \out_reg[30]_0\(0) => id_data_reg2_n_3,
      \out_reg[31]\(3) => alu_n_62,
      \out_reg[31]\(2) => alu_n_63,
      \out_reg[31]\(1) => alu_n_64,
      \out_reg[31]\(0) => alu_n_65,
      \out_reg[31]_0\(3) => alu_n_94,
      \out_reg[31]_0\(2) => alu_n_95,
      \out_reg[31]_0\(1) => alu_n_96,
      \out_reg[31]_0\(0) => alu_n_97,
      \out_reg[31]_1\(3) => id_immediate_n_42,
      \out_reg[31]_1\(2) => id_immediate_n_43,
      \out_reg[31]_1\(1) => id_data_reg1_n_37,
      \out_reg[31]_1\(0) => id_data_reg1_n_38,
      \out_reg[31]_2\(3) => id_immediate_n_10,
      \out_reg[31]_2\(2) => id_immediate_n_11,
      \out_reg[31]_2\(1) => id_immediate_n_12,
      \out_reg[31]_2\(0) => id_immediate_n_13,
      \out_reg[31]_3\(3) => id_immediate_n_6,
      \out_reg[31]_3\(2) => id_immediate_n_7,
      \out_reg[31]_3\(1) => id_immediate_n_8,
      \out_reg[31]_3\(0) => id_immediate_n_9,
      \out_reg[31]_4\(3) => id_data_reg1_n_45,
      \out_reg[31]_4\(2) => id_data_reg2_n_36,
      \out_reg[31]_4\(1) => id_data_reg2_n_37,
      \out_reg[31]_4\(0) => id_data_reg2_n_38,
      \out_reg[31]_5\(0) => id_data_reg1_n_44,
      \out_reg[3]\(3) => alu_n_66,
      \out_reg[3]\(2) => alu_n_67,
      \out_reg[3]\(1) => alu_n_68,
      \out_reg[3]\(0) => alu_n_69,
      \out_reg[7]\(3) => alu_n_70,
      \out_reg[7]\(2) => alu_n_71,
      \out_reg[7]\(1) => alu_n_72,
      \out_reg[7]\(0) => alu_n_73
    );
ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CTRL
     port map (
      D(1 downto 0) => bus_ctrl_alusel(1 downto 0),
      E(0) => if_instr_n_37,
      bus_ctrl_hilo_write => bus_ctrl_hilo_write,
      \out_reg[0]\ => if_instr_n_45,
      \out_reg[0]_0\ => if_instr_n_30,
      \out_reg[31]\(1) => if_instr_n_43,
      \out_reg[31]\(0) => if_instr_n_44
    );
ex_alu_result: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER
     port map (
      D(30 downto 18) => bus_dmem_1(31 downto 19),
      D(17 downto 0) => bus_dmem_1(17 downto 0),
      Q(30 downto 18) => dev_buffer(31 downto 19),
      Q(17 downto 0) => dev_buffer(17 downto 0),
      \addr_reg[16]\(22 downto 10) => \addr_reg[16]\(23 downto 11),
      \addr_reg[16]\(9 downto 0) => \addr_reg[16]\(9 downto 0),
      clk => clk,
      dev_rcv_eop => dev_rcv_eop,
      dev_rdyr => dev_rdyr,
      en => en,
      lblw => lblw,
      \out_reg[21]_0\(21 downto 0) => \^d\(21 downto 0),
      \out_reg[31]_0\(31 downto 0) => bus_ex_alu_result(31 downto 0),
      ram_addr(9 downto 0) => ram_addr(31 downto 22),
      ram_dout(7 downto 0) => ram_dout(7 downto 0),
      rst => rst
    );
ex_alu_zero: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2\
     port map (
      bus_alu_zero => bus_alu_zero,
      bus_ex_alu_zero => bus_ex_alu_zero,
      clk => clk,
      en => en,
      rst => rst
    );
ex_ctrl_mem_branch: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3\
     port map (
      D(28 downto 0) => bus_add1(31 downto 3),
      \ENA_reg[0]\ => ex_ctrl_mem_branch_n_0,
      \ENA_reg[0]_0\ => ex_ctrl_mem_branch_n_1,
      \ENA_reg[1]\ => ex_ctrl_mem_branch_n_35,
      \ENA_reg[2]\ => ex_ctrl_mem_branch_n_34,
      Q(31 downto 0) => bus_ex_mux5(31 downto 0),
      S(0) => ex_ctrl_mem_branch_n_36,
      bus_ex_alu_zero => bus_ex_alu_zero,
      clk => clk,
      en => en,
      \out_reg[1]_0\(1 downto 0) => bus_id_ctrl_mem_branch(1 downto 0),
      \out_reg[2]\(1 downto 0) => bus_ex_ctrl_mem_branch(1 downto 0),
      \out_reg[2]_0\(2 downto 0) => bus_pc(2 downto 0),
      \out_reg[31]\(31 downto 17) => rom_addr(31 downto 17),
      \out_reg[31]\(16 downto 2) => \^out_reg[16]\(14 downto 0),
      \out_reg[31]\(1 downto 0) => rom_addr(1 downto 0),
      rst => rst
    );
ex_ctrl_wb_memtoreg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_1\
     port map (
      Q(1) => ex_ctrl_wb_memtoreg_n_0,
      Q(0) => ex_ctrl_wb_memtoreg_n_1,
      clk => clk,
      en => en,
      \out_reg[1]_0\(1 downto 0) => \^out_reg[1]\(1 downto 0),
      rst => rst
    );
ex_ctrl_wb_regwrite: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_2\
     port map (
      bus_ex_ctrl_wb_regwrite => bus_ex_ctrl_wb_regwrite,
      bus_id_ctrl_wb_regwrite => bus_id_ctrl_wb_regwrite,
      clk => clk,
      en => en,
      rst => rst
    );
ex_mux5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_3
     port map (
      D(12 downto 7) => bus_add1(30 downto 25),
      D(6 downto 5) => bus_add1(22 downto 21),
      D(4 downto 0) => bus_add1(18 downto 14),
      E(0) => bus_hazard_pcwrite,
      \ENA_reg[0]\ => ex_mux5_n_0,
      Q(31 downto 0) => bus_ex_mux5(31 downto 0),
      S(1) => pc_n_3,
      S(0) => pc_n_4,
      clk => clk,
      en => en,
      \out_reg[0]_0\ => ex_ctrl_mem_branch_n_1,
      \out_reg[15]_0\(0) => \^out_reg[16]\(13),
      \out_reg[1]_0\(0) => ex_ctrl_mem_branch_n_36,
      \out_reg[24]_0\(0) => pc_n_5,
      \out_reg[31]_0\(31 downto 0) => bus_mux5(31 downto 0),
      rst => rst
    );
ex_regdst_addr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0\
     port map (
      D(4 downto 0) => bus_mux4(4 downto 0),
      Q(4 downto 0) => bus_ex_regdst_addr(4 downto 0),
      clk => clk,
      en => en,
      \out_reg[25]\(4 downto 0) => bus_if_instr(25 downto 21),
      \out_reg[31]\ => ex_regdst_addr_n_0,
      rst => rst
    );
hi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_4
     port map (
      D(31 downto 0) => bus_alu_result_2(31 downto 0),
      E(0) => id_ctrl_ex_hilo_write_n_0,
      Q(31 downto 0) => bus_register_hi(31 downto 0),
      clk => clk,
      rst => rst
    );
id_ctrl_ex_aluop: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_5\
     port map (
      D(28) => id_ctrl_ex_aluop_n_5,
      D(27) => id_ctrl_ex_aluop_n_6,
      D(26) => id_ctrl_ex_aluop_n_7,
      D(25) => id_ctrl_ex_aluop_n_8,
      D(24) => id_ctrl_ex_aluop_n_9,
      D(23) => id_ctrl_ex_aluop_n_10,
      D(22) => id_ctrl_ex_aluop_n_11,
      D(21) => id_ctrl_ex_aluop_n_12,
      D(20) => id_ctrl_ex_aluop_n_13,
      D(19) => id_ctrl_ex_aluop_n_14,
      D(18) => id_ctrl_ex_aluop_n_15,
      D(17) => id_ctrl_ex_aluop_n_16,
      D(16) => id_ctrl_ex_aluop_n_17,
      D(15) => id_ctrl_ex_aluop_n_18,
      D(14) => id_ctrl_ex_aluop_n_19,
      D(13) => id_ctrl_ex_aluop_n_20,
      D(12) => id_ctrl_ex_aluop_n_21,
      D(11) => id_ctrl_ex_aluop_n_22,
      D(10) => id_ctrl_ex_aluop_n_23,
      D(9) => id_ctrl_ex_aluop_n_24,
      D(8) => id_ctrl_ex_aluop_n_25,
      D(7) => id_ctrl_ex_aluop_n_26,
      D(6) => id_ctrl_ex_aluop_n_27,
      D(5) => id_ctrl_ex_aluop_n_28,
      D(4) => id_ctrl_ex_aluop_n_29,
      D(3) => id_ctrl_ex_aluop_n_30,
      D(2) => id_ctrl_ex_aluop_n_31,
      D(1) => id_ctrl_ex_aluop_n_32,
      D(0) => id_ctrl_ex_aluop_n_33,
      Q(2 downto 1) => bus_id_ctrl_ex_aluop(3 downto 2),
      Q(0) => bus_id_ctrl_ex_aluop(0),
      bus_alu_zero => bus_alu_zero,
      bus_mux2(0) => bus_mux2(31),
      clk => clk,
      en => en,
      \out_reg[0]_0\ => id_ctrl_ex_aluop_n_37,
      \out_reg[0]_1\ => id_instr_10_6_n_30,
      \out_reg[0]_2\ => id_instr_5_0_n_108,
      \out_reg[10]\ => id_instr_5_0_n_106,
      \out_reg[11]\ => id_immediate_n_91,
      \out_reg[12]\ => id_immediate_n_92,
      \out_reg[13]\ => id_data_reg1_n_68,
      \out_reg[13]_0\ => id_immediate_n_93,
      \out_reg[14]\ => id_instr_5_0_n_96,
      \out_reg[15]\ => id_instr_5_0_n_95,
      \out_reg[15]_0\ => id_data_reg1_n_69,
      \out_reg[15]_1\ => id_instr_5_0_n_26,
      \out_reg[16]\ => id_data_reg1_n_56,
      \out_reg[16]_0\ => id_instr_5_0_n_25,
      \out_reg[17]\ => id_data_reg1_n_70,
      \out_reg[17]_0\ => id_instr_5_0_n_24,
      \out_reg[1]_0\ => id_instr_5_0_n_50,
      \out_reg[1]_1\ => id_instr_10_6_n_28,
      \out_reg[1]_2\ => id_instr_5_0_n_113,
      \out_reg[20]\ => id_data_reg1_n_72,
      \out_reg[20]_0\ => id_instr_5_0_n_21,
      \out_reg[21]\ => id_data_reg1_n_73,
      \out_reg[21]_0\ => id_instr_5_0_n_19,
      \out_reg[22]\ => id_data_reg1_n_74,
      \out_reg[22]_0\ => id_instr_5_0_n_18,
      \out_reg[23]\ => id_data_reg1_n_75,
      \out_reg[23]_0\ => id_instr_5_0_n_17,
      \out_reg[25]\ => id_data_reg1_n_76,
      \out_reg[25]_0\ => id_instr_5_0_n_14,
      \out_reg[26]\ => id_data_reg1_n_77,
      \out_reg[26]_0\ => id_instr_5_0_n_13,
      \out_reg[27]\ => id_data_reg1_n_78,
      \out_reg[27]_0\ => id_instr_5_0_n_12,
      \out_reg[28]\ => id_ctrl_ex_aluop_n_35,
      \out_reg[28]_0\ => id_ctrl_ex_aluop_n_36,
      \out_reg[29]\ => id_ctrl_ex_aluop_n_38,
      \out_reg[29]_0\ => id_ctrl_ex_aluop_n_39,
      \out_reg[29]_1\ => id_ctrl_ex_aluop_n_40,
      \out_reg[29]_2\(3 downto 0) => bus_ctrl_aluop(3 downto 0),
      \out_reg[2]_0\ => id_instr_5_0_n_84,
      \out_reg[2]_1\ => id_instr_5_0_n_94,
      \out_reg[2]_2\ => id_instr_10_6_n_26,
      \out_reg[2]_3\ => id_data_reg1_n_79,
      \out_reg[2]_4\ => id_instr_5_0_n_107,
      \out_reg[30]\ => id_ctrl_ex_aluop_n_0,
      \out_reg[30]_0\ => id_ctrl_ex_aluop_n_34,
      \out_reg[30]_1\ => id_instr_5_0_n_51,
      \out_reg[30]_2\ => id_data_reg1_n_42,
      \out_reg[31]\ => id_data_reg2_n_39,
      \out_reg[31]_0\ => id_immediate_n_70,
      \out_reg[31]_1\ => id_data_reg2_n_40,
      \out_reg[31]_2\ => id_instr_5_0_n_91,
      \out_reg[31]_3\ => id_immediate_n_99,
      \out_reg[31]_4\ => id_immediate_n_98,
      \out_reg[31]_5\ => id_immediate_n_97,
      \out_reg[31]_6\ => id_immediate_n_96,
      \out_reg[31]_7\ => id_immediate_n_95,
      \out_reg[31]_8\ => id_immediate_n_94,
      \out_reg[3]_0\ => id_instr_5_0_n_112,
      \out_reg[3]_1\(2) => id_immediate_n_57,
      \out_reg[3]_1\(1) => id_instr_5_0_n_33,
      \out_reg[3]_1\(0) => id_instr_5_0_n_34,
      \out_reg[3]_10\ => id_instr_5_0_n_100,
      \out_reg[3]_11\ => id_instr_5_0_n_89,
      \out_reg[3]_12\ => id_data_reg1_n_61,
      \out_reg[3]_13\ => id_instr_5_0_n_49,
      \out_reg[3]_14\ => id_instr_5_0_n_15,
      \out_reg[3]_15\ => id_instr_5_0_n_20,
      \out_reg[3]_16\ => id_immediate_n_64,
      \out_reg[3]_17\ => id_immediate_n_66,
      \out_reg[3]_18\ => id_instr_5_0_n_90,
      \out_reg[3]_19\ => id_data_reg1_n_64,
      \out_reg[3]_2\ => id_instr_5_0_n_16,
      \out_reg[3]_20\ => id_data_reg1_n_63,
      \out_reg[3]_21\ => id_instr_5_0_n_99,
      \out_reg[3]_22\ => id_instr_5_0_n_22,
      \out_reg[3]_23\ => id_instr_5_0_n_23,
      \out_reg[3]_24\ => id_data_reg1_n_46,
      \out_reg[3]_25\ => id_instr_5_0_n_93,
      \out_reg[3]_26\ => id_data_reg1_n_71,
      \out_reg[3]_27\ => id_immediate_n_82,
      \out_reg[3]_28\ => id_data_reg1_n_57,
      \out_reg[3]_29\ => id_immediate_n_84,
      \out_reg[3]_3\ => id_instr_5_0_n_48,
      \out_reg[3]_30\ => id_immediate_n_86,
      \out_reg[3]_31\ => id_data_reg1_n_67,
      \out_reg[3]_32\ => id_data_reg1_n_66,
      \out_reg[3]_33\ => id_data_reg1_n_65,
      \out_reg[3]_34\ => id_instr_5_0_n_104,
      \out_reg[3]_35\ => id_instr_5_0_n_98,
      \out_reg[3]_36\ => id_instr_5_0_n_109,
      \out_reg[3]_4\ => id_immediate_n_67,
      \out_reg[3]_5\ => id_immediate_n_71,
      \out_reg[3]_6\ => id_immediate_n_72,
      \out_reg[3]_7\ => id_immediate_n_73,
      \out_reg[3]_8\ => id_data_reg1_n_43,
      \out_reg[3]_9\ => id_immediate_n_74,
      \out_reg[4]\ => id_instr_5_0_n_88,
      \out_reg[4]_0\ => id_instr_5_0_n_92,
      \out_reg[4]_1\ => id_instr_5_0_n_105,
      \out_reg[4]_2\ => id_instr_5_0_n_103,
      \out_reg[4]_3\ => id_data_reg1_n_60,
      \out_reg[4]_4\ => id_instr_5_0_n_101,
      \out_reg[4]_5\ => id_instr_10_6_n_5,
      \out_reg[4]_6\ => id_instr_5_0_n_110,
      \out_reg[5]\ => id_instr_5_0_n_111,
      \out_reg[5]_0\ => id_instr_5_0_n_87,
      \out_reg[5]_1\ => id_instr_5_0_n_97,
      \out_reg[5]_2\ => id_data_reg1_n_62,
      \out_reg[5]_3\ => id_instr_5_0_n_102,
      \out_reg[6]\ => id_instr_5_0_n_86,
      \out_reg[6]_0\ => id_instr_10_6_n_24,
      \out_reg[7]\ => id_instr_5_0_n_85,
      \out_reg[7]_0\ => id_instr_10_6_n_22,
      \out_reg[8]\ => id_data_reg1_n_59,
      \out_reg[8]_0\ => id_instr_5_0_n_30,
      \out_reg[9]\ => id_instr_10_6_n_15,
      \out_reg[9]_0\ => id_instr_10_6_n_21,
      \out_reg[9]_1\ => id_data_reg1_n_58,
      \out_reg[9]_2\ => id_instr_5_0_n_28,
      \result0__1\ => id_immediate_n_81,
      \result0__1_0\ => id_immediate_n_83,
      \result0__1_1\ => id_immediate_n_85,
      \result0__1_10\ => id_instr_10_6_n_23,
      \result0__1_2\ => id_immediate_n_87,
      \result0__1_3\ => id_immediate_n_35,
      \result0__1_4\ => id_instr_5_0_n_29,
      \result0__1_5\ => id_immediate_n_88,
      \result0__1_6\ => id_immediate_n_36,
      \result0__1_7\ => id_instr_5_0_n_27,
      \result0__1_8\ => id_immediate_n_89,
      \result0__1_9\ => id_immediate_n_90,
      \result0__2\(0) => alu_n_63,
      \result0__2_0\ => id_immediate_n_62,
      \result0__2_1\ => id_immediate_n_61,
      \result0__2_10\ => id_immediate_n_78,
      \result0__2_11\ => id_immediate_n_79,
      \result0__2_12\ => id_immediate_n_80,
      \result0__2_2\ => id_immediate_n_60,
      \result0__2_3\ => id_immediate_n_59,
      \result0__2_4\ => id_immediate_n_58,
      \result0__2_5\ => id_immediate_n_63,
      \result0__2_6\ => id_immediate_n_65,
      \result0__2_7\ => id_immediate_n_75,
      \result0__2_8\ => id_immediate_n_76,
      \result0__2_9\ => id_immediate_n_77,
      rst => rst
    );
id_ctrl_ex_alusel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_6\
     port map (
      D(21 downto 0) => \^d\(21 downto 0),
      Q(31 downto 0) => bus_register_lo(31 downto 0),
      clk => clk,
      dev_r => dev_r,
      dev_rdyw => dev_rdyw,
      dev_w => dev_w,
      dev_waddr => dev_waddr,
      dev_wdata => dev_wdata,
      en => en,
      n_sending => n_sending,
      \out_reg[0]_0\(0) => \^q\(0),
      \out_reg[0]_1\(0) => \^out_reg[1]\(0),
      \out_reg[0]_2\(1 downto 0) => bus_ctrl_alusel(1 downto 0),
      \out_reg[17]\(0) => \^ram_din\(17),
      \out_reg[1]_0\(31) => id_ctrl_ex_aluop_n_5,
      \out_reg[1]_0\(30) => id_ctrl_ex_aluop_n_6,
      \out_reg[1]_0\(29) => id_immediate_n_57,
      \out_reg[1]_0\(28) => id_ctrl_ex_aluop_n_7,
      \out_reg[1]_0\(27) => id_ctrl_ex_aluop_n_8,
      \out_reg[1]_0\(26) => id_ctrl_ex_aluop_n_9,
      \out_reg[1]_0\(25) => id_ctrl_ex_aluop_n_10,
      \out_reg[1]_0\(24) => id_ctrl_ex_aluop_n_11,
      \out_reg[1]_0\(23) => id_ctrl_ex_aluop_n_12,
      \out_reg[1]_0\(22) => id_ctrl_ex_aluop_n_13,
      \out_reg[1]_0\(21) => id_ctrl_ex_aluop_n_14,
      \out_reg[1]_0\(20) => id_ctrl_ex_aluop_n_15,
      \out_reg[1]_0\(19) => id_ctrl_ex_aluop_n_16,
      \out_reg[1]_0\(18) => id_ctrl_ex_aluop_n_17,
      \out_reg[1]_0\(17) => id_ctrl_ex_aluop_n_18,
      \out_reg[1]_0\(16) => id_ctrl_ex_aluop_n_19,
      \out_reg[1]_0\(15) => id_ctrl_ex_aluop_n_20,
      \out_reg[1]_0\(14) => id_ctrl_ex_aluop_n_21,
      \out_reg[1]_0\(13) => id_ctrl_ex_aluop_n_22,
      \out_reg[1]_0\(12) => id_ctrl_ex_aluop_n_23,
      \out_reg[1]_0\(11) => id_ctrl_ex_aluop_n_24,
      \out_reg[1]_0\(10) => id_ctrl_ex_aluop_n_25,
      \out_reg[1]_0\(9) => id_ctrl_ex_aluop_n_26,
      \out_reg[1]_0\(8) => id_ctrl_ex_aluop_n_27,
      \out_reg[1]_0\(7) => id_ctrl_ex_aluop_n_28,
      \out_reg[1]_0\(6) => id_ctrl_ex_aluop_n_29,
      \out_reg[1]_0\(5) => id_ctrl_ex_aluop_n_30,
      \out_reg[1]_0\(4) => id_ctrl_ex_aluop_n_31,
      \out_reg[1]_0\(3) => id_ctrl_ex_aluop_n_32,
      \out_reg[1]_0\(2) => id_ctrl_ex_aluop_n_33,
      \out_reg[1]_0\(1) => id_instr_5_0_n_33,
      \out_reg[1]_0\(0) => id_instr_5_0_n_34,
      \out_reg[31]\(31 downto 0) => bus_register_hi(31 downto 0),
      \out_reg[31]_0\(31 downto 0) => bus_if_pc(31 downto 0),
      \r_reg[1]\ => \r_reg[1]\,
      ram_addr(9 downto 0) => ram_addr(31 downto 22),
      rst => rst,
      sending => sending
    );
id_ctrl_ex_alusrc: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_7\
     port map (
      bus_ctrl_alusrc => bus_ctrl_alusrc,
      bus_id_ctrl_ex_alusrc => bus_id_ctrl_ex_alusrc,
      clk => clk,
      en => en,
      \out_reg[29]\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[31]\ => if_instr_n_51,
      \out_reg[31]_0\ => if_instr_n_52,
      result0 => id_ctrl_ex_alusrc_n_2,
      rst => rst
    );
id_ctrl_ex_hilo_write: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_8\
     port map (
      E(0) => id_ctrl_ex_hilo_write_n_0,
      bus_ctrl_hilo_write => bus_ctrl_hilo_write,
      clk => clk,
      en => en,
      rst => rst
    );
id_ctrl_ex_regdst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_9\
     port map (
      D(4 downto 0) => bus_mux4(4 downto 0),
      Q(1 downto 0) => bus_id_ctrl_ex_regdst(1 downto 0),
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_id_instr_20_16(4 downto 0) => bus_id_instr_20_16(4 downto 0),
      clk => clk,
      en => en,
      \out_reg[26]\(1 downto 0) => bus_ctrl_regdst(1 downto 0),
      rst => rst
    );
id_ctrl_ex_target: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_10\
     port map (
      D(1 downto 0) => bus_ctrl_target(1 downto 0),
      Q(31 downto 0) => bus_id_data_reg1(31 downto 0),
      bus_add2(28 downto 0) => bus_add2(31 downto 3),
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_id_instr_10_6(4 downto 0) => bus_id_instr_10_6(4 downto 0),
      bus_id_instr_20_16(4 downto 0) => bus_id_instr_20_16(4 downto 0),
      bus_id_instr_5_0(5 downto 0) => bus_id_instr_5_0(5 downto 0),
      clk => clk,
      en => en,
      \out_reg[25]\(4 downto 0) => bus_id_instr_25_0(25 downto 21),
      \out_reg[2]\(2 downto 0) => bus_id_pc(2 downto 0),
      \out_reg[31]\(31 downto 0) => bus_mux5(31 downto 0),
      rst => rst
    );
id_ctrl_mem_branch: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_11\
     port map (
      D(1 downto 0) => bus_ctrl_branch(1 downto 0),
      Q(1 downto 0) => bus_id_ctrl_mem_branch(1 downto 0),
      clk => clk,
      en => en,
      \out_reg[0]_0\ => if_instr_n_50,
      \out_reg[1]_0\(1 downto 0) => bus_ex_ctrl_mem_branch(1 downto 0),
      \out_reg[31]\ => id_ctrl_mem_branch_n_0,
      rst => rst
    );
id_ctrl_mem_memread: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_12\
     port map (
      bus_ctrl_memread(0) => bus_ctrl_memread(0),
      clk => clk,
      en => en,
      \out_reg[0]_0\(0) => \^out_reg[1]\(0),
      rst => rst
    );
id_ctrl_mem_memwrite: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_13\
     port map (
      D(1 downto 0) => bus_ctrl_memwrite(1 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      clk => clk,
      en => en,
      rst => rst
    );
id_ctrl_wb_memtoreg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_14\
     port map (
      bus_ctrl_memtoreg(0) => bus_ctrl_memtoreg(1),
      clk => clk,
      en => en,
      \out_reg[1]_0\(0) => \^out_reg[1]\(1),
      rst => rst
    );
id_ctrl_wb_regwrite: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_15\
     port map (
      bus_ctrl_regwrite => bus_ctrl_regwrite,
      bus_id_ctrl_wb_regwrite => bus_id_ctrl_wb_regwrite,
      clk => clk,
      en => en,
      rst => rst
    );
id_data_reg1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_16
     port map (
      D(31 downto 0) => r_data_reg1(31 downto 0),
      O(3 downto 0) => data2(31 downto 28),
      Q(31 downto 0) => bus_id_data_reg1(31 downto 0),
      S(1) => id_instr_10_6_n_13,
      S(0) => id_instr_10_6_n_14,
      bus_id_ctrl_ex_alusrc => bus_id_ctrl_ex_alusrc,
      bus_id_immediate(5) => bus_id_immediate(31),
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_id_instr_10_6(4 downto 0) => bus_id_instr_10_6(4 downto 0),
      bus_id_instr_5_0(5 downto 0) => bus_id_instr_5_0(5 downto 0),
      bus_mux2(27) => bus_mux2(30),
      bus_mux2(26 downto 0) => bus_mux2(27 downto 1),
      clk => clk,
      data5(11) => data5(30),
      data5(10) => data5(24),
      data5(9 downto 8) => data5(19 downto 18),
      data5(7 downto 3) => data5(14 downto 10),
      data5(2 downto 1) => data5(7 downto 6),
      data5(0) => data5(1),
      en => en,
      \out_reg[0]_0\(0) => id_data_reg1_n_44,
      \out_reg[0]_1\(0) => id_data_reg1_n_45,
      \out_reg[0]_2\(2) => id_data_reg1_n_80,
      \out_reg[0]_2\(1) => id_data_reg1_n_81,
      \out_reg[0]_2\(0) => id_data_reg1_n_82,
      \out_reg[0]_3\(2) => id_data_reg1_n_83,
      \out_reg[0]_3\(1) => id_data_reg1_n_84,
      \out_reg[0]_3\(0) => id_data_reg1_n_85,
      \out_reg[0]_4\(2) => id_data_reg1_n_86,
      \out_reg[0]_4\(1) => id_data_reg1_n_87,
      \out_reg[0]_4\(0) => id_data_reg1_n_88,
      \out_reg[0]_5\(2) => id_data_reg1_n_89,
      \out_reg[0]_5\(1) => id_data_reg1_n_90,
      \out_reg[0]_5\(0) => id_data_reg1_n_91,
      \out_reg[0]_6\(2) => id_data_reg1_n_93,
      \out_reg[0]_6\(1) => id_data_reg1_n_94,
      \out_reg[0]_6\(0) => id_data_reg1_n_95,
      \out_reg[0]_7\(2) => id_data_reg1_n_96,
      \out_reg[0]_7\(1) => id_data_reg1_n_97,
      \out_reg[0]_7\(0) => id_data_reg1_n_98,
      \out_reg[0]_8\ => id_instr_5_0_n_10,
      \out_reg[0]_rep\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[0]_rep__0\ => id_ctrl_ex_alusrc_n_2,
      \out_reg[10]_0\ => id_data_reg1_n_65,
      \out_reg[11]_0\ => id_data_reg1_n_66,
      \out_reg[12]_0\ => id_data_reg1_n_67,
      \out_reg[13]_0\(0) => id_data_reg1_n_0,
      \out_reg[13]_1\(1) => id_data_reg1_n_39,
      \out_reg[13]_1\(0) => id_data_reg1_n_40,
      \out_reg[13]_2\ => id_data_reg1_n_68,
      \out_reg[14]_0\ => id_data_reg1_n_57,
      \out_reg[15]_0\ => id_data_reg1_n_69,
      \out_reg[15]_1\(0) => id_immediate_n_50,
      \out_reg[15]_2\(0) => id_immediate_n_37,
      \out_reg[16]_0\ => id_data_reg1_n_56,
      \out_reg[17]_0\ => id_data_reg1_n_70,
      \out_reg[18]_0\ => id_data_reg1_n_71,
      \out_reg[19]_0\(1) => id_data_reg1_n_37,
      \out_reg[19]_0\(0) => id_data_reg1_n_38,
      \out_reg[19]_1\ => id_data_reg1_n_46,
      \out_reg[1]_0\ => id_data_reg1_n_41,
      \out_reg[1]_1\ => id_ctrl_ex_aluop_n_35,
      \out_reg[20]_0\ => id_data_reg1_n_72,
      \out_reg[21]_0\ => id_data_reg1_n_73,
      \out_reg[22]_0\ => id_data_reg1_n_74,
      \out_reg[23]_0\(3) => id_data_reg1_n_33,
      \out_reg[23]_0\(2) => id_data_reg1_n_34,
      \out_reg[23]_0\(1) => id_data_reg1_n_35,
      \out_reg[23]_0\(0) => id_data_reg1_n_36,
      \out_reg[23]_1\ => id_data_reg1_n_75,
      \out_reg[24]_0\ => id_data_reg1_n_43,
      \out_reg[25]_0\ => id_data_reg1_n_76,
      \out_reg[26]_0\ => id_data_reg1_n_77,
      \out_reg[27]_0\ => id_data_reg1_n_78,
      \out_reg[29]_0\ => id_data_reg1_n_99,
      \out_reg[2]_0\ => id_data_reg1_n_79,
      \out_reg[2]_1\ => id_data_reg1_n_92,
      \out_reg[30]_0\ => id_data_reg1_n_42,
      \out_reg[31]_0\(4 downto 1) => data3(31 downto 28),
      \out_reg[31]_0\(0) => data3(0),
      \out_reg[31]_1\(31 downto 0) => \^ram_din\(31 downto 0),
      \out_reg[31]_2\(1) => id_immediate_n_51,
      \out_reg[31]_2\(0) => id_immediate_n_52,
      \out_reg[31]_3\(3) => id_immediate_n_53,
      \out_reg[31]_3\(2) => id_immediate_n_54,
      \out_reg[31]_3\(1) => id_immediate_n_55,
      \out_reg[31]_3\(0) => id_immediate_n_56,
      \out_reg[31]_4\(1) => id_immediate_n_44,
      \out_reg[31]_4\(0) => id_immediate_n_45,
      \out_reg[31]_5\(3) => id_immediate_n_38,
      \out_reg[31]_5\(2) => id_immediate_n_39,
      \out_reg[31]_5\(1) => id_immediate_n_40,
      \out_reg[31]_5\(0) => id_immediate_n_41,
      \out_reg[3]_0\ => id_data_reg1_n_61,
      \out_reg[3]_1\ => id_ctrl_ex_aluop_n_0,
      \out_reg[3]_2\ => id_instr_5_0_n_11,
      \out_reg[3]_3\(1) => id_instr_10_6_n_9,
      \out_reg[3]_3\(0) => id_instr_10_6_n_10,
      \out_reg[4]_0\ => id_data_reg1_n_60,
      \out_reg[5]_0\ => id_data_reg1_n_62,
      \out_reg[6]_0\ => id_data_reg1_n_63,
      \out_reg[7]_0\ => id_data_reg1_n_64,
      \out_reg[8]_0\ => id_data_reg1_n_59,
      \out_reg[9]_0\ => id_data_reg1_n_58,
      rst => rst
    );
id_data_reg2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_17
     port map (
      D(31 downto 0) => r_data_reg2(31 downto 0),
      Q(31 downto 0) => \^ram_din\(31 downto 0),
      bus_id_ctrl_ex_alusrc => bus_id_ctrl_ex_alusrc,
      bus_id_immediate(0) => bus_id_immediate(31),
      bus_id_instr_10_6(1 downto 0) => bus_id_instr_10_6(4 downto 3),
      clk => clk,
      en => en,
      \out_reg[0]_0\(3) => id_data_reg2_n_0,
      \out_reg[0]_0\(2) => id_data_reg2_n_1,
      \out_reg[0]_0\(1) => id_data_reg2_n_2,
      \out_reg[0]_0\(0) => id_data_reg2_n_3,
      \out_reg[0]_1\(2) => id_data_reg2_n_36,
      \out_reg[0]_1\(1) => id_data_reg2_n_37,
      \out_reg[0]_1\(0) => id_data_reg2_n_38,
      \out_reg[0]_10\(0) => id_data_reg2_n_50,
      \out_reg[0]_11\(3) => id_data_reg2_n_51,
      \out_reg[0]_11\(2) => id_data_reg2_n_52,
      \out_reg[0]_11\(1) => id_data_reg2_n_53,
      \out_reg[0]_11\(0) => id_data_reg2_n_54,
      \out_reg[0]_12\ => id_instr_5_0_n_10,
      \out_reg[0]_2\ => id_data_reg2_n_41,
      \out_reg[0]_3\ => id_data_reg2_n_43,
      \out_reg[0]_4\ => id_data_reg2_n_44,
      \out_reg[0]_5\ => id_data_reg2_n_45,
      \out_reg[0]_6\ => id_data_reg2_n_46,
      \out_reg[0]_7\ => id_data_reg2_n_47,
      \out_reg[0]_8\(0) => id_data_reg2_n_48,
      \out_reg[0]_9\(0) => id_data_reg2_n_49,
      \out_reg[0]_rep\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[0]_rep__0\ => id_ctrl_ex_alusrc_n_2,
      \out_reg[30]_0\ => id_data_reg2_n_40,
      \out_reg[31]_0\ => id_data_reg2_n_39,
      \out_reg[31]_1\ => id_data_reg2_n_42,
      \out_reg[31]_2\(9 downto 2) => bus_id_data_reg1(31 downto 24),
      \out_reg[31]_2\(1 downto 0) => bus_id_data_reg1(19 downto 18),
      \out_reg[3]_0\ => id_ctrl_ex_aluop_n_0,
      \out_reg[3]_1\ => id_instr_5_0_n_16,
      \out_reg[3]_2\ => id_instr_5_0_n_11,
      \result0__2\(0) => alu_n_62,
      rst => rst
    );
id_immediate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_18
     port map (
      D(0) => id_immediate_n_57,
      O(3) => alu_n_50,
      O(2) => alu_n_51,
      O(1) => alu_n_52,
      O(0) => alu_n_53,
      P(6 downto 0) => p_1_in(15 downto 9),
      Q(9 downto 0) => bus_if_instr(20 downto 11),
      bus_id_immediate(5) => bus_id_immediate(31),
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_imm2word(0) => bus_imm2word(16),
      bus_mux2(20 downto 0) => bus_mux2(31 downto 11),
      clk => clk,
      en => en,
      \out_reg[0]\ => id_immediate_n_35,
      \out_reg[0]_0\ => id_immediate_n_36,
      \out_reg[0]_1\(0) => id_immediate_n_100,
      \out_reg[0]_2\(0) => id_immediate_n_101,
      \out_reg[0]_3\(0) => id_immediate_n_103,
      \out_reg[0]_4\ => id_instr_5_0_n_10,
      \out_reg[0]_rep\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[0]_rep__0\ => id_ctrl_ex_alusrc_n_2,
      \out_reg[10]\ => id_immediate_n_89,
      \out_reg[10]_0\ => id_immediate_n_91,
      \out_reg[11]_0\ => id_immediate_n_88,
      \out_reg[11]_1\ => id_immediate_n_92,
      \out_reg[12]_0\ => id_immediate_n_87,
      \out_reg[12]_1\ => id_immediate_n_93,
      \out_reg[13]_0\(2) => id_immediate_n_46,
      \out_reg[13]_0\(1) => id_immediate_n_47,
      \out_reg[13]_0\(0) => id_immediate_n_48,
      \out_reg[13]_1\(0) => id_immediate_n_49,
      \out_reg[13]_2\ => id_immediate_n_85,
      \out_reg[13]_3\ => id_immediate_n_86,
      \out_reg[14]_0\ => id_immediate_n_83,
      \out_reg[14]_1\ => id_immediate_n_84,
      \out_reg[15]_0\(0) => id_immediate_n_37,
      \out_reg[15]_1\(0) => id_immediate_n_50,
      \out_reg[15]_2\ => id_immediate_n_81,
      \out_reg[15]_3\ => id_immediate_n_82,
      \out_reg[16]\ => id_immediate_n_80,
      \out_reg[16]_0\ => id_immediate_n_94,
      \out_reg[17]\ => id_immediate_n_79,
      \out_reg[17]_0\ => id_immediate_n_95,
      \out_reg[18]\ => id_immediate_n_78,
      \out_reg[18]_0\ => id_immediate_n_96,
      \out_reg[19]\(1) => id_immediate_n_42,
      \out_reg[19]\(0) => id_immediate_n_43,
      \out_reg[19]_0\(1) => id_immediate_n_44,
      \out_reg[19]_0\(0) => id_immediate_n_45,
      \out_reg[19]_1\(1) => id_immediate_n_51,
      \out_reg[19]_1\(0) => id_immediate_n_52,
      \out_reg[19]_2\ => id_immediate_n_77,
      \out_reg[19]_3\ => id_immediate_n_97,
      \out_reg[1]\ => id_ctrl_ex_aluop_n_35,
      \out_reg[20]\ => id_immediate_n_76,
      \out_reg[20]_0\ => id_immediate_n_98,
      \out_reg[21]\ => id_immediate_n_75,
      \out_reg[21]_0\ => id_immediate_n_99,
      \out_reg[22]\ => id_immediate_n_65,
      \out_reg[22]_0\ => id_immediate_n_66,
      \out_reg[23]\(3) => id_immediate_n_38,
      \out_reg[23]\(2) => id_immediate_n_39,
      \out_reg[23]\(1) => id_immediate_n_40,
      \out_reg[23]\(0) => id_immediate_n_41,
      \out_reg[23]_0\(3) => id_immediate_n_53,
      \out_reg[23]_0\(2) => id_immediate_n_54,
      \out_reg[23]_0\(1) => id_immediate_n_55,
      \out_reg[23]_0\(0) => id_immediate_n_56,
      \out_reg[23]_1\ => id_immediate_n_63,
      \out_reg[23]_2\ => id_immediate_n_64,
      \out_reg[24]\ => id_immediate_n_58,
      \out_reg[24]_0\ => id_immediate_n_74,
      \out_reg[25]\ => id_immediate_n_59,
      \out_reg[25]_0\ => id_immediate_n_73,
      \out_reg[26]\ => id_immediate_n_60,
      \out_reg[26]_0\ => id_immediate_n_72,
      \out_reg[27]\ => id_immediate_n_61,
      \out_reg[27]_0\ => id_immediate_n_71,
      \out_reg[28]\ => id_immediate_n_62,
      \out_reg[28]_0\ => id_immediate_n_67,
      \out_reg[29]\(3) => id_immediate_n_6,
      \out_reg[29]\(2) => id_immediate_n_7,
      \out_reg[29]\(1) => id_immediate_n_8,
      \out_reg[29]\(0) => id_immediate_n_9,
      \out_reg[29]_0\(3) => id_immediate_n_10,
      \out_reg[29]_0\(2) => id_immediate_n_11,
      \out_reg[29]_0\(1) => id_immediate_n_12,
      \out_reg[29]_0\(0) => id_immediate_n_13,
      \out_reg[29]_1\ => id_instr_5_0_n_47,
      \out_reg[30]\ => id_immediate_n_70,
      \out_reg[31]_0\ => id_immediate_n_68,
      \out_reg[31]_1\(0) => id_immediate_n_69,
      \out_reg[31]_2\ => id_immediate_n_102,
      \out_reg[31]_3\(20 downto 0) => \^ram_din\(31 downto 11),
      \out_reg[31]_4\(20 downto 0) => bus_id_data_reg1(31 downto 11),
      \out_reg[31]_5\(0) => bus_id_pc(31),
      \out_reg[3]\ => id_ctrl_ex_aluop_n_0,
      \out_reg[3]_0\ => id_instr_5_0_n_11,
      \out_reg[3]_1\ => id_ctrl_ex_aluop_n_36,
      \out_reg[4]\(8 downto 0) => bus_mux2(10 downto 2),
      \out_reg[9]\ => id_immediate_n_90,
      \result0__2\(1) => alu_n_64,
      \result0__2\(0) => alu_n_65,
      \result0__2_0\(3) => alu_n_58,
      \result0__2_0\(2) => alu_n_59,
      \result0__2_0\(1) => alu_n_60,
      \result0__2_0\(0) => alu_n_61,
      \result0__2_1\(3) => alu_n_54,
      \result0__2_1\(2) => alu_n_55,
      \result0__2_1\(1) => alu_n_56,
      \result0__2_1\(0) => alu_n_57,
      rst => rst
    );
id_instr_10_6: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_19\
     port map (
      DI(0) => id_instr_10_6_n_36,
      P(3 downto 0) => p_1_in(8 downto 5),
      Q(4 downto 0) => bus_if_instr(10 downto 6),
      S(1) => id_instr_10_6_n_13,
      S(0) => id_instr_10_6_n_14,
      bus_id_instr_10_6(4 downto 0) => bus_id_instr_10_6(4 downto 0),
      bus_id_instr_5_0(3 downto 1) => bus_id_instr_5_0(5 downto 3),
      bus_id_instr_5_0(0) => bus_id_instr_5_0(1),
      bus_mux2(3 downto 0) => bus_mux2(16 downto 13),
      clk => clk,
      en => en,
      \out_reg[0]_0\(0) => id_instr_10_6_n_35,
      \out_reg[0]_1\(0) => id_instr_10_6_n_37,
      \out_reg[0]_2\ => id_instr_5_0_n_10,
      \out_reg[0]_rep\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[0]_rep__0\ => id_ctrl_ex_alusrc_n_2,
      \out_reg[10]\ => id_instr_10_6_n_21,
      \out_reg[10]_0\(4 downto 0) => \^ram_din\(10 downto 6),
      \out_reg[10]_1\(4 downto 0) => bus_id_data_reg1(10 downto 6),
      \out_reg[11]\(1) => id_instr_10_6_n_9,
      \out_reg[11]\(0) => id_instr_10_6_n_10,
      \out_reg[11]_0\ => id_instr_10_6_n_15,
      \out_reg[13]\(0) => id_instr_10_6_n_8,
      \out_reg[28]\ => id_instr_10_6_n_34,
      \out_reg[29]\ => id_instr_10_6_n_6,
      \out_reg[29]_0\ => id_instr_10_6_n_7,
      \out_reg[29]_1\ => id_instr_10_6_n_31,
      \out_reg[29]_2\ => id_instr_10_6_n_32,
      \out_reg[30]\ => id_instr_10_6_n_5,
      \out_reg[30]_0\ => id_instr_10_6_n_33,
      \out_reg[3]_0\ => id_instr_5_0_n_11,
      \out_reg[5]\ => id_instr_10_6_n_29,
      \out_reg[5]_0\ => id_instr_10_6_n_30,
      \out_reg[6]\ => id_instr_10_6_n_27,
      \out_reg[6]_0\ => id_instr_10_6_n_28,
      \out_reg[7]\(1) => id_instr_10_6_n_11,
      \out_reg[7]\(0) => id_instr_10_6_n_12,
      \out_reg[7]_0\ => id_instr_10_6_n_25,
      \out_reg[7]_1\ => id_instr_10_6_n_26,
      \out_reg[8]\ => id_instr_10_6_n_23,
      \out_reg[8]_0\ => id_instr_10_6_n_24,
      \out_reg[9]\ => id_instr_10_6_n_22,
      result0(4 downto 0) => bus_mux2(10 downto 6),
      rst => rst
    );
id_instr_20_16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_20\
     port map (
      Q(4 downto 0) => bus_if_instr(20 downto 16),
      bus_id_instr_20_16(4 downto 0) => bus_id_instr_20_16(4 downto 0),
      clk => clk,
      en => en,
      rst => rst
    );
id_instr_25_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_21
     port map (
      Q(4 downto 0) => bus_id_instr_25_0(25 downto 21),
      clk => clk,
      en => en,
      \out_reg[25]_0\(4 downto 0) => bus_if_instr(25 downto 21),
      rst => rst
    );
id_instr_5_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized1\
     port map (
      CO(0) => data6,
      D(1) => id_instr_5_0_n_33,
      D(0) => id_instr_5_0_n_34,
      DI(2) => id_instr_5_0_n_35,
      DI(1) => id_instr_5_0_n_36,
      DI(0) => id_instr_5_0_n_37,
      O(1) => alu_n_50,
      O(0) => alu_n_51,
      P(6 downto 5) => p_1_in(9 downto 8),
      P(4 downto 0) => p_1_in(4 downto 0),
      Q(5 downto 0) => bus_if_instr(5 downto 0),
      S(3) => id_instr_5_0_n_6,
      S(2) => id_instr_5_0_n_7,
      S(1) => id_instr_5_0_n_8,
      S(0) => id_instr_5_0_n_9,
      bus_id_instr_10_6(1 downto 0) => bus_id_instr_10_6(4 downto 3),
      bus_id_instr_5_0(5 downto 0) => bus_id_instr_5_0(5 downto 0),
      bus_mux2(22 downto 16) => bus_mux2(31 downto 25),
      bus_mux2(15 downto 6) => bus_mux2(23 downto 14),
      bus_mux2(5 downto 1) => bus_mux2(12 downto 8),
      bus_mux2(0) => bus_mux2(6),
      clk => clk,
      data5(19) => data5(31),
      data5(18 downto 14) => data5(29 downto 25),
      data5(13 downto 10) => data5(23 downto 20),
      data5(9 downto 7) => data5(17 downto 15),
      data5(6 downto 5) => data5(9 downto 8),
      data5(4 downto 1) => data5(5 downto 2),
      data5(0) => data5(0),
      en => en,
      \out_reg[0]_0\ => id_instr_5_0_n_15,
      \out_reg[0]_1\ => id_instr_5_0_n_20,
      \out_reg[0]_2\ => id_instr_5_0_n_22,
      \out_reg[0]_3\ => id_instr_5_0_n_23,
      \out_reg[0]_4\ => id_instr_5_0_n_27,
      \out_reg[0]_5\ => id_instr_5_0_n_29,
      \out_reg[0]_6\(2) => id_instr_5_0_n_44,
      \out_reg[0]_6\(1) => id_instr_5_0_n_45,
      \out_reg[0]_6\(0) => id_instr_5_0_n_46,
      \out_reg[0]_7\(2) => id_instr_5_0_n_114,
      \out_reg[0]_7\(1) => id_instr_5_0_n_115,
      \out_reg[0]_7\(0) => id_instr_5_0_n_116,
      \out_reg[0]_8\ => id_data_reg1_n_41,
      \out_reg[0]_9\ => id_instr_10_6_n_31,
      \out_reg[0]_rep\ => id_ctrl_ex_alusrc_n_1,
      \out_reg[0]_rep__0\ => id_ctrl_ex_alusrc_n_2,
      \out_reg[10]\(7 downto 6) => \^ram_din\(10 downto 9),
      \out_reg[10]\(5 downto 0) => \^ram_din\(5 downto 0),
      \out_reg[10]_0\ => id_data_reg1_n_92,
      \out_reg[12]\ => id_instr_5_0_n_106,
      \out_reg[15]\ => id_instr_5_0_n_26,
      \out_reg[16]\ => id_instr_5_0_n_25,
      \out_reg[16]_0\ => id_instr_5_0_n_96,
      \out_reg[17]\ => id_instr_5_0_n_24,
      \out_reg[17]_0\ => id_instr_5_0_n_95,
      \out_reg[18]\ => id_instr_5_0_n_94,
      \out_reg[19]\ => id_instr_5_0_n_93,
      \out_reg[1]_0\ => id_instr_10_6_n_7,
      \out_reg[1]_1\ => id_ctrl_ex_aluop_n_35,
      \out_reg[1]_2\ => id_ctrl_ex_aluop_n_34,
      \out_reg[20]\ => id_instr_5_0_n_21,
      \out_reg[20]_0\ => id_instr_5_0_n_92,
      \out_reg[21]\ => id_instr_5_0_n_19,
      \out_reg[21]_0\ => id_instr_5_0_n_91,
      \out_reg[22]\ => id_instr_5_0_n_18,
      \out_reg[23]\ => id_instr_5_0_n_17,
      \out_reg[23]_0\ => id_data_reg2_n_42,
      \out_reg[25]\ => id_instr_5_0_n_14,
      \out_reg[26]\ => id_instr_5_0_n_13,
      \out_reg[26]_0\ => id_data_reg2_n_45,
      \out_reg[27]\ => id_instr_5_0_n_12,
      \out_reg[27]_0\ => id_data_reg2_n_44,
      \out_reg[28]\ => id_instr_5_0_n_48,
      \out_reg[28]_0\ => id_instr_5_0_n_109,
      \out_reg[28]_1\ => id_instr_5_0_n_110,
      \out_reg[28]_2\ => id_instr_5_0_n_113,
      \out_reg[28]_3\ => id_data_reg2_n_43,
      \out_reg[29]\ => id_instr_5_0_n_10,
      \out_reg[29]_0\ => id_instr_5_0_n_11,
      \out_reg[29]_1\ => id_instr_5_0_n_47,
      \out_reg[29]_2\ => id_data_reg1_n_99,
      \out_reg[2]_0\ => id_instr_5_0_n_84,
      \out_reg[2]_1\ => id_instr_5_0_n_90,
      \out_reg[2]_2\ => id_instr_5_0_n_107,
      \out_reg[2]_3\ => id_ctrl_ex_aluop_n_38,
      \out_reg[2]_4\ => id_ctrl_ex_aluop_n_40,
      \out_reg[30]\ => id_instr_5_0_n_51,
      \out_reg[30]_0\ => id_instr_5_0_n_108,
      \out_reg[30]_1\ => id_instr_5_0_n_111,
      \out_reg[30]_2\ => id_instr_5_0_n_112,
      \out_reg[30]_3\(4 downto 1) => data3(31 downto 28),
      \out_reg[30]_3\(0) => data3(0),
      \out_reg[30]_4\(3 downto 0) => data2(31 downto 28),
      \out_reg[31]\ => id_instr_5_0_n_16,
      \out_reg[31]_0\ => id_instr_5_0_n_50,
      \out_reg[31]_1\(31 downto 0) => bus_alu_result_2(31 downto 0),
      \out_reg[31]_2\(23 downto 17) => bus_id_data_reg1(31 downto 25),
      \out_reg[31]_2\(16 downto 13) => bus_id_data_reg1(23 downto 20),
      \out_reg[31]_2\(12 downto 10) => bus_id_data_reg1(17 downto 15),
      \out_reg[31]_2\(9 downto 0) => bus_id_data_reg1(9 downto 0),
      \out_reg[31]_3\ => id_data_reg2_n_41,
      \out_reg[31]_4\ => id_immediate_n_68,
      \out_reg[31]_5\(0) => data7,
      \out_reg[3]_0\ => id_instr_5_0_n_49,
      \out_reg[3]_1\ => id_instr_5_0_n_89,
      \out_reg[3]_10\ => id_instr_10_6_n_34,
      \out_reg[3]_11\ => id_instr_10_6_n_32,
      \out_reg[3]_2\ => id_instr_5_0_n_100,
      \out_reg[3]_3\ => id_ctrl_ex_aluop_n_0,
      \out_reg[3]_4\ => id_data_reg2_n_47,
      \out_reg[3]_5\(2 downto 1) => bus_id_ctrl_ex_aluop(3 downto 2),
      \out_reg[3]_5\(0) => bus_id_ctrl_ex_aluop(0),
      \out_reg[3]_6\ => id_instr_10_6_n_33,
      \out_reg[3]_7\ => id_ctrl_ex_aluop_n_36,
      \out_reg[3]_8\ => id_ctrl_ex_aluop_n_37,
      \out_reg[3]_9\ => id_ctrl_ex_aluop_n_39,
      \out_reg[4]_0\ => id_instr_5_0_n_88,
      \out_reg[4]_1\ => id_instr_5_0_n_99,
      \out_reg[4]_2\ => id_instr_5_0_n_101,
      \out_reg[4]_3\ => id_data_reg2_n_46,
      \out_reg[5]_0\ => id_instr_5_0_n_87,
      \out_reg[5]_1\ => id_instr_5_0_n_98,
      \out_reg[5]_2\ => id_instr_5_0_n_102,
      \out_reg[5]_3\ => id_instr_10_6_n_6,
      \out_reg[6]\ => id_instr_5_0_n_86,
      \out_reg[6]_0\ => id_instr_5_0_n_103,
      \out_reg[7]\(1) => id_instr_5_0_n_31,
      \out_reg[7]\(0) => id_instr_5_0_n_32,
      \out_reg[7]_0\ => id_instr_5_0_n_85,
      \out_reg[7]_1\ => id_instr_5_0_n_97,
      \out_reg[8]\ => id_instr_5_0_n_30,
      \out_reg[8]_0\ => id_instr_5_0_n_104,
      \out_reg[9]\ => id_instr_5_0_n_28,
      \out_reg[9]_0\ => id_instr_5_0_n_105,
      result0(5 downto 0) => bus_mux2(5 downto 0),
      \result0__1\ => id_instr_10_6_n_25,
      \result0__1_0\ => id_instr_10_6_n_27,
      \result0__1_1\ => id_instr_10_6_n_29,
      \result0__2\(1) => alu_n_54,
      \result0__2\(0) => alu_n_57,
      \result0__2_0\(3) => alu_n_94,
      \result0__2_0\(2) => alu_n_95,
      \result0__2_0\(1) => alu_n_96,
      \result0__2_0\(0) => alu_n_97,
      \result0__2_1\(3) => alu_n_90,
      \result0__2_1\(2) => alu_n_91,
      \result0__2_1\(1) => alu_n_92,
      \result0__2_1\(0) => alu_n_93,
      \result0__2_2\(3) => alu_n_86,
      \result0__2_2\(2) => alu_n_87,
      \result0__2_2\(1) => alu_n_88,
      \result0__2_2\(0) => alu_n_89,
      \result0__2_3\(3) => alu_n_82,
      \result0__2_3\(2) => alu_n_83,
      \result0__2_3\(1) => alu_n_84,
      \result0__2_3\(0) => alu_n_85,
      \result0__2_4\(3) => alu_n_78,
      \result0__2_4\(2) => alu_n_79,
      \result0__2_4\(1) => alu_n_80,
      \result0__2_4\(0) => alu_n_81,
      \result0__2_5\(3) => alu_n_74,
      \result0__2_5\(2) => alu_n_75,
      \result0__2_5\(1) => alu_n_76,
      \result0__2_5\(0) => alu_n_77,
      \result0__2_6\(3) => alu_n_70,
      \result0__2_6\(2) => alu_n_71,
      \result0__2_6\(1) => alu_n_72,
      \result0__2_6\(0) => alu_n_73,
      \result0__2_7\(3) => alu_n_66,
      \result0__2_7\(2) => alu_n_67,
      \result0__2_7\(1) => alu_n_68,
      \result0__2_7\(0) => alu_n_69,
      rst => rst
    );
id_pc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_22
     port map (
      Q(31 downto 0) => bus_id_pc(31 downto 0),
      S(3) => id_pc_n_0,
      S(2) => id_pc_n_1,
      S(1) => id_pc_n_2,
      S(0) => bus_add2(2),
      bus_id_immediate(5) => bus_id_immediate(31),
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_id_instr_10_6(4 downto 0) => bus_id_instr_10_6(4 downto 0),
      bus_id_instr_5_0(5 downto 0) => bus_id_instr_5_0(5 downto 0),
      clk => clk,
      en => en,
      \out_reg[13]_0\(3) => id_pc_n_40,
      \out_reg[13]_0\(2) => id_pc_n_41,
      \out_reg[13]_0\(1) => id_pc_n_42,
      \out_reg[13]_0\(0) => id_pc_n_43,
      \out_reg[17]_0\(3) => id_pc_n_44,
      \out_reg[17]_0\(2) => id_pc_n_45,
      \out_reg[17]_0\(1) => id_pc_n_46,
      \out_reg[17]_0\(0) => id_pc_n_47,
      \out_reg[21]_0\(3) => id_pc_n_48,
      \out_reg[21]_0\(2) => id_pc_n_49,
      \out_reg[21]_0\(1) => id_pc_n_50,
      \out_reg[21]_0\(0) => id_pc_n_51,
      \out_reg[25]_0\(3) => id_pc_n_52,
      \out_reg[25]_0\(2) => id_pc_n_53,
      \out_reg[25]_0\(1) => id_pc_n_54,
      \out_reg[25]_0\(0) => id_pc_n_55,
      \out_reg[29]_0\(3) => id_pc_n_56,
      \out_reg[29]_0\(2) => id_pc_n_57,
      \out_reg[29]_0\(1) => id_pc_n_58,
      \out_reg[29]_0\(0) => id_pc_n_59,
      \out_reg[31]_0\(0) => id_pc_n_60,
      \out_reg[31]_1\(31 downto 0) => bus_if_pc(31 downto 0),
      \out_reg[9]_0\(3) => id_pc_n_36,
      \out_reg[9]_0\(2) => id_pc_n_37,
      \out_reg[9]_0\(1) => id_pc_n_38,
      \out_reg[9]_0\(0) => id_pc_n_39,
      rst => rst
    );
if_instr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_23
     port map (
      D(1 downto 0) => bus_ctrl_branch(1 downto 0),
      E(0) => bus_hazard_pcwrite,
      Q(25 downto 0) => bus_if_instr(25 downto 0),
      bus_ctrl_alusrc => bus_ctrl_alusrc,
      bus_ctrl_memread(0) => bus_ctrl_memread(0),
      bus_ctrl_memtoreg(0) => bus_ctrl_memtoreg(1),
      bus_ctrl_regwrite => bus_ctrl_regwrite,
      bus_ex_ctrl_wb_regwrite => bus_ex_ctrl_wb_regwrite,
      bus_id_ctrl_wb_regwrite => bus_id_ctrl_wb_regwrite,
      bus_id_immediate(4 downto 0) => bus_id_immediate(15 downto 11),
      bus_id_instr_20_16(4 downto 0) => bus_id_instr_20_16(4 downto 0),
      bus_imm2word(0) => bus_imm2word(16),
      bus_mem_ctrl_wb_regwrite => bus_mem_ctrl_wb_regwrite,
      clk => clk,
      en => en,
      \out_reg[0]_0\ => if_instr_n_45,
      \out_reg[0]_rep\ => if_instr_n_51,
      \out_reg[0]_rep__0\ => if_instr_n_52,
      \out_reg[15]_0\ => id_immediate_n_102,
      \out_reg[1]_0\(0) => if_instr_n_37,
      \out_reg[1]_1\(1 downto 0) => bus_ctrl_regdst(1 downto 0),
      \out_reg[1]_2\(1 downto 0) => bus_ctrl_target(1 downto 0),
      \out_reg[1]_3\(1) => if_instr_n_43,
      \out_reg[1]_3\(0) => if_instr_n_44,
      \out_reg[1]_4\(1 downto 0) => bus_ctrl_memwrite(1 downto 0),
      \out_reg[1]_5\(1 downto 0) => bus_ex_ctrl_mem_branch(1 downto 0),
      \out_reg[1]_6\(1 downto 0) => bus_id_ctrl_ex_regdst(1 downto 0),
      \out_reg[1]_7\ => id_ctrl_mem_branch_n_0,
      \out_reg[31]_0\ => if_instr_n_30,
      \out_reg[31]_1\(0) => bus_hazard_ifidwrite,
      \out_reg[31]_2\ => if_instr_n_50,
      \out_reg[3]_0\(3 downto 0) => bus_ctrl_aluop(3 downto 0),
      \out_reg[4]_0\ => ex_regdst_addr_n_0,
      \out_reg[4]_1\(4 downto 0) => bus_ex_regdst_addr(4 downto 0),
      \out_reg[4]_2\(4 downto 0) => bus_mem_regdst_addr(4 downto 0),
      rom_dout(31 downto 0) => rom_dout(31 downto 0),
      rst => rst
    );
if_pc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_24
     port map (
      D(31 downto 2) => bus_add1(31 downto 2),
      D(1 downto 0) => bus_pc(1 downto 0),
      E(0) => bus_hazard_ifidwrite,
      Q(31 downto 0) => bus_if_pc(31 downto 0),
      clk => clk,
      rst => rst
    );
lo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_25
     port map (
      D(31) => id_ctrl_ex_aluop_n_5,
      D(30) => id_ctrl_ex_aluop_n_6,
      D(29) => id_immediate_n_57,
      D(28) => id_ctrl_ex_aluop_n_7,
      D(27) => id_ctrl_ex_aluop_n_8,
      D(26) => id_ctrl_ex_aluop_n_9,
      D(25) => id_ctrl_ex_aluop_n_10,
      D(24) => id_ctrl_ex_aluop_n_11,
      D(23) => id_ctrl_ex_aluop_n_12,
      D(22) => id_ctrl_ex_aluop_n_13,
      D(21) => id_ctrl_ex_aluop_n_14,
      D(20) => id_ctrl_ex_aluop_n_15,
      D(19) => id_ctrl_ex_aluop_n_16,
      D(18) => id_ctrl_ex_aluop_n_17,
      D(17) => id_ctrl_ex_aluop_n_18,
      D(16) => id_ctrl_ex_aluop_n_19,
      D(15) => id_ctrl_ex_aluop_n_20,
      D(14) => id_ctrl_ex_aluop_n_21,
      D(13) => id_ctrl_ex_aluop_n_22,
      D(12) => id_ctrl_ex_aluop_n_23,
      D(11) => id_ctrl_ex_aluop_n_24,
      D(10) => id_ctrl_ex_aluop_n_25,
      D(9) => id_ctrl_ex_aluop_n_26,
      D(8) => id_ctrl_ex_aluop_n_27,
      D(7) => id_ctrl_ex_aluop_n_28,
      D(6) => id_ctrl_ex_aluop_n_29,
      D(5) => id_ctrl_ex_aluop_n_30,
      D(4) => id_ctrl_ex_aluop_n_31,
      D(3) => id_ctrl_ex_aluop_n_32,
      D(2) => id_ctrl_ex_aluop_n_33,
      D(1) => id_instr_5_0_n_33,
      D(0) => id_instr_5_0_n_34,
      E(0) => id_ctrl_ex_hilo_write_n_0,
      Q(31 downto 0) => bus_register_lo(31 downto 0),
      clk => clk,
      rst => rst
    );
mem_alu_result: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_26
     port map (
      D(31 downto 0) => bus_ex_alu_result(31 downto 0),
      Q(31 downto 0) => bus_mem_alu_result(31 downto 0),
      clk => clk,
      en => en,
      rst => rst
    );
mem_ctrl_wb_memtoreg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized3_27\
     port map (
      D(1) => ex_ctrl_wb_memtoreg_n_0,
      D(0) => ex_ctrl_wb_memtoreg_n_1,
      DIA(1) => mem_ctrl_wb_memtoreg_n_6,
      DIA(0) => mem_ctrl_wb_memtoreg_n_7,
      DIB(1) => mem_ctrl_wb_memtoreg_n_0,
      DIB(0) => mem_ctrl_wb_memtoreg_n_1,
      DIC(1) => mem_ctrl_wb_memtoreg_n_4,
      DIC(0) => mem_ctrl_wb_memtoreg_n_5,
      Q(23 downto 0) => bus_mem_alu_result(31 downto 8),
      clk => clk,
      en => en,
      \out_reg[13]\(1) => mem_ctrl_wb_memtoreg_n_8,
      \out_reg[13]\(0) => mem_ctrl_wb_memtoreg_n_9,
      \out_reg[13]_0\(1) => mem_ctrl_wb_memtoreg_n_10,
      \out_reg[13]_0\(0) => mem_ctrl_wb_memtoreg_n_11,
      \out_reg[19]\(1) => mem_ctrl_wb_memtoreg_n_12,
      \out_reg[19]\(0) => mem_ctrl_wb_memtoreg_n_13,
      \out_reg[19]_0\(1) => mem_ctrl_wb_memtoreg_n_14,
      \out_reg[19]_0\(0) => mem_ctrl_wb_memtoreg_n_15,
      \out_reg[19]_1\(1) => mem_ctrl_wb_memtoreg_n_16,
      \out_reg[19]_1\(0) => mem_ctrl_wb_memtoreg_n_17,
      \out_reg[25]\(1) => mem_ctrl_wb_memtoreg_n_18,
      \out_reg[25]\(0) => mem_ctrl_wb_memtoreg_n_19,
      \out_reg[25]_0\(1) => mem_ctrl_wb_memtoreg_n_20,
      \out_reg[25]_0\(0) => mem_ctrl_wb_memtoreg_n_21,
      \out_reg[25]_1\(1) => mem_ctrl_wb_memtoreg_n_22,
      \out_reg[25]_1\(0) => mem_ctrl_wb_memtoreg_n_23,
      \out_reg[31]\(1) => mem_ctrl_wb_memtoreg_n_24,
      \out_reg[31]\(0) => mem_ctrl_wb_memtoreg_n_25,
      \out_reg[31]_0\(23 downto 0) => bus_mem_dmem_data(31 downto 8),
      \out_reg[7]\(1 downto 0) => bus_mem_ctrl_wb_memtoreg(1 downto 0),
      rst => rst
    );
mem_ctrl_wb_regwrite: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized2_28\
     port map (
      bus_ex_ctrl_wb_regwrite => bus_ex_ctrl_wb_regwrite,
      bus_mem_ctrl_wb_regwrite => bus_mem_ctrl_wb_regwrite,
      clk => clk,
      en => en,
      rst => rst
    );
mem_dmem_data: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_29
     port map (
      D(31 downto 0) => bus_dmem_1(31 downto 0),
      Q(31 downto 0) => bus_mem_dmem_data(31 downto 0),
      clk => clk,
      en => en,
      rst => rst
    );
mem_regdst_addr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER__parameterized0_30\
     port map (
      D(4 downto 0) => bus_ex_regdst_addr(4 downto 0),
      Q(4 downto 0) => bus_mem_regdst_addr(4 downto 0),
      bus_mem_ctrl_wb_regwrite => bus_mem_ctrl_wb_regwrite,
      clk => clk,
      en => en,
      p_0_in => p_0_in,
      rst => rst
    );
memdev: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MEMDEV
     port map (
      D(0) => bus_dmem_1(18),
      E(0) => ram_addr(31),
      Q(30 downto 18) => dev_buffer(31 downto 19),
      Q(17 downto 0) => dev_buffer(17 downto 0),
      \addr_reg[16]\(0) => \addr_reg[16]\(10),
      clk => clk,
      dev_din(31 downto 0) => dev_din(31 downto 0),
      lblw => lblw,
      n_sending => n_sending,
      \out_reg[31]\(1) => bus_ex_alu_result(31),
      \out_reg[31]\(0) => bus_ex_alu_result(2),
      sending => sending
    );
mux3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MUX3
     port map (
      Q(7 downto 0) => bus_mem_dmem_data(7 downto 0),
      bus_mux3(7 downto 0) => bus_mux3(7 downto 0),
      \out_reg[1]\(1 downto 0) => bus_mem_ctrl_wb_memtoreg(1 downto 0),
      \out_reg[7]\(7 downto 0) => bus_mem_alu_result(7 downto 0)
    );
pc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGISTER_31
     port map (
      D(16 downto 0) => bus_add1(31 downto 15),
      E(0) => bus_hazard_pcwrite,
      \ENA_reg[0]\ => \ENA_reg[0]\,
      \ENA_reg[0]_0\(0) => pc_n_5,
      \ENA_reg[0]_1\ => \ENA_reg[0]_0\,
      \ENA_reg[1]\ => \ENA_reg[1]\,
      \ENA_reg[1]_0\ => \ENA_reg[1]_0\,
      \ENA_reg[2]\ => \ENA_reg[2]\,
      \ENA_reg[2]_0\ => \ENA_reg[2]_0\,
      Q(16 downto 0) => bus_ex_mux5(31 downto 15),
      S(1) => pc_n_3,
      S(0) => pc_n_4,
      clk => clk,
      en => en,
      \out_reg[0]_0\ => ex_ctrl_mem_branch_n_1,
      \out_reg[11]_0\ => ex_ctrl_mem_branch_n_0,
      \out_reg[11]_1\ => ex_ctrl_mem_branch_n_34,
      \out_reg[13]_0\ => ex_ctrl_mem_branch_n_35,
      \out_reg[14]_0\ => ex_mux5_n_0,
      \out_reg[2]_0\(2) => bus_add1(2),
      \out_reg[2]_0\(1 downto 0) => bus_pc(1 downto 0),
      \out_reg[31]_0\(29 downto 0) => bus_pc(31 downto 2),
      \out_reg[31]_1\(31 downto 17) => rom_addr(31 downto 17),
      \out_reg[31]_1\(16 downto 2) => \^out_reg[16]\(14 downto 0),
      \out_reg[31]_1\(1 downto 0) => rom_addr(1 downto 0),
      rst => rst
    );
registers: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_REGFILE16
     port map (
      D(31 downto 0) => r_data_reg1(31 downto 0),
      DIA(1) => mem_ctrl_wb_memtoreg_n_6,
      DIA(0) => mem_ctrl_wb_memtoreg_n_7,
      DIB(1) => mem_ctrl_wb_memtoreg_n_0,
      DIB(0) => mem_ctrl_wb_memtoreg_n_1,
      DIC(1) => mem_ctrl_wb_memtoreg_n_4,
      DIC(0) => mem_ctrl_wb_memtoreg_n_5,
      Q(9 downto 0) => bus_if_instr(25 downto 16),
      bus_mux3(7 downto 0) => bus_mux3(7 downto 0),
      clk => clk,
      \out_reg[15]\(1) => mem_ctrl_wb_memtoreg_n_8,
      \out_reg[15]\(0) => mem_ctrl_wb_memtoreg_n_9,
      \out_reg[17]\(1) => mem_ctrl_wb_memtoreg_n_10,
      \out_reg[17]\(0) => mem_ctrl_wb_memtoreg_n_11,
      \out_reg[19]\(1) => mem_ctrl_wb_memtoreg_n_12,
      \out_reg[19]\(0) => mem_ctrl_wb_memtoreg_n_13,
      \out_reg[21]\(1) => mem_ctrl_wb_memtoreg_n_14,
      \out_reg[21]\(0) => mem_ctrl_wb_memtoreg_n_15,
      \out_reg[23]\(1) => mem_ctrl_wb_memtoreg_n_16,
      \out_reg[23]\(0) => mem_ctrl_wb_memtoreg_n_17,
      \out_reg[25]\(1) => mem_ctrl_wb_memtoreg_n_18,
      \out_reg[25]\(0) => mem_ctrl_wb_memtoreg_n_19,
      \out_reg[27]\(1) => mem_ctrl_wb_memtoreg_n_20,
      \out_reg[27]\(0) => mem_ctrl_wb_memtoreg_n_21,
      \out_reg[29]\(1) => mem_ctrl_wb_memtoreg_n_22,
      \out_reg[29]\(0) => mem_ctrl_wb_memtoreg_n_23,
      \out_reg[31]\(31 downto 0) => r_data_reg2(31 downto 0),
      \out_reg[31]_0\(1) => mem_ctrl_wb_memtoreg_n_24,
      \out_reg[31]_0\(0) => mem_ctrl_wb_memtoreg_n_25,
      \out_reg[4]\(4 downto 0) => bus_mem_regdst_addr(4 downto 0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  port (
    lblw : out STD_LOGIC;
    ram_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CLKA : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC;
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \out_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  signal ADDRA : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \ADDRA_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[10]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[11]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[12]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[13]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[7]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[8]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[9]_rep__1_n_0\ : STD_LOGIC;
  signal \ADDRA_reg[9]_rep_n_0\ : STD_LOGIC;
  signal BRAM03_n_0 : STD_LOGIC;
  signal BRAM03_n_1 : STD_LOGIC;
  signal BRAM03_n_10 : STD_LOGIC;
  signal BRAM03_n_11 : STD_LOGIC;
  signal BRAM03_n_12 : STD_LOGIC;
  signal BRAM03_n_13 : STD_LOGIC;
  signal BRAM03_n_14 : STD_LOGIC;
  signal BRAM03_n_15 : STD_LOGIC;
  signal BRAM03_n_16 : STD_LOGIC;
  signal BRAM03_n_17 : STD_LOGIC;
  signal BRAM03_n_18 : STD_LOGIC;
  signal BRAM03_n_19 : STD_LOGIC;
  signal BRAM03_n_2 : STD_LOGIC;
  signal BRAM03_n_20 : STD_LOGIC;
  signal BRAM03_n_21 : STD_LOGIC;
  signal BRAM03_n_22 : STD_LOGIC;
  signal BRAM03_n_23 : STD_LOGIC;
  signal BRAM03_n_24 : STD_LOGIC;
  signal BRAM03_n_25 : STD_LOGIC;
  signal BRAM03_n_26 : STD_LOGIC;
  signal BRAM03_n_27 : STD_LOGIC;
  signal BRAM03_n_28 : STD_LOGIC;
  signal BRAM03_n_29 : STD_LOGIC;
  signal BRAM03_n_3 : STD_LOGIC;
  signal BRAM03_n_30 : STD_LOGIC;
  signal BRAM03_n_31 : STD_LOGIC;
  signal BRAM03_n_4 : STD_LOGIC;
  signal BRAM03_n_5 : STD_LOGIC;
  signal BRAM03_n_6 : STD_LOGIC;
  signal BRAM03_n_7 : STD_LOGIC;
  signal BRAM03_n_8 : STD_LOGIC;
  signal BRAM03_n_9 : STD_LOGIC;
  signal BRAM07_n_0 : STD_LOGIC;
  signal BRAM07_n_1 : STD_LOGIC;
  signal BRAM07_n_10 : STD_LOGIC;
  signal BRAM07_n_11 : STD_LOGIC;
  signal BRAM07_n_12 : STD_LOGIC;
  signal BRAM07_n_13 : STD_LOGIC;
  signal BRAM07_n_14 : STD_LOGIC;
  signal BRAM07_n_15 : STD_LOGIC;
  signal BRAM07_n_16 : STD_LOGIC;
  signal BRAM07_n_17 : STD_LOGIC;
  signal BRAM07_n_18 : STD_LOGIC;
  signal BRAM07_n_19 : STD_LOGIC;
  signal BRAM07_n_2 : STD_LOGIC;
  signal BRAM07_n_20 : STD_LOGIC;
  signal BRAM07_n_21 : STD_LOGIC;
  signal BRAM07_n_22 : STD_LOGIC;
  signal BRAM07_n_23 : STD_LOGIC;
  signal BRAM07_n_24 : STD_LOGIC;
  signal BRAM07_n_25 : STD_LOGIC;
  signal BRAM07_n_26 : STD_LOGIC;
  signal BRAM07_n_27 : STD_LOGIC;
  signal BRAM07_n_28 : STD_LOGIC;
  signal BRAM07_n_29 : STD_LOGIC;
  signal BRAM07_n_3 : STD_LOGIC;
  signal BRAM07_n_30 : STD_LOGIC;
  signal BRAM07_n_31 : STD_LOGIC;
  signal BRAM07_n_4 : STD_LOGIC;
  signal BRAM07_n_5 : STD_LOGIC;
  signal BRAM07_n_6 : STD_LOGIC;
  signal BRAM07_n_7 : STD_LOGIC;
  signal BRAM07_n_8 : STD_LOGIC;
  signal BRAM07_n_9 : STD_LOGIC;
  signal BRAM11_n_0 : STD_LOGIC;
  signal BRAM11_n_1 : STD_LOGIC;
  signal BRAM11_n_10 : STD_LOGIC;
  signal BRAM11_n_11 : STD_LOGIC;
  signal BRAM11_n_12 : STD_LOGIC;
  signal BRAM11_n_13 : STD_LOGIC;
  signal BRAM11_n_14 : STD_LOGIC;
  signal BRAM11_n_15 : STD_LOGIC;
  signal BRAM11_n_16 : STD_LOGIC;
  signal BRAM11_n_17 : STD_LOGIC;
  signal BRAM11_n_18 : STD_LOGIC;
  signal BRAM11_n_19 : STD_LOGIC;
  signal BRAM11_n_2 : STD_LOGIC;
  signal BRAM11_n_20 : STD_LOGIC;
  signal BRAM11_n_21 : STD_LOGIC;
  signal BRAM11_n_22 : STD_LOGIC;
  signal BRAM11_n_23 : STD_LOGIC;
  signal BRAM11_n_24 : STD_LOGIC;
  signal BRAM11_n_25 : STD_LOGIC;
  signal BRAM11_n_26 : STD_LOGIC;
  signal BRAM11_n_27 : STD_LOGIC;
  signal BRAM11_n_28 : STD_LOGIC;
  signal BRAM11_n_29 : STD_LOGIC;
  signal BRAM11_n_3 : STD_LOGIC;
  signal BRAM11_n_30 : STD_LOGIC;
  signal BRAM11_n_31 : STD_LOGIC;
  signal BRAM11_n_4 : STD_LOGIC;
  signal BRAM11_n_5 : STD_LOGIC;
  signal BRAM11_n_6 : STD_LOGIC;
  signal BRAM11_n_7 : STD_LOGIC;
  signal BRAM11_n_8 : STD_LOGIC;
  signal BRAM11_n_9 : STD_LOGIC;
  signal BRAM15_n_0 : STD_LOGIC;
  signal BRAM15_n_1 : STD_LOGIC;
  signal BRAM15_n_10 : STD_LOGIC;
  signal BRAM15_n_11 : STD_LOGIC;
  signal BRAM15_n_12 : STD_LOGIC;
  signal BRAM15_n_13 : STD_LOGIC;
  signal BRAM15_n_14 : STD_LOGIC;
  signal BRAM15_n_15 : STD_LOGIC;
  signal BRAM15_n_16 : STD_LOGIC;
  signal BRAM15_n_17 : STD_LOGIC;
  signal BRAM15_n_18 : STD_LOGIC;
  signal BRAM15_n_19 : STD_LOGIC;
  signal BRAM15_n_2 : STD_LOGIC;
  signal BRAM15_n_20 : STD_LOGIC;
  signal BRAM15_n_21 : STD_LOGIC;
  signal BRAM15_n_22 : STD_LOGIC;
  signal BRAM15_n_23 : STD_LOGIC;
  signal BRAM15_n_24 : STD_LOGIC;
  signal BRAM15_n_25 : STD_LOGIC;
  signal BRAM15_n_26 : STD_LOGIC;
  signal BRAM15_n_27 : STD_LOGIC;
  signal BRAM15_n_28 : STD_LOGIC;
  signal BRAM15_n_29 : STD_LOGIC;
  signal BRAM15_n_3 : STD_LOGIC;
  signal BRAM15_n_30 : STD_LOGIC;
  signal BRAM15_n_31 : STD_LOGIC;
  signal BRAM15_n_4 : STD_LOGIC;
  signal BRAM15_n_5 : STD_LOGIC;
  signal BRAM15_n_6 : STD_LOGIC;
  signal BRAM15_n_7 : STD_LOGIC;
  signal BRAM15_n_8 : STD_LOGIC;
  signal BRAM15_n_9 : STD_LOGIC;
  signal BRAM19_n_0 : STD_LOGIC;
  signal BRAM19_n_1 : STD_LOGIC;
  signal BRAM19_n_10 : STD_LOGIC;
  signal BRAM19_n_11 : STD_LOGIC;
  signal BRAM19_n_12 : STD_LOGIC;
  signal BRAM19_n_13 : STD_LOGIC;
  signal BRAM19_n_14 : STD_LOGIC;
  signal BRAM19_n_15 : STD_LOGIC;
  signal BRAM19_n_16 : STD_LOGIC;
  signal BRAM19_n_17 : STD_LOGIC;
  signal BRAM19_n_18 : STD_LOGIC;
  signal BRAM19_n_19 : STD_LOGIC;
  signal BRAM19_n_2 : STD_LOGIC;
  signal BRAM19_n_20 : STD_LOGIC;
  signal BRAM19_n_21 : STD_LOGIC;
  signal BRAM19_n_22 : STD_LOGIC;
  signal BRAM19_n_23 : STD_LOGIC;
  signal BRAM19_n_24 : STD_LOGIC;
  signal BRAM19_n_25 : STD_LOGIC;
  signal BRAM19_n_26 : STD_LOGIC;
  signal BRAM19_n_27 : STD_LOGIC;
  signal BRAM19_n_28 : STD_LOGIC;
  signal BRAM19_n_29 : STD_LOGIC;
  signal BRAM19_n_3 : STD_LOGIC;
  signal BRAM19_n_30 : STD_LOGIC;
  signal BRAM19_n_31 : STD_LOGIC;
  signal BRAM19_n_4 : STD_LOGIC;
  signal BRAM19_n_5 : STD_LOGIC;
  signal BRAM19_n_6 : STD_LOGIC;
  signal BRAM19_n_7 : STD_LOGIC;
  signal BRAM19_n_8 : STD_LOGIC;
  signal BRAM19_n_9 : STD_LOGIC;
  signal BRAM23_n_0 : STD_LOGIC;
  signal BRAM23_n_1 : STD_LOGIC;
  signal BRAM23_n_10 : STD_LOGIC;
  signal BRAM23_n_11 : STD_LOGIC;
  signal BRAM23_n_12 : STD_LOGIC;
  signal BRAM23_n_13 : STD_LOGIC;
  signal BRAM23_n_14 : STD_LOGIC;
  signal BRAM23_n_15 : STD_LOGIC;
  signal BRAM23_n_16 : STD_LOGIC;
  signal BRAM23_n_17 : STD_LOGIC;
  signal BRAM23_n_18 : STD_LOGIC;
  signal BRAM23_n_19 : STD_LOGIC;
  signal BRAM23_n_2 : STD_LOGIC;
  signal BRAM23_n_20 : STD_LOGIC;
  signal BRAM23_n_21 : STD_LOGIC;
  signal BRAM23_n_22 : STD_LOGIC;
  signal BRAM23_n_23 : STD_LOGIC;
  signal BRAM23_n_24 : STD_LOGIC;
  signal BRAM23_n_25 : STD_LOGIC;
  signal BRAM23_n_26 : STD_LOGIC;
  signal BRAM23_n_27 : STD_LOGIC;
  signal BRAM23_n_28 : STD_LOGIC;
  signal BRAM23_n_29 : STD_LOGIC;
  signal BRAM23_n_3 : STD_LOGIC;
  signal BRAM23_n_30 : STD_LOGIC;
  signal BRAM23_n_31 : STD_LOGIC;
  signal BRAM23_n_4 : STD_LOGIC;
  signal BRAM23_n_5 : STD_LOGIC;
  signal BRAM23_n_6 : STD_LOGIC;
  signal BRAM23_n_7 : STD_LOGIC;
  signal BRAM23_n_8 : STD_LOGIC;
  signal BRAM23_n_9 : STD_LOGIC;
  signal BRAM27_n_0 : STD_LOGIC;
  signal BRAM27_n_1 : STD_LOGIC;
  signal BRAM27_n_10 : STD_LOGIC;
  signal BRAM27_n_11 : STD_LOGIC;
  signal BRAM27_n_12 : STD_LOGIC;
  signal BRAM27_n_13 : STD_LOGIC;
  signal BRAM27_n_14 : STD_LOGIC;
  signal BRAM27_n_15 : STD_LOGIC;
  signal BRAM27_n_16 : STD_LOGIC;
  signal BRAM27_n_17 : STD_LOGIC;
  signal BRAM27_n_18 : STD_LOGIC;
  signal BRAM27_n_19 : STD_LOGIC;
  signal BRAM27_n_2 : STD_LOGIC;
  signal BRAM27_n_20 : STD_LOGIC;
  signal BRAM27_n_21 : STD_LOGIC;
  signal BRAM27_n_22 : STD_LOGIC;
  signal BRAM27_n_23 : STD_LOGIC;
  signal BRAM27_n_24 : STD_LOGIC;
  signal BRAM27_n_25 : STD_LOGIC;
  signal BRAM27_n_26 : STD_LOGIC;
  signal BRAM27_n_27 : STD_LOGIC;
  signal BRAM27_n_28 : STD_LOGIC;
  signal BRAM27_n_29 : STD_LOGIC;
  signal BRAM27_n_3 : STD_LOGIC;
  signal BRAM27_n_30 : STD_LOGIC;
  signal BRAM27_n_31 : STD_LOGIC;
  signal BRAM27_n_4 : STD_LOGIC;
  signal BRAM27_n_5 : STD_LOGIC;
  signal BRAM27_n_6 : STD_LOGIC;
  signal BRAM27_n_7 : STD_LOGIC;
  signal BRAM27_n_8 : STD_LOGIC;
  signal BRAM27_n_9 : STD_LOGIC;
  signal BRAM31_n_0 : STD_LOGIC;
  signal BRAM31_n_1 : STD_LOGIC;
  signal BRAM31_n_10 : STD_LOGIC;
  signal BRAM31_n_11 : STD_LOGIC;
  signal BRAM31_n_12 : STD_LOGIC;
  signal BRAM31_n_13 : STD_LOGIC;
  signal BRAM31_n_14 : STD_LOGIC;
  signal BRAM31_n_15 : STD_LOGIC;
  signal BRAM31_n_16 : STD_LOGIC;
  signal BRAM31_n_17 : STD_LOGIC;
  signal BRAM31_n_18 : STD_LOGIC;
  signal BRAM31_n_19 : STD_LOGIC;
  signal BRAM31_n_2 : STD_LOGIC;
  signal BRAM31_n_20 : STD_LOGIC;
  signal BRAM31_n_21 : STD_LOGIC;
  signal BRAM31_n_22 : STD_LOGIC;
  signal BRAM31_n_23 : STD_LOGIC;
  signal BRAM31_n_24 : STD_LOGIC;
  signal BRAM31_n_25 : STD_LOGIC;
  signal BRAM31_n_26 : STD_LOGIC;
  signal BRAM31_n_27 : STD_LOGIC;
  signal BRAM31_n_28 : STD_LOGIC;
  signal BRAM31_n_29 : STD_LOGIC;
  signal BRAM31_n_3 : STD_LOGIC;
  signal BRAM31_n_30 : STD_LOGIC;
  signal BRAM31_n_31 : STD_LOGIC;
  signal BRAM31_n_4 : STD_LOGIC;
  signal BRAM31_n_5 : STD_LOGIC;
  signal BRAM31_n_6 : STD_LOGIC;
  signal BRAM31_n_7 : STD_LOGIC;
  signal BRAM31_n_8 : STD_LOGIC;
  signal BRAM31_n_9 : STD_LOGIC;
  signal BRAM35_n_0 : STD_LOGIC;
  signal BRAM35_n_1 : STD_LOGIC;
  signal BRAM35_n_10 : STD_LOGIC;
  signal BRAM35_n_11 : STD_LOGIC;
  signal BRAM35_n_12 : STD_LOGIC;
  signal BRAM35_n_13 : STD_LOGIC;
  signal BRAM35_n_14 : STD_LOGIC;
  signal BRAM35_n_15 : STD_LOGIC;
  signal BRAM35_n_16 : STD_LOGIC;
  signal BRAM35_n_17 : STD_LOGIC;
  signal BRAM35_n_18 : STD_LOGIC;
  signal BRAM35_n_19 : STD_LOGIC;
  signal BRAM35_n_2 : STD_LOGIC;
  signal BRAM35_n_20 : STD_LOGIC;
  signal BRAM35_n_21 : STD_LOGIC;
  signal BRAM35_n_22 : STD_LOGIC;
  signal BRAM35_n_23 : STD_LOGIC;
  signal BRAM35_n_24 : STD_LOGIC;
  signal BRAM35_n_25 : STD_LOGIC;
  signal BRAM35_n_26 : STD_LOGIC;
  signal BRAM35_n_27 : STD_LOGIC;
  signal BRAM35_n_28 : STD_LOGIC;
  signal BRAM35_n_29 : STD_LOGIC;
  signal BRAM35_n_3 : STD_LOGIC;
  signal BRAM35_n_30 : STD_LOGIC;
  signal BRAM35_n_31 : STD_LOGIC;
  signal BRAM35_n_4 : STD_LOGIC;
  signal BRAM35_n_5 : STD_LOGIC;
  signal BRAM35_n_6 : STD_LOGIC;
  signal BRAM35_n_7 : STD_LOGIC;
  signal BRAM35_n_8 : STD_LOGIC;
  signal BRAM35_n_9 : STD_LOGIC;
  signal BRAM39_n_0 : STD_LOGIC;
  signal BRAM39_n_1 : STD_LOGIC;
  signal BRAM39_n_10 : STD_LOGIC;
  signal BRAM39_n_11 : STD_LOGIC;
  signal BRAM39_n_12 : STD_LOGIC;
  signal BRAM39_n_13 : STD_LOGIC;
  signal BRAM39_n_14 : STD_LOGIC;
  signal BRAM39_n_15 : STD_LOGIC;
  signal BRAM39_n_16 : STD_LOGIC;
  signal BRAM39_n_17 : STD_LOGIC;
  signal BRAM39_n_18 : STD_LOGIC;
  signal BRAM39_n_19 : STD_LOGIC;
  signal BRAM39_n_2 : STD_LOGIC;
  signal BRAM39_n_20 : STD_LOGIC;
  signal BRAM39_n_21 : STD_LOGIC;
  signal BRAM39_n_22 : STD_LOGIC;
  signal BRAM39_n_23 : STD_LOGIC;
  signal BRAM39_n_24 : STD_LOGIC;
  signal BRAM39_n_25 : STD_LOGIC;
  signal BRAM39_n_26 : STD_LOGIC;
  signal BRAM39_n_27 : STD_LOGIC;
  signal BRAM39_n_28 : STD_LOGIC;
  signal BRAM39_n_29 : STD_LOGIC;
  signal BRAM39_n_3 : STD_LOGIC;
  signal BRAM39_n_30 : STD_LOGIC;
  signal BRAM39_n_31 : STD_LOGIC;
  signal BRAM39_n_4 : STD_LOGIC;
  signal BRAM39_n_5 : STD_LOGIC;
  signal BRAM39_n_6 : STD_LOGIC;
  signal BRAM39_n_7 : STD_LOGIC;
  signal BRAM39_n_8 : STD_LOGIC;
  signal BRAM39_n_9 : STD_LOGIC;
  signal BRAM43_n_0 : STD_LOGIC;
  signal BRAM43_n_1 : STD_LOGIC;
  signal BRAM43_n_10 : STD_LOGIC;
  signal BRAM43_n_11 : STD_LOGIC;
  signal BRAM43_n_12 : STD_LOGIC;
  signal BRAM43_n_13 : STD_LOGIC;
  signal BRAM43_n_14 : STD_LOGIC;
  signal BRAM43_n_15 : STD_LOGIC;
  signal BRAM43_n_16 : STD_LOGIC;
  signal BRAM43_n_17 : STD_LOGIC;
  signal BRAM43_n_18 : STD_LOGIC;
  signal BRAM43_n_19 : STD_LOGIC;
  signal BRAM43_n_2 : STD_LOGIC;
  signal BRAM43_n_20 : STD_LOGIC;
  signal BRAM43_n_21 : STD_LOGIC;
  signal BRAM43_n_22 : STD_LOGIC;
  signal BRAM43_n_23 : STD_LOGIC;
  signal BRAM43_n_24 : STD_LOGIC;
  signal BRAM43_n_25 : STD_LOGIC;
  signal BRAM43_n_26 : STD_LOGIC;
  signal BRAM43_n_27 : STD_LOGIC;
  signal BRAM43_n_28 : STD_LOGIC;
  signal BRAM43_n_29 : STD_LOGIC;
  signal BRAM43_n_3 : STD_LOGIC;
  signal BRAM43_n_30 : STD_LOGIC;
  signal BRAM43_n_31 : STD_LOGIC;
  signal BRAM43_n_4 : STD_LOGIC;
  signal BRAM43_n_5 : STD_LOGIC;
  signal BRAM43_n_6 : STD_LOGIC;
  signal BRAM43_n_7 : STD_LOGIC;
  signal BRAM43_n_8 : STD_LOGIC;
  signal BRAM43_n_9 : STD_LOGIC;
  signal BRAM47_n_0 : STD_LOGIC;
  signal BRAM47_n_1 : STD_LOGIC;
  signal BRAM47_n_10 : STD_LOGIC;
  signal BRAM47_n_11 : STD_LOGIC;
  signal BRAM47_n_12 : STD_LOGIC;
  signal BRAM47_n_13 : STD_LOGIC;
  signal BRAM47_n_14 : STD_LOGIC;
  signal BRAM47_n_15 : STD_LOGIC;
  signal BRAM47_n_16 : STD_LOGIC;
  signal BRAM47_n_17 : STD_LOGIC;
  signal BRAM47_n_18 : STD_LOGIC;
  signal BRAM47_n_19 : STD_LOGIC;
  signal BRAM47_n_2 : STD_LOGIC;
  signal BRAM47_n_20 : STD_LOGIC;
  signal BRAM47_n_21 : STD_LOGIC;
  signal BRAM47_n_22 : STD_LOGIC;
  signal BRAM47_n_23 : STD_LOGIC;
  signal BRAM47_n_24 : STD_LOGIC;
  signal BRAM47_n_25 : STD_LOGIC;
  signal BRAM47_n_26 : STD_LOGIC;
  signal BRAM47_n_27 : STD_LOGIC;
  signal BRAM47_n_28 : STD_LOGIC;
  signal BRAM47_n_29 : STD_LOGIC;
  signal BRAM47_n_3 : STD_LOGIC;
  signal BRAM47_n_30 : STD_LOGIC;
  signal BRAM47_n_31 : STD_LOGIC;
  signal BRAM47_n_4 : STD_LOGIC;
  signal BRAM47_n_5 : STD_LOGIC;
  signal BRAM47_n_6 : STD_LOGIC;
  signal BRAM47_n_7 : STD_LOGIC;
  signal BRAM47_n_8 : STD_LOGIC;
  signal BRAM47_n_9 : STD_LOGIC;
  signal BRAM55_n_0 : STD_LOGIC;
  signal BRAM55_n_1 : STD_LOGIC;
  signal BRAM55_n_10 : STD_LOGIC;
  signal BRAM55_n_11 : STD_LOGIC;
  signal BRAM55_n_12 : STD_LOGIC;
  signal BRAM55_n_13 : STD_LOGIC;
  signal BRAM55_n_14 : STD_LOGIC;
  signal BRAM55_n_15 : STD_LOGIC;
  signal BRAM55_n_16 : STD_LOGIC;
  signal BRAM55_n_17 : STD_LOGIC;
  signal BRAM55_n_18 : STD_LOGIC;
  signal BRAM55_n_19 : STD_LOGIC;
  signal BRAM55_n_2 : STD_LOGIC;
  signal BRAM55_n_20 : STD_LOGIC;
  signal BRAM55_n_21 : STD_LOGIC;
  signal BRAM55_n_22 : STD_LOGIC;
  signal BRAM55_n_23 : STD_LOGIC;
  signal BRAM55_n_24 : STD_LOGIC;
  signal BRAM55_n_25 : STD_LOGIC;
  signal BRAM55_n_26 : STD_LOGIC;
  signal BRAM55_n_27 : STD_LOGIC;
  signal BRAM55_n_28 : STD_LOGIC;
  signal BRAM55_n_29 : STD_LOGIC;
  signal BRAM55_n_3 : STD_LOGIC;
  signal BRAM55_n_30 : STD_LOGIC;
  signal BRAM55_n_31 : STD_LOGIC;
  signal BRAM55_n_4 : STD_LOGIC;
  signal BRAM55_n_5 : STD_LOGIC;
  signal BRAM55_n_6 : STD_LOGIC;
  signal BRAM55_n_7 : STD_LOGIC;
  signal BRAM55_n_8 : STD_LOGIC;
  signal BRAM55_n_9 : STD_LOGIC;
  signal BRAM59_n_0 : STD_LOGIC;
  signal BRAM59_n_1 : STD_LOGIC;
  signal BRAM59_n_10 : STD_LOGIC;
  signal BRAM59_n_11 : STD_LOGIC;
  signal BRAM59_n_12 : STD_LOGIC;
  signal BRAM59_n_13 : STD_LOGIC;
  signal BRAM59_n_14 : STD_LOGIC;
  signal BRAM59_n_15 : STD_LOGIC;
  signal BRAM59_n_16 : STD_LOGIC;
  signal BRAM59_n_17 : STD_LOGIC;
  signal BRAM59_n_18 : STD_LOGIC;
  signal BRAM59_n_19 : STD_LOGIC;
  signal BRAM59_n_2 : STD_LOGIC;
  signal BRAM59_n_20 : STD_LOGIC;
  signal BRAM59_n_21 : STD_LOGIC;
  signal BRAM59_n_22 : STD_LOGIC;
  signal BRAM59_n_23 : STD_LOGIC;
  signal BRAM59_n_24 : STD_LOGIC;
  signal BRAM59_n_25 : STD_LOGIC;
  signal BRAM59_n_26 : STD_LOGIC;
  signal BRAM59_n_27 : STD_LOGIC;
  signal BRAM59_n_28 : STD_LOGIC;
  signal BRAM59_n_29 : STD_LOGIC;
  signal BRAM59_n_3 : STD_LOGIC;
  signal BRAM59_n_30 : STD_LOGIC;
  signal BRAM59_n_31 : STD_LOGIC;
  signal BRAM59_n_4 : STD_LOGIC;
  signal BRAM59_n_5 : STD_LOGIC;
  signal BRAM59_n_6 : STD_LOGIC;
  signal BRAM59_n_7 : STD_LOGIC;
  signal BRAM59_n_8 : STD_LOGIC;
  signal BRAM59_n_9 : STD_LOGIC;
  signal BRAM63_n_0 : STD_LOGIC;
  signal BRAM63_n_1 : STD_LOGIC;
  signal BRAM63_n_10 : STD_LOGIC;
  signal BRAM63_n_11 : STD_LOGIC;
  signal BRAM63_n_12 : STD_LOGIC;
  signal BRAM63_n_13 : STD_LOGIC;
  signal BRAM63_n_14 : STD_LOGIC;
  signal BRAM63_n_15 : STD_LOGIC;
  signal BRAM63_n_16 : STD_LOGIC;
  signal BRAM63_n_17 : STD_LOGIC;
  signal BRAM63_n_18 : STD_LOGIC;
  signal BRAM63_n_19 : STD_LOGIC;
  signal BRAM63_n_2 : STD_LOGIC;
  signal BRAM63_n_20 : STD_LOGIC;
  signal BRAM63_n_21 : STD_LOGIC;
  signal BRAM63_n_22 : STD_LOGIC;
  signal BRAM63_n_23 : STD_LOGIC;
  signal BRAM63_n_24 : STD_LOGIC;
  signal BRAM63_n_25 : STD_LOGIC;
  signal BRAM63_n_26 : STD_LOGIC;
  signal BRAM63_n_27 : STD_LOGIC;
  signal BRAM63_n_28 : STD_LOGIC;
  signal BRAM63_n_29 : STD_LOGIC;
  signal BRAM63_n_3 : STD_LOGIC;
  signal BRAM63_n_30 : STD_LOGIC;
  signal BRAM63_n_31 : STD_LOGIC;
  signal BRAM63_n_4 : STD_LOGIC;
  signal BRAM63_n_5 : STD_LOGIC;
  signal BRAM63_n_6 : STD_LOGIC;
  signal BRAM63_n_7 : STD_LOGIC;
  signal BRAM63_n_8 : STD_LOGIC;
  signal BRAM63_n_9 : STD_LOGIC;
  signal DIA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DIA_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[16]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[17]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[19]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[23]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[27]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[28]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[29]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[30]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[31]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep__1_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep_i_1_n_0\ : STD_LOGIC;
  signal \DIA_reg[9]_rep_n_0\ : STD_LOGIC;
  signal \DOA[0]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[10]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[12]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[13]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[14]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[16]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[17]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[18]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[1]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[20]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[21]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[22]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[24]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[25]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[26]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[28]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[29]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[2]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[30]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[32]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[33]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[34]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[36]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[37]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[38]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[40]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[41]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[42]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[44]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[45]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[46]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[48]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[49]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[4]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[50]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[52]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[53]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[54]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[56]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[57]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[58]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[5]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[60]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[61]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[62]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[6]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[8]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[9]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ENA : STD_LOGIC;
  signal ENA101_out : STD_LOGIC;
  signal ENA103_out : STD_LOGIC;
  signal ENA105_out : STD_LOGIC;
  signal ENA107_out : STD_LOGIC;
  signal ENA109_out : STD_LOGIC;
  signal ENA111_out : STD_LOGIC;
  signal ENA113_out : STD_LOGIC;
  signal ENA115_out : STD_LOGIC;
  signal ENA117_out : STD_LOGIC;
  signal ENA119_out : STD_LOGIC;
  signal ENA11_out : STD_LOGIC;
  signal ENA121_out : STD_LOGIC;
  signal ENA123_out : STD_LOGIC;
  signal ENA125_out : STD_LOGIC;
  signal ENA127_out : STD_LOGIC;
  signal ENA13_out : STD_LOGIC;
  signal ENA15_out : STD_LOGIC;
  signal ENA17_out : STD_LOGIC;
  signal ENA19_out : STD_LOGIC;
  signal ENA21_out : STD_LOGIC;
  signal ENA23_out : STD_LOGIC;
  signal ENA25_out : STD_LOGIC;
  signal ENA27_out : STD_LOGIC;
  signal ENA29_out : STD_LOGIC;
  signal ENA31_out : STD_LOGIC;
  signal ENA33_out : STD_LOGIC;
  signal ENA35_out : STD_LOGIC;
  signal ENA37_out : STD_LOGIC;
  signal ENA39_out : STD_LOGIC;
  signal ENA3_out : STD_LOGIC;
  signal ENA41_out : STD_LOGIC;
  signal ENA43_out : STD_LOGIC;
  signal ENA45_out : STD_LOGIC;
  signal ENA47_out : STD_LOGIC;
  signal ENA49_out : STD_LOGIC;
  signal ENA51_out : STD_LOGIC;
  signal ENA53_out : STD_LOGIC;
  signal ENA55_out : STD_LOGIC;
  signal ENA57_out : STD_LOGIC;
  signal ENA59_out : STD_LOGIC;
  signal ENA5_out : STD_LOGIC;
  signal ENA61_out : STD_LOGIC;
  signal ENA63_out : STD_LOGIC;
  signal ENA65_out : STD_LOGIC;
  signal ENA67_out : STD_LOGIC;
  signal ENA69_out : STD_LOGIC;
  signal ENA71_out : STD_LOGIC;
  signal ENA73_out : STD_LOGIC;
  signal ENA75_out : STD_LOGIC;
  signal ENA77_out : STD_LOGIC;
  signal ENA79_out : STD_LOGIC;
  signal ENA7_out : STD_LOGIC;
  signal ENA81_out : STD_LOGIC;
  signal ENA83_out : STD_LOGIC;
  signal ENA85_out : STD_LOGIC;
  signal ENA87_out : STD_LOGIC;
  signal ENA89_out : STD_LOGIC;
  signal ENA91_out : STD_LOGIC;
  signal ENA93_out : STD_LOGIC;
  signal ENA95_out : STD_LOGIC;
  signal ENA97_out : STD_LOGIC;
  signal ENA99_out : STD_LOGIC;
  signal ENA9_out : STD_LOGIC;
  signal \ENA_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \ENA_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \ENA_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \ENA_reg_n_0_[0]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[10]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[11]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[12]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[13]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[14]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[15]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[16]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[17]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[18]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[19]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[1]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[20]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[21]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[22]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[23]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[24]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[25]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[26]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[27]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[28]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[29]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[2]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[30]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[31]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[32]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[33]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[34]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[35]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[36]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[37]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[38]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[39]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[3]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[40]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[41]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[42]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[43]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[44]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[45]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[46]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[47]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[48]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[49]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[4]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[50]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[51]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[52]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[53]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[54]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[55]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[56]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[57]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[58]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[59]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[5]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[60]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[61]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[62]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[63]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[6]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[7]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[8]\ : STD_LOGIC;
  signal \ENA_reg_n_0_[9]\ : STD_LOGIC;
  signal WEA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \WEA_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \WEA_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr_reg_n_0_[9]\ : STD_LOGIC;
  signal bramid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bramid_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \bramid_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \bramid_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \bramid_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \bramid_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal byteselect : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal byteselect_before : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^lblw\ : STD_LOGIC;
  signal lblw_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[10]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[10]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[10]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[11]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[11]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[11]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[12]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[12]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[12]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[13]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[13]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[13]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[5]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[5]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[5]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[6]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[6]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[6]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[7]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[7]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[7]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[8]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[8]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[8]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[9]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[9]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ADDRA_reg[9]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DIA_reg[0]_i_1\ : label is "soft_lutpair1";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[0]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[0]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[0]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[10]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[10]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[10]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[11]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[11]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[11]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[12]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[12]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[12]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[13]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[13]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[13]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[14]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[14]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[14]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[15]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[15]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[15]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[16]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[16]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[16]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[17]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[17]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[17]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[18]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[18]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[18]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[19]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[19]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[19]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \DIA_reg[1]_i_1\ : label is "soft_lutpair0";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[1]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[1]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[1]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[20]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[20]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[20]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[21]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[21]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[21]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[22]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[22]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[22]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[23]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[23]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[23]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[24]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[24]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[24]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[25]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[25]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[25]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[26]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[26]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[26]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[27]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[27]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[27]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[28]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[28]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[28]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[29]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[29]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[29]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[2]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[2]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[2]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[30]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[30]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[30]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[31]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[31]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[31]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[3]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[3]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[3]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[4]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[4]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[4]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[5]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[5]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[5]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[6]\ : label is "LD";
  attribute SOFT_HLUTNM of \DIA_reg[6]_i_1\ : label is "soft_lutpair3";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[6]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[6]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[6]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \DIA_reg[7]_i_1\ : label is "soft_lutpair2";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[7]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[7]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[7]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[8]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[8]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[8]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[9]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[9]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \DIA_reg[9]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[32]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[33]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[34]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[35]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[36]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[37]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[38]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[39]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[40]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[41]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[42]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[43]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[44]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[45]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[46]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[47]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[48]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[49]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[50]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[51]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[52]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[53]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[54]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[55]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[56]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[57]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[58]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[59]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[60]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[61]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[62]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[63]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ENA_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \WEA_reg[0]_i_1\ : label is "soft_lutpair0";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[0]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[0]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[0]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \WEA_reg[1]_i_1\ : label is "soft_lutpair2";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[1]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[1]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[1]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \WEA_reg[2]_i_1\ : label is "soft_lutpair1";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[2]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[2]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[2]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[3]\ : label is "LD";
  attribute SOFT_HLUTNM of \WEA_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[3]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[3]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WEA_reg[3]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__2\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__3\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__4\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[0]_rep__5\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__1\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__2\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__3\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__4\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[1]_rep__5\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[2]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bramid_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \byteselect_before_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \byteselect_before_reg[1]\ : label is "LD";
begin
  lblw <= \^lblw\;
\ADDRA_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[7]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(10)
    );
\ADDRA_reg[10]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[7]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[10]_rep_n_0\
    );
\ADDRA_reg[10]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[7]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[10]_rep__0_n_0\
    );
\ADDRA_reg[10]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[7]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[10]_rep__1_n_0\
    );
\ADDRA_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[8]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(11)
    );
\ADDRA_reg[11]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[8]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[11]_rep_n_0\
    );
\ADDRA_reg[11]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[8]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[11]_rep__0_n_0\
    );
\ADDRA_reg[11]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[8]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[11]_rep__1_n_0\
    );
\ADDRA_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[9]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(12)
    );
\ADDRA_reg[12]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[9]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[12]_rep_n_0\
    );
\ADDRA_reg[12]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[9]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[12]_rep__0_n_0\
    );
\ADDRA_reg[12]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[9]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[12]_rep__1_n_0\
    );
\ADDRA_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[10]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(13)
    );
\ADDRA_reg[13]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[10]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[13]_rep_n_0\
    );
\ADDRA_reg[13]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[10]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[13]_rep__0_n_0\
    );
\ADDRA_reg[13]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[10]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[13]_rep__1_n_0\
    );
\ADDRA_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[2]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(5)
    );
\ADDRA_reg[5]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[2]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[5]_rep_n_0\
    );
\ADDRA_reg[5]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[2]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[5]_rep__0_n_0\
    );
\ADDRA_reg[5]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[2]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[5]_rep__1_n_0\
    );
\ADDRA_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[3]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(6)
    );
\ADDRA_reg[6]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[3]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[6]_rep_n_0\
    );
\ADDRA_reg[6]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[3]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[6]_rep__0_n_0\
    );
\ADDRA_reg[6]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[3]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[6]_rep__1_n_0\
    );
\ADDRA_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[4]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(7)
    );
\ADDRA_reg[7]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[4]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[7]_rep_n_0\
    );
\ADDRA_reg[7]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[4]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[7]_rep__0_n_0\
    );
\ADDRA_reg[7]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[4]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[7]_rep__1_n_0\
    );
\ADDRA_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[5]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(8)
    );
\ADDRA_reg[8]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[5]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[8]_rep_n_0\
    );
\ADDRA_reg[8]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[5]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[8]_rep__0_n_0\
    );
\ADDRA_reg[8]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[5]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[8]_rep__1_n_0\
    );
\ADDRA_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[6]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => ADDRA(9)
    );
\ADDRA_reg[9]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[6]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[9]_rep_n_0\
    );
\ADDRA_reg[9]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[6]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[9]_rep__0_n_0\
    );
\ADDRA_reg[9]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[6]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ADDRA_reg[9]_rep__1_n_0\
    );
BRAM00: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[0]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[0]\
    );
BRAM01: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized0__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[1]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[1]\
    );
BRAM02: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized1__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[2]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[2]\
    );
BRAM03: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized2__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[2]__0\(31 downto 0),
      Q(3 downto 0) => bramid(3 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => BRAM11_n_0,
      \addr_reg[13]_0\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[13]_1\ => BRAM11_n_1,
      \addr_reg[13]_10\ => BRAM11_n_10,
      \addr_reg[13]_11\ => BRAM11_n_11,
      \addr_reg[13]_12\ => BRAM11_n_12,
      \addr_reg[13]_13\ => BRAM11_n_13,
      \addr_reg[13]_14\ => BRAM11_n_14,
      \addr_reg[13]_15\ => BRAM11_n_15,
      \addr_reg[13]_16\ => BRAM11_n_16,
      \addr_reg[13]_17\ => BRAM11_n_17,
      \addr_reg[13]_18\ => BRAM11_n_18,
      \addr_reg[13]_19\ => BRAM11_n_19,
      \addr_reg[13]_2\ => BRAM11_n_2,
      \addr_reg[13]_20\ => BRAM11_n_20,
      \addr_reg[13]_21\ => BRAM11_n_21,
      \addr_reg[13]_22\ => BRAM11_n_22,
      \addr_reg[13]_23\ => BRAM11_n_23,
      \addr_reg[13]_24\ => BRAM11_n_24,
      \addr_reg[13]_25\ => BRAM11_n_25,
      \addr_reg[13]_26\ => BRAM11_n_26,
      \addr_reg[13]_27\ => BRAM11_n_27,
      \addr_reg[13]_28\ => BRAM11_n_28,
      \addr_reg[13]_29\ => BRAM11_n_29,
      \addr_reg[13]_3\ => BRAM11_n_3,
      \addr_reg[13]_30\ => BRAM11_n_30,
      \addr_reg[13]_31\ => BRAM11_n_31,
      \addr_reg[13]_4\ => BRAM11_n_4,
      \addr_reg[13]_5\ => BRAM11_n_5,
      \addr_reg[13]_6\ => BRAM11_n_6,
      \addr_reg[13]_7\ => BRAM11_n_7,
      \addr_reg[13]_8\ => BRAM11_n_8,
      \addr_reg[13]_9\ => BRAM11_n_9,
      \addr_reg[16]\ => \ENA_reg_n_0_[3]\,
      \genblk2[1].ram_block_reg\ => BRAM07_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[1]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[0]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM07_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM07_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM07_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM07_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM07_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM07_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM07_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM07_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM07_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM07_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM07_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM07_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM07_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM07_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM07_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM07_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM07_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM07_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM07_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM07_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM07_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM07_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM07_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM07_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM07_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM07_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM07_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM07_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM07_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM07_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM07_n_8,
      \out_reg[0]\ => BRAM03_n_19,
      \out_reg[10]\ => BRAM03_n_17,
      \out_reg[11]\ => BRAM03_n_16,
      \out_reg[12]\ => BRAM03_n_7,
      \out_reg[13]\ => BRAM03_n_6,
      \out_reg[14]\ => BRAM03_n_9,
      \out_reg[15]\ => BRAM03_n_8,
      \out_reg[16]\ => BRAM03_n_11,
      \out_reg[17]\ => BRAM03_n_10,
      \out_reg[18]\ => BRAM03_n_1,
      \out_reg[19]\ => BRAM03_n_0,
      \out_reg[1]\ => BRAM03_n_18,
      \out_reg[20]\ => BRAM03_n_3,
      \out_reg[21]\ => BRAM03_n_2,
      \out_reg[22]\ => BRAM03_n_5,
      \out_reg[23]\ => BRAM03_n_4,
      \out_reg[24]\ => BRAM03_n_24,
      \out_reg[25]\ => BRAM03_n_25,
      \out_reg[26]\ => BRAM03_n_26,
      \out_reg[27]\ => BRAM03_n_27,
      \out_reg[28]\ => BRAM03_n_28,
      \out_reg[29]\ => BRAM03_n_29,
      \out_reg[2]\ => BRAM03_n_21,
      \out_reg[30]\ => BRAM03_n_30,
      \out_reg[31]\ => BRAM03_n_31,
      \out_reg[3]\ => BRAM03_n_20,
      \out_reg[4]\ => BRAM03_n_23,
      \out_reg[5]\ => BRAM03_n_22,
      \out_reg[6]\ => BRAM03_n_13,
      \out_reg[7]\ => BRAM03_n_12,
      \out_reg[8]\ => BRAM03_n_15,
      \out_reg[9]\ => BRAM03_n_14
    );
BRAM04: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized3__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[4]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[4]\
    );
BRAM05: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized4__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[5]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[5]\
    );
BRAM06: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized5__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[6]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[6]\
    );
BRAM07: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized6__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[6]__0\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[7]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[5]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[4]__0\(31 downto 0),
      \out_reg[0]\ => BRAM07_n_19,
      \out_reg[10]\ => BRAM07_n_17,
      \out_reg[11]\ => BRAM07_n_16,
      \out_reg[12]\ => BRAM07_n_7,
      \out_reg[13]\ => BRAM07_n_6,
      \out_reg[14]\ => BRAM07_n_9,
      \out_reg[15]\ => BRAM07_n_8,
      \out_reg[16]\ => BRAM07_n_11,
      \out_reg[17]\ => BRAM07_n_10,
      \out_reg[18]\ => BRAM07_n_1,
      \out_reg[19]\ => BRAM07_n_0,
      \out_reg[1]\ => BRAM07_n_18,
      \out_reg[20]\ => BRAM07_n_3,
      \out_reg[21]\ => BRAM07_n_2,
      \out_reg[22]\ => BRAM07_n_5,
      \out_reg[23]\ => BRAM07_n_4,
      \out_reg[24]\ => BRAM07_n_24,
      \out_reg[25]\ => BRAM07_n_25,
      \out_reg[26]\ => BRAM07_n_26,
      \out_reg[27]\ => BRAM07_n_27,
      \out_reg[28]\ => BRAM07_n_28,
      \out_reg[29]\ => BRAM07_n_29,
      \out_reg[2]\ => BRAM07_n_21,
      \out_reg[30]\ => BRAM07_n_30,
      \out_reg[31]\ => BRAM07_n_31,
      \out_reg[3]\ => BRAM07_n_20,
      \out_reg[4]\ => BRAM07_n_23,
      \out_reg[5]\ => BRAM07_n_22,
      \out_reg[6]\ => BRAM07_n_13,
      \out_reg[7]\ => BRAM07_n_12,
      \out_reg[8]\ => BRAM07_n_15,
      \out_reg[9]\ => BRAM07_n_14
    );
BRAM08: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized7__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[8]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[8]\
    );
BRAM09: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized8__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[9]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[9]\
    );
BRAM10: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized9__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[10]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[10]\
    );
BRAM11: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized10__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[10]__0\(31 downto 0),
      Q(2 downto 0) => bramid(2 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[11]\,
      \genblk2[1].ram_block_reg\ => BRAM15_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[9]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[8]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM15_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM15_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM15_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM15_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM15_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM15_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM15_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM15_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM15_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM15_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM15_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM15_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM15_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM15_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM15_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM15_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM15_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM15_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM15_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM15_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM15_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM15_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM15_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM15_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM15_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM15_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM15_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM15_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM15_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM15_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM15_n_8,
      \out_reg[0]\ => BRAM11_n_19,
      \out_reg[10]\ => BRAM11_n_17,
      \out_reg[11]\ => BRAM11_n_16,
      \out_reg[12]\ => BRAM11_n_7,
      \out_reg[13]\ => BRAM11_n_6,
      \out_reg[14]\ => BRAM11_n_9,
      \out_reg[15]\ => BRAM11_n_8,
      \out_reg[16]\ => BRAM11_n_11,
      \out_reg[17]\ => BRAM11_n_10,
      \out_reg[18]\ => BRAM11_n_1,
      \out_reg[19]\ => BRAM11_n_0,
      \out_reg[1]\ => BRAM11_n_18,
      \out_reg[20]\ => BRAM11_n_3,
      \out_reg[21]\ => BRAM11_n_2,
      \out_reg[22]\ => BRAM11_n_5,
      \out_reg[23]\ => BRAM11_n_4,
      \out_reg[24]\ => BRAM11_n_24,
      \out_reg[25]\ => BRAM11_n_25,
      \out_reg[26]\ => BRAM11_n_26,
      \out_reg[27]\ => BRAM11_n_27,
      \out_reg[28]\ => BRAM11_n_28,
      \out_reg[29]\ => BRAM11_n_29,
      \out_reg[2]\ => BRAM11_n_21,
      \out_reg[30]\ => BRAM11_n_30,
      \out_reg[31]\ => BRAM11_n_31,
      \out_reg[3]\ => BRAM11_n_20,
      \out_reg[4]\ => BRAM11_n_23,
      \out_reg[5]\ => BRAM11_n_22,
      \out_reg[6]\ => BRAM11_n_13,
      \out_reg[7]\ => BRAM11_n_12,
      \out_reg[8]\ => BRAM11_n_15,
      \out_reg[9]\ => BRAM11_n_14
    );
BRAM12: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized11__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[12]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[12]\
    );
BRAM13: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized12__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[13]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[13]\
    );
BRAM14: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized13__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[14]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[14]\
    );
BRAM15: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized14__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__1_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__1_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__1_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__1_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__1_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__1_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__1_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__1_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__1_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__1_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__1_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__1_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__1_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__1_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__1_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__1_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__1_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__1_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__1_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__1_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__1_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__1_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__1_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__1_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__1_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__1_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__1_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__1_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__1_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__1_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__1_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__1_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__1_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__1_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__1_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__1_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__1_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__1_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__1_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__1_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__1_n_0\,
      DOADO(31 downto 0) => \DOA[14]__0\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep__1_n_0\,
      WEA(2) => \WEA_reg[2]_rep__1_n_0\,
      WEA(1) => \WEA_reg[1]_rep__1_n_0\,
      WEA(0) => \WEA_reg[0]_rep__1_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[15]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[13]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[12]__0\(31 downto 0),
      \out_reg[0]\ => BRAM15_n_19,
      \out_reg[10]\ => BRAM15_n_17,
      \out_reg[11]\ => BRAM15_n_16,
      \out_reg[12]\ => BRAM15_n_7,
      \out_reg[13]\ => BRAM15_n_6,
      \out_reg[14]\ => BRAM15_n_9,
      \out_reg[15]\ => BRAM15_n_8,
      \out_reg[16]\ => BRAM15_n_11,
      \out_reg[17]\ => BRAM15_n_10,
      \out_reg[18]\ => BRAM15_n_1,
      \out_reg[19]\ => BRAM15_n_0,
      \out_reg[1]\ => BRAM15_n_18,
      \out_reg[20]\ => BRAM15_n_3,
      \out_reg[21]\ => BRAM15_n_2,
      \out_reg[22]\ => BRAM15_n_5,
      \out_reg[23]\ => BRAM15_n_4,
      \out_reg[24]\ => BRAM15_n_24,
      \out_reg[25]\ => BRAM15_n_25,
      \out_reg[26]\ => BRAM15_n_26,
      \out_reg[27]\ => BRAM15_n_27,
      \out_reg[28]\ => BRAM15_n_28,
      \out_reg[29]\ => BRAM15_n_29,
      \out_reg[2]\ => BRAM15_n_21,
      \out_reg[30]\ => BRAM15_n_30,
      \out_reg[31]\ => BRAM15_n_31,
      \out_reg[3]\ => BRAM15_n_20,
      \out_reg[4]\ => BRAM15_n_23,
      \out_reg[5]\ => BRAM15_n_22,
      \out_reg[6]\ => BRAM15_n_13,
      \out_reg[7]\ => BRAM15_n_12,
      \out_reg[8]\ => BRAM15_n_15,
      \out_reg[9]\ => BRAM15_n_14
    );
BRAM16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized15__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[16]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[16]\
    );
BRAM17: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized16__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[17]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[17]\
    );
BRAM18: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized17__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[18]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[18]\
    );
BRAM19: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized18__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[18]__0\(31 downto 0),
      Q(3 downto 0) => bramid(3 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => BRAM27_n_0,
      \addr_reg[13]_0\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[13]_1\ => BRAM27_n_1,
      \addr_reg[13]_10\ => BRAM27_n_10,
      \addr_reg[13]_11\ => BRAM27_n_11,
      \addr_reg[13]_12\ => BRAM27_n_12,
      \addr_reg[13]_13\ => BRAM27_n_13,
      \addr_reg[13]_14\ => BRAM27_n_14,
      \addr_reg[13]_15\ => BRAM27_n_15,
      \addr_reg[13]_16\ => BRAM27_n_16,
      \addr_reg[13]_17\ => BRAM27_n_17,
      \addr_reg[13]_18\ => BRAM27_n_18,
      \addr_reg[13]_19\ => BRAM27_n_19,
      \addr_reg[13]_2\ => BRAM27_n_2,
      \addr_reg[13]_20\ => BRAM27_n_20,
      \addr_reg[13]_21\ => BRAM27_n_21,
      \addr_reg[13]_22\ => BRAM27_n_22,
      \addr_reg[13]_23\ => BRAM27_n_23,
      \addr_reg[13]_24\ => BRAM27_n_24,
      \addr_reg[13]_25\ => BRAM27_n_25,
      \addr_reg[13]_26\ => BRAM27_n_26,
      \addr_reg[13]_27\ => BRAM27_n_27,
      \addr_reg[13]_28\ => BRAM27_n_28,
      \addr_reg[13]_29\ => BRAM27_n_29,
      \addr_reg[13]_3\ => BRAM27_n_3,
      \addr_reg[13]_30\ => BRAM27_n_30,
      \addr_reg[13]_31\ => BRAM27_n_31,
      \addr_reg[13]_4\ => BRAM27_n_4,
      \addr_reg[13]_5\ => BRAM27_n_5,
      \addr_reg[13]_6\ => BRAM27_n_6,
      \addr_reg[13]_7\ => BRAM27_n_7,
      \addr_reg[13]_8\ => BRAM27_n_8,
      \addr_reg[13]_9\ => BRAM27_n_9,
      \addr_reg[16]\ => \ENA_reg_n_0_[19]\,
      \genblk2[1].ram_block_reg\ => BRAM23_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[17]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[16]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM23_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM23_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM23_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM23_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM23_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM23_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM23_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM23_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM23_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM23_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM23_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM23_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM23_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM23_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM23_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM23_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM23_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM23_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM23_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM23_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM23_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM23_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM23_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM23_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM23_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM23_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM23_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM23_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM23_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM23_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM23_n_8,
      \out_reg[0]\ => BRAM19_n_19,
      \out_reg[10]\ => BRAM19_n_17,
      \out_reg[11]\ => BRAM19_n_16,
      \out_reg[12]\ => BRAM19_n_7,
      \out_reg[13]\ => BRAM19_n_6,
      \out_reg[14]\ => BRAM19_n_9,
      \out_reg[15]\ => BRAM19_n_8,
      \out_reg[16]\ => BRAM19_n_11,
      \out_reg[17]\ => BRAM19_n_10,
      \out_reg[18]\ => BRAM19_n_1,
      \out_reg[19]\ => BRAM19_n_0,
      \out_reg[1]\ => BRAM19_n_18,
      \out_reg[20]\ => BRAM19_n_3,
      \out_reg[21]\ => BRAM19_n_2,
      \out_reg[22]\ => BRAM19_n_5,
      \out_reg[23]\ => BRAM19_n_4,
      \out_reg[24]\ => BRAM19_n_24,
      \out_reg[25]\ => BRAM19_n_25,
      \out_reg[26]\ => BRAM19_n_26,
      \out_reg[27]\ => BRAM19_n_27,
      \out_reg[28]\ => BRAM19_n_28,
      \out_reg[29]\ => BRAM19_n_29,
      \out_reg[2]\ => BRAM19_n_21,
      \out_reg[30]\ => BRAM19_n_30,
      \out_reg[31]\ => BRAM19_n_31,
      \out_reg[3]\ => BRAM19_n_20,
      \out_reg[4]\ => BRAM19_n_23,
      \out_reg[5]\ => BRAM19_n_22,
      \out_reg[6]\ => BRAM19_n_13,
      \out_reg[7]\ => BRAM19_n_12,
      \out_reg[8]\ => BRAM19_n_15,
      \out_reg[9]\ => BRAM19_n_14
    );
BRAM20: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized19__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[20]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[20]\
    );
BRAM21: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized20__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[21]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[21]\
    );
BRAM22: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized21__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[22]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[22]\
    );
BRAM23: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized22__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[22]__0\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[23]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[21]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[20]__0\(31 downto 0),
      \out_reg[0]\ => BRAM23_n_19,
      \out_reg[10]\ => BRAM23_n_17,
      \out_reg[11]\ => BRAM23_n_16,
      \out_reg[12]\ => BRAM23_n_7,
      \out_reg[13]\ => BRAM23_n_6,
      \out_reg[14]\ => BRAM23_n_9,
      \out_reg[15]\ => BRAM23_n_8,
      \out_reg[16]\ => BRAM23_n_11,
      \out_reg[17]\ => BRAM23_n_10,
      \out_reg[18]\ => BRAM23_n_1,
      \out_reg[19]\ => BRAM23_n_0,
      \out_reg[1]\ => BRAM23_n_18,
      \out_reg[20]\ => BRAM23_n_3,
      \out_reg[21]\ => BRAM23_n_2,
      \out_reg[22]\ => BRAM23_n_5,
      \out_reg[23]\ => BRAM23_n_4,
      \out_reg[24]\ => BRAM23_n_24,
      \out_reg[25]\ => BRAM23_n_25,
      \out_reg[26]\ => BRAM23_n_26,
      \out_reg[27]\ => BRAM23_n_27,
      \out_reg[28]\ => BRAM23_n_28,
      \out_reg[29]\ => BRAM23_n_29,
      \out_reg[2]\ => BRAM23_n_21,
      \out_reg[30]\ => BRAM23_n_30,
      \out_reg[31]\ => BRAM23_n_31,
      \out_reg[3]\ => BRAM23_n_20,
      \out_reg[4]\ => BRAM23_n_23,
      \out_reg[5]\ => BRAM23_n_22,
      \out_reg[6]\ => BRAM23_n_13,
      \out_reg[7]\ => BRAM23_n_12,
      \out_reg[8]\ => BRAM23_n_15,
      \out_reg[9]\ => BRAM23_n_14
    );
BRAM24: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized23__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[24]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[24]\
    );
BRAM25: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized24__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[25]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[25]\
    );
BRAM26: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized25__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[26]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[26]\
    );
BRAM27: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized26__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[26]__0\(31 downto 0),
      Q(2 downto 0) => bramid(2 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[27]\,
      \genblk2[1].ram_block_reg\ => BRAM31_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[25]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[24]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM31_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM31_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM31_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM31_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM31_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM31_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM31_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM31_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM31_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM31_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM31_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM31_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM31_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM31_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM31_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM31_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM31_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM31_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM31_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM31_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM31_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM31_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM31_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM31_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM31_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM31_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM31_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM31_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM31_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM31_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM31_n_8,
      \out_reg[0]\ => BRAM27_n_19,
      \out_reg[10]\ => BRAM27_n_17,
      \out_reg[11]\ => BRAM27_n_16,
      \out_reg[12]\ => BRAM27_n_7,
      \out_reg[13]\ => BRAM27_n_6,
      \out_reg[14]\ => BRAM27_n_9,
      \out_reg[15]\ => BRAM27_n_8,
      \out_reg[16]\ => BRAM27_n_11,
      \out_reg[17]\ => BRAM27_n_10,
      \out_reg[18]\ => BRAM27_n_1,
      \out_reg[19]\ => BRAM27_n_0,
      \out_reg[1]\ => BRAM27_n_18,
      \out_reg[20]\ => BRAM27_n_3,
      \out_reg[21]\ => BRAM27_n_2,
      \out_reg[22]\ => BRAM27_n_5,
      \out_reg[23]\ => BRAM27_n_4,
      \out_reg[24]\ => BRAM27_n_24,
      \out_reg[25]\ => BRAM27_n_25,
      \out_reg[26]\ => BRAM27_n_26,
      \out_reg[27]\ => BRAM27_n_27,
      \out_reg[28]\ => BRAM27_n_28,
      \out_reg[29]\ => BRAM27_n_29,
      \out_reg[2]\ => BRAM27_n_21,
      \out_reg[30]\ => BRAM27_n_30,
      \out_reg[31]\ => BRAM27_n_31,
      \out_reg[3]\ => BRAM27_n_20,
      \out_reg[4]\ => BRAM27_n_23,
      \out_reg[5]\ => BRAM27_n_22,
      \out_reg[6]\ => BRAM27_n_13,
      \out_reg[7]\ => BRAM27_n_12,
      \out_reg[8]\ => BRAM27_n_15,
      \out_reg[9]\ => BRAM27_n_14
    );
BRAM28: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized27__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[28]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[28]\
    );
BRAM29: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized28__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[29]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[29]\
    );
BRAM30: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized29__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[30]__0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[30]\
    );
BRAM31: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized30__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep__0_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep__0_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep__0_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep__0_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep__0_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep__0_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep__0_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep__0_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep__0_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep__0_n_0\,
      DIADI(30) => \DIA_reg[30]_rep__0_n_0\,
      DIADI(29) => \DIA_reg[29]_rep__0_n_0\,
      DIADI(28) => \DIA_reg[28]_rep__0_n_0\,
      DIADI(27) => \DIA_reg[27]_rep__0_n_0\,
      DIADI(26) => \DIA_reg[26]_rep__0_n_0\,
      DIADI(25) => \DIA_reg[25]_rep__0_n_0\,
      DIADI(24) => \DIA_reg[24]_rep__0_n_0\,
      DIADI(23) => \DIA_reg[23]_rep__0_n_0\,
      DIADI(22) => \DIA_reg[22]_rep__0_n_0\,
      DIADI(21) => \DIA_reg[21]_rep__0_n_0\,
      DIADI(20) => \DIA_reg[20]_rep__0_n_0\,
      DIADI(19) => \DIA_reg[19]_rep__0_n_0\,
      DIADI(18) => \DIA_reg[18]_rep__0_n_0\,
      DIADI(17) => \DIA_reg[17]_rep__0_n_0\,
      DIADI(16) => \DIA_reg[16]_rep__0_n_0\,
      DIADI(15) => \DIA_reg[15]_rep__0_n_0\,
      DIADI(14) => \DIA_reg[14]_rep__0_n_0\,
      DIADI(13) => \DIA_reg[13]_rep__0_n_0\,
      DIADI(12) => \DIA_reg[12]_rep__0_n_0\,
      DIADI(11) => \DIA_reg[11]_rep__0_n_0\,
      DIADI(10) => \DIA_reg[10]_rep__0_n_0\,
      DIADI(9) => \DIA_reg[9]_rep__0_n_0\,
      DIADI(8) => \DIA_reg[8]_rep__0_n_0\,
      DIADI(7) => \DIA_reg[7]_rep__0_n_0\,
      DIADI(6) => \DIA_reg[6]_rep__0_n_0\,
      DIADI(5) => \DIA_reg[5]_rep__0_n_0\,
      DIADI(4) => \DIA_reg[4]_rep__0_n_0\,
      DIADI(3) => \DIA_reg[3]_rep__0_n_0\,
      DIADI(2) => \DIA_reg[2]_rep__0_n_0\,
      DIADI(1) => \DIA_reg[1]_rep__0_n_0\,
      DIADI(0) => \DIA_reg[0]_rep__0_n_0\,
      DOADO(31 downto 0) => \DOA[30]__0\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep__0_n_0\,
      WEA(2) => \WEA_reg[2]_rep__0_n_0\,
      WEA(1) => \WEA_reg[1]_rep__0_n_0\,
      WEA(0) => \WEA_reg[0]_rep__0_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[31]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[29]__0\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[28]__0\(31 downto 0),
      \out_reg[0]\ => BRAM31_n_19,
      \out_reg[10]\ => BRAM31_n_17,
      \out_reg[11]\ => BRAM31_n_16,
      \out_reg[12]\ => BRAM31_n_7,
      \out_reg[13]\ => BRAM31_n_6,
      \out_reg[14]\ => BRAM31_n_9,
      \out_reg[15]\ => BRAM31_n_8,
      \out_reg[16]\ => BRAM31_n_11,
      \out_reg[17]\ => BRAM31_n_10,
      \out_reg[18]\ => BRAM31_n_1,
      \out_reg[19]\ => BRAM31_n_0,
      \out_reg[1]\ => BRAM31_n_18,
      \out_reg[20]\ => BRAM31_n_3,
      \out_reg[21]\ => BRAM31_n_2,
      \out_reg[22]\ => BRAM31_n_5,
      \out_reg[23]\ => BRAM31_n_4,
      \out_reg[24]\ => BRAM31_n_24,
      \out_reg[25]\ => BRAM31_n_25,
      \out_reg[26]\ => BRAM31_n_26,
      \out_reg[27]\ => BRAM31_n_27,
      \out_reg[28]\ => BRAM31_n_28,
      \out_reg[29]\ => BRAM31_n_29,
      \out_reg[2]\ => BRAM31_n_21,
      \out_reg[30]\ => BRAM31_n_30,
      \out_reg[31]\ => BRAM31_n_31,
      \out_reg[3]\ => BRAM31_n_20,
      \out_reg[4]\ => BRAM31_n_23,
      \out_reg[5]\ => BRAM31_n_22,
      \out_reg[6]\ => BRAM31_n_13,
      \out_reg[7]\ => BRAM31_n_12,
      \out_reg[8]\ => BRAM31_n_15,
      \out_reg[9]\ => BRAM31_n_14
    );
BRAM32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized31__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[32]_0\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[32]\
    );
BRAM33: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized32__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[33]_1\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[33]\
    );
BRAM34: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized33__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[34]_2\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[34]\
    );
BRAM35: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized34__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[34]_2\(31 downto 0),
      Q(3 downto 0) => bramid(3 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => BRAM43_n_0,
      \addr_reg[13]_0\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[13]_1\ => BRAM43_n_1,
      \addr_reg[13]_10\ => BRAM43_n_10,
      \addr_reg[13]_11\ => BRAM43_n_11,
      \addr_reg[13]_12\ => BRAM43_n_12,
      \addr_reg[13]_13\ => BRAM43_n_13,
      \addr_reg[13]_14\ => BRAM43_n_14,
      \addr_reg[13]_15\ => BRAM43_n_15,
      \addr_reg[13]_16\ => BRAM43_n_16,
      \addr_reg[13]_17\ => BRAM43_n_17,
      \addr_reg[13]_18\ => BRAM43_n_18,
      \addr_reg[13]_19\ => BRAM43_n_19,
      \addr_reg[13]_2\ => BRAM43_n_2,
      \addr_reg[13]_20\ => BRAM43_n_20,
      \addr_reg[13]_21\ => BRAM43_n_21,
      \addr_reg[13]_22\ => BRAM43_n_22,
      \addr_reg[13]_23\ => BRAM43_n_23,
      \addr_reg[13]_24\ => BRAM43_n_24,
      \addr_reg[13]_25\ => BRAM43_n_25,
      \addr_reg[13]_26\ => BRAM43_n_26,
      \addr_reg[13]_27\ => BRAM43_n_27,
      \addr_reg[13]_28\ => BRAM43_n_28,
      \addr_reg[13]_29\ => BRAM43_n_29,
      \addr_reg[13]_3\ => BRAM43_n_3,
      \addr_reg[13]_30\ => BRAM43_n_30,
      \addr_reg[13]_31\ => BRAM43_n_31,
      \addr_reg[13]_4\ => BRAM43_n_4,
      \addr_reg[13]_5\ => BRAM43_n_5,
      \addr_reg[13]_6\ => BRAM43_n_6,
      \addr_reg[13]_7\ => BRAM43_n_7,
      \addr_reg[13]_8\ => BRAM43_n_8,
      \addr_reg[13]_9\ => BRAM43_n_9,
      \addr_reg[16]\ => \ENA_reg_n_0_[35]\,
      \genblk2[1].ram_block_reg\ => BRAM39_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[33]_1\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[32]_0\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM39_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM39_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM39_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM39_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM39_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM39_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM39_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM39_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM39_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM39_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM39_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM39_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM39_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM39_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM39_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM39_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM39_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM39_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM39_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM39_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM39_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM39_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM39_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM39_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM39_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM39_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM39_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM39_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM39_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM39_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM39_n_8,
      \out_reg[0]\ => BRAM35_n_19,
      \out_reg[10]\ => BRAM35_n_17,
      \out_reg[11]\ => BRAM35_n_16,
      \out_reg[12]\ => BRAM35_n_7,
      \out_reg[13]\ => BRAM35_n_6,
      \out_reg[14]\ => BRAM35_n_9,
      \out_reg[15]\ => BRAM35_n_8,
      \out_reg[16]\ => BRAM35_n_11,
      \out_reg[17]\ => BRAM35_n_10,
      \out_reg[18]\ => BRAM35_n_1,
      \out_reg[19]\ => BRAM35_n_0,
      \out_reg[1]\ => BRAM35_n_18,
      \out_reg[20]\ => BRAM35_n_3,
      \out_reg[21]\ => BRAM35_n_2,
      \out_reg[22]\ => BRAM35_n_5,
      \out_reg[23]\ => BRAM35_n_4,
      \out_reg[24]\ => BRAM35_n_24,
      \out_reg[25]\ => BRAM35_n_25,
      \out_reg[26]\ => BRAM35_n_26,
      \out_reg[27]\ => BRAM35_n_27,
      \out_reg[28]\ => BRAM35_n_28,
      \out_reg[29]\ => BRAM35_n_29,
      \out_reg[2]\ => BRAM35_n_21,
      \out_reg[30]\ => BRAM35_n_30,
      \out_reg[31]\ => BRAM35_n_31,
      \out_reg[3]\ => BRAM35_n_20,
      \out_reg[4]\ => BRAM35_n_23,
      \out_reg[5]\ => BRAM35_n_22,
      \out_reg[6]\ => BRAM35_n_13,
      \out_reg[7]\ => BRAM35_n_12,
      \out_reg[8]\ => BRAM35_n_15,
      \out_reg[9]\ => BRAM35_n_14
    );
BRAM36: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized35__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[36]_4\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[36]\
    );
BRAM37: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized36__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[37]_5\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[37]\
    );
BRAM38: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized37__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[38]_6\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[38]\
    );
BRAM39: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized38__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[38]_6\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[39]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[37]_5\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[36]_4\(31 downto 0),
      \out_reg[0]\ => BRAM39_n_19,
      \out_reg[10]\ => BRAM39_n_17,
      \out_reg[11]\ => BRAM39_n_16,
      \out_reg[12]\ => BRAM39_n_7,
      \out_reg[13]\ => BRAM39_n_6,
      \out_reg[14]\ => BRAM39_n_9,
      \out_reg[15]\ => BRAM39_n_8,
      \out_reg[16]\ => BRAM39_n_11,
      \out_reg[17]\ => BRAM39_n_10,
      \out_reg[18]\ => BRAM39_n_1,
      \out_reg[19]\ => BRAM39_n_0,
      \out_reg[1]\ => BRAM39_n_18,
      \out_reg[20]\ => BRAM39_n_3,
      \out_reg[21]\ => BRAM39_n_2,
      \out_reg[22]\ => BRAM39_n_5,
      \out_reg[23]\ => BRAM39_n_4,
      \out_reg[24]\ => BRAM39_n_24,
      \out_reg[25]\ => BRAM39_n_25,
      \out_reg[26]\ => BRAM39_n_26,
      \out_reg[27]\ => BRAM39_n_27,
      \out_reg[28]\ => BRAM39_n_28,
      \out_reg[29]\ => BRAM39_n_29,
      \out_reg[2]\ => BRAM39_n_21,
      \out_reg[30]\ => BRAM39_n_30,
      \out_reg[31]\ => BRAM39_n_31,
      \out_reg[3]\ => BRAM39_n_20,
      \out_reg[4]\ => BRAM39_n_23,
      \out_reg[5]\ => BRAM39_n_22,
      \out_reg[6]\ => BRAM39_n_13,
      \out_reg[7]\ => BRAM39_n_12,
      \out_reg[8]\ => BRAM39_n_15,
      \out_reg[9]\ => BRAM39_n_14
    );
BRAM40: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized39__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[40]_8\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[40]\
    );
BRAM41: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized40__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[41]_9\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[41]\
    );
BRAM42: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized41__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[42]_10\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[42]\
    );
BRAM43: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized42__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[42]_10\(31 downto 0),
      Q(2 downto 0) => bramid(2 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[43]\,
      \genblk2[1].ram_block_reg\ => BRAM47_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[41]_9\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[40]_8\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM47_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM47_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM47_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM47_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM47_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM47_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM47_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM47_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM47_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM47_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM47_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM47_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM47_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM47_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM47_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM47_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM47_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM47_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM47_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM47_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM47_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM47_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM47_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM47_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM47_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM47_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM47_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM47_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM47_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM47_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM47_n_8,
      \out_reg[0]\ => BRAM43_n_19,
      \out_reg[10]\ => BRAM43_n_17,
      \out_reg[11]\ => BRAM43_n_16,
      \out_reg[12]\ => BRAM43_n_7,
      \out_reg[13]\ => BRAM43_n_6,
      \out_reg[14]\ => BRAM43_n_9,
      \out_reg[15]\ => BRAM43_n_8,
      \out_reg[16]\ => BRAM43_n_11,
      \out_reg[17]\ => BRAM43_n_10,
      \out_reg[18]\ => BRAM43_n_1,
      \out_reg[19]\ => BRAM43_n_0,
      \out_reg[1]\ => BRAM43_n_18,
      \out_reg[20]\ => BRAM43_n_3,
      \out_reg[21]\ => BRAM43_n_2,
      \out_reg[22]\ => BRAM43_n_5,
      \out_reg[23]\ => BRAM43_n_4,
      \out_reg[24]\ => BRAM43_n_24,
      \out_reg[25]\ => BRAM43_n_25,
      \out_reg[26]\ => BRAM43_n_26,
      \out_reg[27]\ => BRAM43_n_27,
      \out_reg[28]\ => BRAM43_n_28,
      \out_reg[29]\ => BRAM43_n_29,
      \out_reg[2]\ => BRAM43_n_21,
      \out_reg[30]\ => BRAM43_n_30,
      \out_reg[31]\ => BRAM43_n_31,
      \out_reg[3]\ => BRAM43_n_20,
      \out_reg[4]\ => BRAM43_n_23,
      \out_reg[5]\ => BRAM43_n_22,
      \out_reg[6]\ => BRAM43_n_13,
      \out_reg[7]\ => BRAM43_n_12,
      \out_reg[8]\ => BRAM43_n_15,
      \out_reg[9]\ => BRAM43_n_14
    );
BRAM44: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized43__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[44]_12\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[44]\
    );
BRAM45: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized44__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[45]_13\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[45]\
    );
BRAM46: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized45__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[46]_14\(31 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[46]\
    );
BRAM47: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized46__mod\
     port map (
      ADDRARDADDR(8) => \ADDRA_reg[13]_rep_n_0\,
      ADDRARDADDR(7) => \ADDRA_reg[12]_rep_n_0\,
      ADDRARDADDR(6) => \ADDRA_reg[11]_rep_n_0\,
      ADDRARDADDR(5) => \ADDRA_reg[10]_rep_n_0\,
      ADDRARDADDR(4) => \ADDRA_reg[9]_rep_n_0\,
      ADDRARDADDR(3) => \ADDRA_reg[8]_rep_n_0\,
      ADDRARDADDR(2) => \ADDRA_reg[7]_rep_n_0\,
      ADDRARDADDR(1) => \ADDRA_reg[6]_rep_n_0\,
      ADDRARDADDR(0) => \ADDRA_reg[5]_rep_n_0\,
      CLKA => CLKA,
      DIADI(31) => \DIA_reg[31]_rep_n_0\,
      DIADI(30) => \DIA_reg[30]_rep_n_0\,
      DIADI(29) => \DIA_reg[29]_rep_n_0\,
      DIADI(28) => \DIA_reg[28]_rep_n_0\,
      DIADI(27) => \DIA_reg[27]_rep_n_0\,
      DIADI(26) => \DIA_reg[26]_rep_n_0\,
      DIADI(25) => \DIA_reg[25]_rep_n_0\,
      DIADI(24) => \DIA_reg[24]_rep_n_0\,
      DIADI(23) => \DIA_reg[23]_rep_n_0\,
      DIADI(22) => \DIA_reg[22]_rep_n_0\,
      DIADI(21) => \DIA_reg[21]_rep_n_0\,
      DIADI(20) => \DIA_reg[20]_rep_n_0\,
      DIADI(19) => \DIA_reg[19]_rep_n_0\,
      DIADI(18) => \DIA_reg[18]_rep_n_0\,
      DIADI(17) => \DIA_reg[17]_rep_n_0\,
      DIADI(16) => \DIA_reg[16]_rep_n_0\,
      DIADI(15) => \DIA_reg[15]_rep_n_0\,
      DIADI(14) => \DIA_reg[14]_rep_n_0\,
      DIADI(13) => \DIA_reg[13]_rep_n_0\,
      DIADI(12) => \DIA_reg[12]_rep_n_0\,
      DIADI(11) => \DIA_reg[11]_rep_n_0\,
      DIADI(10) => \DIA_reg[10]_rep_n_0\,
      DIADI(9) => \DIA_reg[9]_rep_n_0\,
      DIADI(8) => \DIA_reg[8]_rep_n_0\,
      DIADI(7) => \DIA_reg[7]_rep_n_0\,
      DIADI(6) => \DIA_reg[6]_rep_n_0\,
      DIADI(5) => \DIA_reg[5]_rep_n_0\,
      DIADI(4) => \DIA_reg[4]_rep_n_0\,
      DIADI(3) => \DIA_reg[3]_rep_n_0\,
      DIADI(2) => \DIA_reg[2]_rep_n_0\,
      DIADI(1) => \DIA_reg[1]_rep_n_0\,
      DIADI(0) => \DIA_reg[0]_rep_n_0\,
      DOADO(31 downto 0) => \DOA[46]_14\(31 downto 0),
      Q(1 downto 0) => bramid(1 downto 0),
      WEA(3) => \WEA_reg[3]_rep_n_0\,
      WEA(2) => \WEA_reg[2]_rep_n_0\,
      WEA(1) => \WEA_reg[1]_rep_n_0\,
      WEA(0) => \WEA_reg[0]_rep_n_0\,
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[16]\ => \ENA_reg_n_0_[47]\,
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[45]_13\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[44]_12\(31 downto 0),
      \out_reg[0]\ => BRAM47_n_19,
      \out_reg[10]\ => BRAM47_n_17,
      \out_reg[11]\ => BRAM47_n_16,
      \out_reg[12]\ => BRAM47_n_7,
      \out_reg[13]\ => BRAM47_n_6,
      \out_reg[14]\ => BRAM47_n_9,
      \out_reg[15]\ => BRAM47_n_8,
      \out_reg[16]\ => BRAM47_n_11,
      \out_reg[17]\ => BRAM47_n_10,
      \out_reg[18]\ => BRAM47_n_1,
      \out_reg[19]\ => BRAM47_n_0,
      \out_reg[1]\ => BRAM47_n_18,
      \out_reg[20]\ => BRAM47_n_3,
      \out_reg[21]\ => BRAM47_n_2,
      \out_reg[22]\ => BRAM47_n_5,
      \out_reg[23]\ => BRAM47_n_4,
      \out_reg[24]\ => BRAM47_n_24,
      \out_reg[25]\ => BRAM47_n_25,
      \out_reg[26]\ => BRAM47_n_26,
      \out_reg[27]\ => BRAM47_n_27,
      \out_reg[28]\ => BRAM47_n_28,
      \out_reg[29]\ => BRAM47_n_29,
      \out_reg[2]\ => BRAM47_n_21,
      \out_reg[30]\ => BRAM47_n_30,
      \out_reg[31]\ => BRAM47_n_31,
      \out_reg[3]\ => BRAM47_n_20,
      \out_reg[4]\ => BRAM47_n_23,
      \out_reg[5]\ => BRAM47_n_22,
      \out_reg[6]\ => BRAM47_n_13,
      \out_reg[7]\ => BRAM47_n_12,
      \out_reg[8]\ => BRAM47_n_15,
      \out_reg[9]\ => BRAM47_n_14
    );
BRAM48: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized47__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[48]_16\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[48]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM49: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized48__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[49]_17\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[49]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM50: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized49__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[50]_18\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[50]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM51: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized50__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[50]_18\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => BRAM59_n_0,
      \addr_reg[13]_0\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[13]_1\ => BRAM59_n_1,
      \addr_reg[13]_10\ => BRAM59_n_10,
      \addr_reg[13]_11\ => BRAM59_n_11,
      \addr_reg[13]_12\ => BRAM59_n_12,
      \addr_reg[13]_13\ => BRAM59_n_13,
      \addr_reg[13]_14\ => BRAM59_n_14,
      \addr_reg[13]_15\ => BRAM59_n_15,
      \addr_reg[13]_16\ => BRAM59_n_16,
      \addr_reg[13]_17\ => BRAM59_n_17,
      \addr_reg[13]_18\ => BRAM59_n_18,
      \addr_reg[13]_19\ => BRAM59_n_19,
      \addr_reg[13]_2\ => BRAM59_n_2,
      \addr_reg[13]_20\ => BRAM59_n_20,
      \addr_reg[13]_21\ => BRAM59_n_21,
      \addr_reg[13]_22\ => BRAM59_n_22,
      \addr_reg[13]_23\ => BRAM59_n_23,
      \addr_reg[13]_24\ => BRAM59_n_24,
      \addr_reg[13]_25\ => BRAM59_n_25,
      \addr_reg[13]_26\ => BRAM59_n_26,
      \addr_reg[13]_27\ => BRAM59_n_27,
      \addr_reg[13]_28\ => BRAM59_n_28,
      \addr_reg[13]_29\ => BRAM59_n_29,
      \addr_reg[13]_3\ => BRAM59_n_3,
      \addr_reg[13]_30\ => BRAM59_n_30,
      \addr_reg[13]_31\ => BRAM59_n_31,
      \addr_reg[13]_4\ => BRAM59_n_4,
      \addr_reg[13]_5\ => BRAM59_n_5,
      \addr_reg[13]_6\ => BRAM59_n_6,
      \addr_reg[13]_7\ => BRAM59_n_7,
      \addr_reg[13]_8\ => BRAM59_n_8,
      \addr_reg[13]_9\ => BRAM59_n_9,
      \addr_reg[14]\ => BRAM35_n_0,
      \addr_reg[14]_0\ => BRAM19_n_0,
      \addr_reg[14]_1\ => BRAM03_n_0,
      \addr_reg[14]_10\ => BRAM03_n_3,
      \addr_reg[14]_11\ => BRAM35_n_4,
      \addr_reg[14]_12\ => BRAM19_n_4,
      \addr_reg[14]_13\ => BRAM03_n_4,
      \addr_reg[14]_14\ => BRAM35_n_5,
      \addr_reg[14]_15\ => BRAM19_n_5,
      \addr_reg[14]_16\ => BRAM03_n_5,
      \addr_reg[14]_17\ => BRAM35_n_6,
      \addr_reg[14]_18\ => BRAM19_n_6,
      \addr_reg[14]_19\ => BRAM03_n_6,
      \addr_reg[14]_2\ => BRAM35_n_1,
      \addr_reg[14]_20\ => BRAM35_n_7,
      \addr_reg[14]_21\ => BRAM19_n_7,
      \addr_reg[14]_22\ => BRAM03_n_7,
      \addr_reg[14]_23\ => BRAM35_n_8,
      \addr_reg[14]_24\ => BRAM19_n_8,
      \addr_reg[14]_25\ => BRAM03_n_8,
      \addr_reg[14]_26\ => BRAM35_n_9,
      \addr_reg[14]_27\ => BRAM19_n_9,
      \addr_reg[14]_28\ => BRAM03_n_9,
      \addr_reg[14]_29\ => BRAM35_n_10,
      \addr_reg[14]_3\ => BRAM19_n_1,
      \addr_reg[14]_30\ => BRAM19_n_10,
      \addr_reg[14]_31\ => BRAM03_n_10,
      \addr_reg[14]_32\ => BRAM35_n_11,
      \addr_reg[14]_33\ => BRAM19_n_11,
      \addr_reg[14]_34\ => BRAM03_n_11,
      \addr_reg[14]_35\ => BRAM35_n_12,
      \addr_reg[14]_36\ => BRAM19_n_12,
      \addr_reg[14]_37\ => BRAM03_n_12,
      \addr_reg[14]_38\ => BRAM35_n_13,
      \addr_reg[14]_39\ => BRAM19_n_13,
      \addr_reg[14]_4\ => BRAM03_n_1,
      \addr_reg[14]_40\ => BRAM03_n_13,
      \addr_reg[14]_41\ => BRAM35_n_14,
      \addr_reg[14]_42\ => BRAM19_n_14,
      \addr_reg[14]_43\ => BRAM03_n_14,
      \addr_reg[14]_44\ => BRAM35_n_15,
      \addr_reg[14]_45\ => BRAM19_n_15,
      \addr_reg[14]_46\ => BRAM03_n_15,
      \addr_reg[14]_47\ => BRAM35_n_16,
      \addr_reg[14]_48\ => BRAM19_n_16,
      \addr_reg[14]_49\ => BRAM03_n_16,
      \addr_reg[14]_5\ => BRAM35_n_2,
      \addr_reg[14]_50\ => BRAM35_n_17,
      \addr_reg[14]_51\ => BRAM19_n_17,
      \addr_reg[14]_52\ => BRAM03_n_17,
      \addr_reg[14]_53\ => BRAM35_n_18,
      \addr_reg[14]_54\ => BRAM19_n_18,
      \addr_reg[14]_55\ => BRAM03_n_18,
      \addr_reg[14]_56\ => BRAM35_n_19,
      \addr_reg[14]_57\ => BRAM19_n_19,
      \addr_reg[14]_58\ => BRAM03_n_19,
      \addr_reg[14]_59\ => BRAM35_n_20,
      \addr_reg[14]_6\ => BRAM19_n_2,
      \addr_reg[14]_60\ => BRAM19_n_20,
      \addr_reg[14]_61\ => BRAM03_n_20,
      \addr_reg[14]_62\ => BRAM35_n_21,
      \addr_reg[14]_63\ => BRAM19_n_21,
      \addr_reg[14]_64\ => BRAM03_n_21,
      \addr_reg[14]_65\ => BRAM35_n_22,
      \addr_reg[14]_66\ => BRAM19_n_22,
      \addr_reg[14]_67\ => BRAM03_n_22,
      \addr_reg[14]_68\ => BRAM35_n_23,
      \addr_reg[14]_69\ => BRAM19_n_23,
      \addr_reg[14]_7\ => BRAM03_n_2,
      \addr_reg[14]_70\ => BRAM03_n_23,
      \addr_reg[14]_71\ => BRAM35_n_24,
      \addr_reg[14]_72\ => BRAM19_n_24,
      \addr_reg[14]_73\ => BRAM03_n_24,
      \addr_reg[14]_74\ => BRAM35_n_25,
      \addr_reg[14]_75\ => BRAM19_n_25,
      \addr_reg[14]_76\ => BRAM03_n_25,
      \addr_reg[14]_77\ => BRAM35_n_26,
      \addr_reg[14]_78\ => BRAM19_n_26,
      \addr_reg[14]_79\ => BRAM03_n_26,
      \addr_reg[14]_8\ => BRAM35_n_3,
      \addr_reg[14]_80\ => BRAM35_n_27,
      \addr_reg[14]_81\ => BRAM19_n_27,
      \addr_reg[14]_82\ => BRAM03_n_27,
      \addr_reg[14]_83\ => BRAM35_n_28,
      \addr_reg[14]_84\ => BRAM19_n_28,
      \addr_reg[14]_85\ => BRAM03_n_28,
      \addr_reg[14]_86\ => BRAM35_n_29,
      \addr_reg[14]_87\ => BRAM19_n_29,
      \addr_reg[14]_88\ => BRAM03_n_29,
      \addr_reg[14]_89\ => BRAM35_n_30,
      \addr_reg[14]_9\ => BRAM19_n_3,
      \addr_reg[14]_90\ => BRAM19_n_30,
      \addr_reg[14]_91\ => BRAM03_n_30,
      \addr_reg[14]_92\ => BRAM35_n_31,
      \addr_reg[14]_93\ => BRAM19_n_31,
      \addr_reg[14]_94\ => BRAM03_n_31,
      \addr_reg[16]\ => \ENA_reg_n_0_[51]\,
      \addr_reg[16]_0\(5 downto 0) => bramid(5 downto 0),
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \byteselect_reg[1]\(1 downto 0) => byteselect(1 downto 0),
      \genblk2[1].ram_block_reg\ => BRAM55_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[49]_17\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[48]_16\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM55_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM55_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM55_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM55_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM55_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM55_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM55_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM55_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM55_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM55_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM55_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM55_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM55_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM55_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM55_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM55_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM55_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM55_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM55_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM55_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM55_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM55_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM55_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM55_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM55_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM55_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM55_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM55_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM55_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM55_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM55_n_8,
      lblw_reg => \^lblw\,
      \out_reg[31]\(23 downto 0) => \out_reg[31]\(23 downto 0),
      \out_reg[31]_0\(31 downto 0) => DIA(31 downto 0),
      ram_dout(7 downto 0) => ram_dout(7 downto 0)
    );
BRAM52: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized51__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[52]_20\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[52]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM53: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized52__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[53]_21\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[53]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM54: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized53__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[54]_22\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[54]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM55: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized54__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[54]_22\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[12]_6\(1 downto 0) => bramid(1 downto 0),
      \addr_reg[16]\ => \ENA_reg_n_0_[55]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[53]_21\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[52]_20\(31 downto 0),
      \out_reg[0]\ => BRAM55_n_19,
      \out_reg[10]\ => BRAM55_n_17,
      \out_reg[11]\ => BRAM55_n_16,
      \out_reg[12]\ => BRAM55_n_7,
      \out_reg[13]\ => BRAM55_n_6,
      \out_reg[14]\ => BRAM55_n_9,
      \out_reg[15]\ => BRAM55_n_8,
      \out_reg[16]\ => BRAM55_n_11,
      \out_reg[17]\ => BRAM55_n_10,
      \out_reg[18]\ => BRAM55_n_1,
      \out_reg[19]\ => BRAM55_n_0,
      \out_reg[1]\ => BRAM55_n_18,
      \out_reg[20]\ => BRAM55_n_3,
      \out_reg[21]\ => BRAM55_n_2,
      \out_reg[22]\ => BRAM55_n_5,
      \out_reg[23]\ => BRAM55_n_4,
      \out_reg[24]\ => BRAM55_n_24,
      \out_reg[25]\ => BRAM55_n_25,
      \out_reg[26]\ => BRAM55_n_26,
      \out_reg[27]\ => BRAM55_n_27,
      \out_reg[28]\ => BRAM55_n_28,
      \out_reg[29]\ => BRAM55_n_29,
      \out_reg[2]\ => BRAM55_n_21,
      \out_reg[30]\ => BRAM55_n_30,
      \out_reg[31]\ => BRAM55_n_31,
      \out_reg[31]_0\(31 downto 0) => DIA(31 downto 0),
      \out_reg[3]\ => BRAM55_n_20,
      \out_reg[4]\ => BRAM55_n_23,
      \out_reg[5]\ => BRAM55_n_22,
      \out_reg[6]\ => BRAM55_n_13,
      \out_reg[7]\ => BRAM55_n_12,
      \out_reg[8]\ => BRAM55_n_15,
      \out_reg[9]\ => BRAM55_n_14
    );
BRAM56: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized55__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[56]_24\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[56]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM57: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized56__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[57]_25\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[57]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM58: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized57__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[58]_26\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[58]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM59: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized58__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[58]_26\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[13]\ => \bramid_reg[2]_rep_n_0\,
      \addr_reg[13]_0\(2 downto 0) => bramid(2 downto 0),
      \addr_reg[16]\ => \ENA_reg_n_0_[59]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \genblk2[1].ram_block_reg\ => BRAM63_n_0,
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[57]_25\(31 downto 0),
      \genblk2[1].ram_block_reg_1\(31 downto 0) => \DOA[56]_24\(31 downto 0),
      \genblk2[1].ram_block_reg_10\ => BRAM63_n_9,
      \genblk2[1].ram_block_reg_11\ => BRAM63_n_10,
      \genblk2[1].ram_block_reg_12\ => BRAM63_n_11,
      \genblk2[1].ram_block_reg_13\ => BRAM63_n_12,
      \genblk2[1].ram_block_reg_14\ => BRAM63_n_13,
      \genblk2[1].ram_block_reg_15\ => BRAM63_n_14,
      \genblk2[1].ram_block_reg_16\ => BRAM63_n_15,
      \genblk2[1].ram_block_reg_17\ => BRAM63_n_16,
      \genblk2[1].ram_block_reg_18\ => BRAM63_n_17,
      \genblk2[1].ram_block_reg_19\ => BRAM63_n_18,
      \genblk2[1].ram_block_reg_2\ => BRAM63_n_1,
      \genblk2[1].ram_block_reg_20\ => BRAM63_n_19,
      \genblk2[1].ram_block_reg_21\ => BRAM63_n_20,
      \genblk2[1].ram_block_reg_22\ => BRAM63_n_21,
      \genblk2[1].ram_block_reg_23\ => BRAM63_n_22,
      \genblk2[1].ram_block_reg_24\ => BRAM63_n_23,
      \genblk2[1].ram_block_reg_25\ => BRAM63_n_24,
      \genblk2[1].ram_block_reg_26\ => BRAM63_n_25,
      \genblk2[1].ram_block_reg_27\ => BRAM63_n_26,
      \genblk2[1].ram_block_reg_28\ => BRAM63_n_27,
      \genblk2[1].ram_block_reg_29\ => BRAM63_n_28,
      \genblk2[1].ram_block_reg_3\ => BRAM63_n_2,
      \genblk2[1].ram_block_reg_30\ => BRAM63_n_29,
      \genblk2[1].ram_block_reg_31\ => BRAM63_n_30,
      \genblk2[1].ram_block_reg_32\ => BRAM63_n_31,
      \genblk2[1].ram_block_reg_4\ => BRAM63_n_3,
      \genblk2[1].ram_block_reg_5\ => BRAM63_n_4,
      \genblk2[1].ram_block_reg_6\ => BRAM63_n_5,
      \genblk2[1].ram_block_reg_7\ => BRAM63_n_6,
      \genblk2[1].ram_block_reg_8\ => BRAM63_n_7,
      \genblk2[1].ram_block_reg_9\ => BRAM63_n_8,
      \out_reg[0]\ => BRAM59_n_19,
      \out_reg[10]\ => BRAM59_n_17,
      \out_reg[11]\ => BRAM59_n_16,
      \out_reg[12]\ => BRAM59_n_7,
      \out_reg[13]\ => BRAM59_n_6,
      \out_reg[14]\ => BRAM59_n_9,
      \out_reg[15]\ => BRAM59_n_8,
      \out_reg[16]\ => BRAM59_n_11,
      \out_reg[17]\ => BRAM59_n_10,
      \out_reg[18]\ => BRAM59_n_1,
      \out_reg[19]\ => BRAM59_n_0,
      \out_reg[1]\ => BRAM59_n_18,
      \out_reg[20]\ => BRAM59_n_3,
      \out_reg[21]\ => BRAM59_n_2,
      \out_reg[22]\ => BRAM59_n_5,
      \out_reg[23]\ => BRAM59_n_4,
      \out_reg[24]\ => BRAM59_n_24,
      \out_reg[25]\ => BRAM59_n_25,
      \out_reg[26]\ => BRAM59_n_26,
      \out_reg[27]\ => BRAM59_n_27,
      \out_reg[28]\ => BRAM59_n_28,
      \out_reg[29]\ => BRAM59_n_29,
      \out_reg[2]\ => BRAM59_n_21,
      \out_reg[30]\ => BRAM59_n_30,
      \out_reg[31]\ => BRAM59_n_31,
      \out_reg[31]_0\(31 downto 0) => DIA(31 downto 0),
      \out_reg[3]\ => BRAM59_n_20,
      \out_reg[4]\ => BRAM59_n_23,
      \out_reg[5]\ => BRAM59_n_22,
      \out_reg[6]\ => BRAM59_n_13,
      \out_reg[7]\ => BRAM59_n_12,
      \out_reg[8]\ => BRAM59_n_15,
      \out_reg[9]\ => BRAM59_n_14
    );
BRAM60: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized59__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[60]_28\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[60]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM61: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized60__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[61]_29\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[61]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM62: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized61__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[62]_30\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[16]\ => \ENA_reg_n_0_[62]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \out_reg[31]\(31 downto 0) => DIA(31 downto 0)
    );
BRAM63: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized62__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[62]_30\(31 downto 0),
      Q(8 downto 0) => ADDRA(13 downto 5),
      \addr_reg[11]\ => \bramid_reg[0]_rep__5_n_0\,
      \addr_reg[11]_0\ => \bramid_reg[0]_rep__4_n_0\,
      \addr_reg[11]_1\ => \bramid_reg[0]_rep__3_n_0\,
      \addr_reg[11]_2\ => \bramid_reg[0]_rep__2_n_0\,
      \addr_reg[11]_3\ => \bramid_reg[0]_rep__1_n_0\,
      \addr_reg[11]_4\ => \bramid_reg[0]_rep__0_n_0\,
      \addr_reg[11]_5\ => \bramid_reg[0]_rep_n_0\,
      \addr_reg[12]\ => \bramid_reg[1]_rep__5_n_0\,
      \addr_reg[12]_0\ => \bramid_reg[1]_rep__4_n_0\,
      \addr_reg[12]_1\ => \bramid_reg[1]_rep__3_n_0\,
      \addr_reg[12]_2\ => \bramid_reg[1]_rep__2_n_0\,
      \addr_reg[12]_3\ => \bramid_reg[1]_rep__1_n_0\,
      \addr_reg[12]_4\ => \bramid_reg[1]_rep__0_n_0\,
      \addr_reg[12]_5\ => \bramid_reg[1]_rep_n_0\,
      \addr_reg[12]_6\(1 downto 0) => bramid(1 downto 0),
      \addr_reg[16]\ => \ENA_reg_n_0_[63]\,
      \addr_reg[1]\(3 downto 0) => WEA(3 downto 0),
      \genblk2[1].ram_block_reg\(31 downto 0) => \DOA[61]_29\(31 downto 0),
      \genblk2[1].ram_block_reg_0\(31 downto 0) => \DOA[60]_28\(31 downto 0),
      \out_reg[0]\ => BRAM63_n_19,
      \out_reg[10]\ => BRAM63_n_17,
      \out_reg[11]\ => BRAM63_n_16,
      \out_reg[12]\ => BRAM63_n_7,
      \out_reg[13]\ => BRAM63_n_6,
      \out_reg[14]\ => BRAM63_n_9,
      \out_reg[15]\ => BRAM63_n_8,
      \out_reg[16]\ => BRAM63_n_11,
      \out_reg[17]\ => BRAM63_n_10,
      \out_reg[18]\ => BRAM63_n_1,
      \out_reg[19]\ => BRAM63_n_0,
      \out_reg[1]\ => BRAM63_n_18,
      \out_reg[20]\ => BRAM63_n_3,
      \out_reg[21]\ => BRAM63_n_2,
      \out_reg[22]\ => BRAM63_n_5,
      \out_reg[23]\ => BRAM63_n_4,
      \out_reg[24]\ => BRAM63_n_24,
      \out_reg[25]\ => BRAM63_n_25,
      \out_reg[26]\ => BRAM63_n_26,
      \out_reg[27]\ => BRAM63_n_27,
      \out_reg[28]\ => BRAM63_n_28,
      \out_reg[29]\ => BRAM63_n_29,
      \out_reg[2]\ => BRAM63_n_21,
      \out_reg[30]\ => BRAM63_n_30,
      \out_reg[31]\ => BRAM63_n_31,
      \out_reg[31]_0\(31 downto 0) => DIA(31 downto 0),
      \out_reg[3]\ => BRAM63_n_20,
      \out_reg[4]\ => BRAM63_n_23,
      \out_reg[5]\ => BRAM63_n_22,
      \out_reg[6]\ => BRAM63_n_13,
      \out_reg[7]\ => BRAM63_n_12,
      \out_reg[8]\ => BRAM63_n_15,
      \out_reg[9]\ => BRAM63_n_14
    );
\DIA_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[0]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(0)
    );
\DIA_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(0),
      O => \DIA_reg[0]_i_1_n_0\
    );
\DIA_reg[0]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[0]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[0]_rep_n_0\
    );
\DIA_reg[0]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[0]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[0]_rep__0_n_0\
    );
\DIA_reg[0]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(0),
      O => \DIA_reg[0]_rep__0_i_1_n_0\
    );
\DIA_reg[0]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[0]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[0]_rep__1_n_0\
    );
\DIA_reg[0]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(0),
      O => \DIA_reg[0]_rep__1_i_1_n_0\
    );
\DIA_reg[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(0),
      O => \DIA_reg[0]_rep_i_1_n_0\
    );
\DIA_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[10]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(10)
    );
\DIA_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(2),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[10]_i_1_n_0\
    );
\DIA_reg[10]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[10]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[10]_rep_n_0\
    );
\DIA_reg[10]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[10]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[10]_rep__0_n_0\
    );
\DIA_reg[10]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(2),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[10]_rep__0_i_1_n_0\
    );
\DIA_reg[10]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[10]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[10]_rep__1_n_0\
    );
\DIA_reg[10]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(2),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[10]_rep__1_i_1_n_0\
    );
\DIA_reg[10]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(2),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[10]_rep_i_1_n_0\
    );
\DIA_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[11]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(11)
    );
\DIA_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(3),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[11]_i_1_n_0\
    );
\DIA_reg[11]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[11]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[11]_rep_n_0\
    );
\DIA_reg[11]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[11]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[11]_rep__0_n_0\
    );
\DIA_reg[11]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(3),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[11]_rep__0_i_1_n_0\
    );
\DIA_reg[11]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[11]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[11]_rep__1_n_0\
    );
\DIA_reg[11]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(3),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[11]_rep__1_i_1_n_0\
    );
\DIA_reg[11]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(3),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[11]_rep_i_1_n_0\
    );
\DIA_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[12]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(12)
    );
\DIA_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(4),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[12]_i_1_n_0\
    );
\DIA_reg[12]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[12]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[12]_rep_n_0\
    );
\DIA_reg[12]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[12]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[12]_rep__0_n_0\
    );
\DIA_reg[12]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(4),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[12]_rep__0_i_1_n_0\
    );
\DIA_reg[12]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[12]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[12]_rep__1_n_0\
    );
\DIA_reg[12]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(4),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[12]_rep__1_i_1_n_0\
    );
\DIA_reg[12]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(4),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[12]_rep_i_1_n_0\
    );
\DIA_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[13]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(13)
    );
\DIA_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(5),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[13]_i_1_n_0\
    );
\DIA_reg[13]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[13]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[13]_rep_n_0\
    );
\DIA_reg[13]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[13]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[13]_rep__0_n_0\
    );
\DIA_reg[13]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(5),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[13]_rep__0_i_1_n_0\
    );
\DIA_reg[13]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[13]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[13]_rep__1_n_0\
    );
\DIA_reg[13]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(5),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[13]_rep__1_i_1_n_0\
    );
\DIA_reg[13]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(5),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[13]_rep_i_1_n_0\
    );
\DIA_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[14]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(14)
    );
\DIA_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(6),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[14]_i_1_n_0\
    );
\DIA_reg[14]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[14]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[14]_rep_n_0\
    );
\DIA_reg[14]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[14]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[14]_rep__0_n_0\
    );
\DIA_reg[14]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(6),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[14]_rep__0_i_1_n_0\
    );
\DIA_reg[14]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[14]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[14]_rep__1_n_0\
    );
\DIA_reg[14]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(6),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[14]_rep__1_i_1_n_0\
    );
\DIA_reg[14]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(6),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[14]_rep_i_1_n_0\
    );
\DIA_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[15]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(15)
    );
\DIA_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(7),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[15]_i_1_n_0\
    );
\DIA_reg[15]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[15]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[15]_rep_n_0\
    );
\DIA_reg[15]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[15]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[15]_rep__0_n_0\
    );
\DIA_reg[15]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(7),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[15]_rep__0_i_1_n_0\
    );
\DIA_reg[15]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[15]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[15]_rep__1_n_0\
    );
\DIA_reg[15]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(7),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[15]_rep__1_i_1_n_0\
    );
\DIA_reg[15]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(7),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[15]_rep_i_1_n_0\
    );
\DIA_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[16]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(16)
    );
\DIA_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(8),
      I4 => \out\(16),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[16]_i_1_n_0\
    );
\DIA_reg[16]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[16]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[16]_rep_n_0\
    );
\DIA_reg[16]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[16]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[16]_rep__0_n_0\
    );
\DIA_reg[16]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(8),
      I4 => \out\(16),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[16]_rep__0_i_1_n_0\
    );
\DIA_reg[16]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[16]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[16]_rep__1_n_0\
    );
\DIA_reg[16]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(8),
      I4 => \out\(16),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[16]_rep__1_i_1_n_0\
    );
\DIA_reg[16]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(8),
      I4 => \out\(16),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[16]_rep_i_1_n_0\
    );
\DIA_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[17]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(17)
    );
\DIA_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(9),
      I4 => \out\(17),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[17]_i_1_n_0\
    );
\DIA_reg[17]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[17]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[17]_rep_n_0\
    );
\DIA_reg[17]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[17]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[17]_rep__0_n_0\
    );
\DIA_reg[17]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(9),
      I4 => \out\(17),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[17]_rep__0_i_1_n_0\
    );
\DIA_reg[17]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[17]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[17]_rep__1_n_0\
    );
\DIA_reg[17]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(9),
      I4 => \out\(17),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[17]_rep__1_i_1_n_0\
    );
\DIA_reg[17]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(9),
      I4 => \out\(17),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[17]_rep_i_1_n_0\
    );
\DIA_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[18]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(18)
    );
\DIA_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(10),
      I4 => \out\(18),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[18]_i_1_n_0\
    );
\DIA_reg[18]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[18]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[18]_rep_n_0\
    );
\DIA_reg[18]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[18]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[18]_rep__0_n_0\
    );
\DIA_reg[18]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(10),
      I4 => \out\(18),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[18]_rep__0_i_1_n_0\
    );
\DIA_reg[18]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[18]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[18]_rep__1_n_0\
    );
\DIA_reg[18]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(10),
      I4 => \out\(18),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[18]_rep__1_i_1_n_0\
    );
\DIA_reg[18]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(10),
      I4 => \out\(18),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[18]_rep_i_1_n_0\
    );
\DIA_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[19]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(19)
    );
\DIA_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(11),
      I4 => \out\(19),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[19]_i_1_n_0\
    );
\DIA_reg[19]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[19]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[19]_rep_n_0\
    );
\DIA_reg[19]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[19]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[19]_rep__0_n_0\
    );
\DIA_reg[19]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(11),
      I4 => \out\(19),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[19]_rep__0_i_1_n_0\
    );
\DIA_reg[19]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[19]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[19]_rep__1_n_0\
    );
\DIA_reg[19]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(11),
      I4 => \out\(19),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[19]_rep__1_i_1_n_0\
    );
\DIA_reg[19]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(11),
      I4 => \out\(19),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[19]_rep_i_1_n_0\
    );
\DIA_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[1]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(1)
    );
\DIA_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(1),
      O => \DIA_reg[1]_i_1_n_0\
    );
\DIA_reg[1]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[1]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[1]_rep_n_0\
    );
\DIA_reg[1]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[1]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[1]_rep__0_n_0\
    );
\DIA_reg[1]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(1),
      O => \DIA_reg[1]_rep__0_i_1_n_0\
    );
\DIA_reg[1]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[1]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[1]_rep__1_n_0\
    );
\DIA_reg[1]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(1),
      O => \DIA_reg[1]_rep__1_i_1_n_0\
    );
\DIA_reg[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(1),
      O => \DIA_reg[1]_rep_i_1_n_0\
    );
\DIA_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[20]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(20)
    );
\DIA_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(4),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(12),
      I4 => \out\(20),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[20]_i_1_n_0\
    );
\DIA_reg[20]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[20]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[20]_rep_n_0\
    );
\DIA_reg[20]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[20]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[20]_rep__0_n_0\
    );
\DIA_reg[20]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(4),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(12),
      I4 => \out\(20),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[20]_rep__0_i_1_n_0\
    );
\DIA_reg[20]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[20]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[20]_rep__1_n_0\
    );
\DIA_reg[20]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(4),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(12),
      I4 => \out\(20),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[20]_rep__1_i_1_n_0\
    );
\DIA_reg[20]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(4),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(12),
      I4 => \out\(20),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[20]_rep_i_1_n_0\
    );
\DIA_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[21]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(21)
    );
\DIA_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(13),
      I4 => \out\(21),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[21]_i_1_n_0\
    );
\DIA_reg[21]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[21]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[21]_rep_n_0\
    );
\DIA_reg[21]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[21]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[21]_rep__0_n_0\
    );
\DIA_reg[21]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(13),
      I4 => \out\(21),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[21]_rep__0_i_1_n_0\
    );
\DIA_reg[21]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[21]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[21]_rep__1_n_0\
    );
\DIA_reg[21]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(13),
      I4 => \out\(21),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[21]_rep__1_i_1_n_0\
    );
\DIA_reg[21]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(13),
      I4 => \out\(21),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[21]_rep_i_1_n_0\
    );
\DIA_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[22]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(22)
    );
\DIA_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(6),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(14),
      I4 => \out\(22),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[22]_i_1_n_0\
    );
\DIA_reg[22]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[22]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[22]_rep_n_0\
    );
\DIA_reg[22]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[22]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[22]_rep__0_n_0\
    );
\DIA_reg[22]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(6),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(14),
      I4 => \out\(22),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[22]_rep__0_i_1_n_0\
    );
\DIA_reg[22]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[22]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[22]_rep__1_n_0\
    );
\DIA_reg[22]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(6),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(14),
      I4 => \out\(22),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[22]_rep__1_i_1_n_0\
    );
\DIA_reg[22]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(6),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(14),
      I4 => \out\(22),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[22]_rep_i_1_n_0\
    );
\DIA_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[23]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(23)
    );
\DIA_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(7),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(15),
      I4 => \out\(23),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[23]_i_1_n_0\
    );
\DIA_reg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[23]_i_2_n_0\
    );
\DIA_reg[23]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[23]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[23]_rep_n_0\
    );
\DIA_reg[23]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[23]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[23]_rep__0_n_0\
    );
\DIA_reg[23]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(7),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(15),
      I4 => \out\(23),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[23]_rep__0_i_1_n_0\
    );
\DIA_reg[23]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[23]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[23]_rep__1_n_0\
    );
\DIA_reg[23]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(7),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(15),
      I4 => \out\(23),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[23]_rep__1_i_1_n_0\
    );
\DIA_reg[23]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DIA_reg[23]_i_2_n_0\,
      I1 => \out\(7),
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(15),
      I4 => \out\(23),
      I5 => \DIA_reg[31]_i_2_n_0\,
      O => \DIA_reg[23]_rep_i_1_n_0\
    );
\DIA_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[24]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(24)
    );
\DIA_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(24),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(16),
      I4 => \DIA_reg[24]_i_2_n_0\,
      O => \DIA_reg[24]_i_1_n_0\
    );
\DIA_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(0),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[24]_i_2_n_0\
    );
\DIA_reg[24]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[24]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[24]_rep_n_0\
    );
\DIA_reg[24]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[24]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[24]_rep__0_n_0\
    );
\DIA_reg[24]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(24),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(16),
      I4 => \DIA_reg[24]_i_2_n_0\,
      O => \DIA_reg[24]_rep__0_i_1_n_0\
    );
\DIA_reg[24]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[24]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[24]_rep__1_n_0\
    );
\DIA_reg[24]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(24),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(16),
      I4 => \DIA_reg[24]_i_2_n_0\,
      O => \DIA_reg[24]_rep__1_i_1_n_0\
    );
\DIA_reg[24]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(24),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(16),
      I4 => \DIA_reg[24]_i_2_n_0\,
      O => \DIA_reg[24]_rep_i_1_n_0\
    );
\DIA_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[25]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(25)
    );
\DIA_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(25),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(17),
      I4 => \DIA_reg[25]_i_2_n_0\,
      O => \DIA_reg[25]_i_1_n_0\
    );
\DIA_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[25]_i_2_n_0\
    );
\DIA_reg[25]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[25]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[25]_rep_n_0\
    );
\DIA_reg[25]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[25]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[25]_rep__0_n_0\
    );
\DIA_reg[25]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(25),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(17),
      I4 => \DIA_reg[25]_i_2_n_0\,
      O => \DIA_reg[25]_rep__0_i_1_n_0\
    );
\DIA_reg[25]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[25]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[25]_rep__1_n_0\
    );
\DIA_reg[25]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(25),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(17),
      I4 => \DIA_reg[25]_i_2_n_0\,
      O => \DIA_reg[25]_rep__1_i_1_n_0\
    );
\DIA_reg[25]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(25),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(17),
      I4 => \DIA_reg[25]_i_2_n_0\,
      O => \DIA_reg[25]_rep_i_1_n_0\
    );
\DIA_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[26]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(26)
    );
\DIA_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(18),
      I4 => \DIA_reg[26]_i_2_n_0\,
      O => \DIA_reg[26]_i_1_n_0\
    );
\DIA_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(2),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[26]_i_2_n_0\
    );
\DIA_reg[26]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[26]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[26]_rep_n_0\
    );
\DIA_reg[26]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[26]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[26]_rep__0_n_0\
    );
\DIA_reg[26]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(18),
      I4 => \DIA_reg[26]_i_2_n_0\,
      O => \DIA_reg[26]_rep__0_i_1_n_0\
    );
\DIA_reg[26]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[26]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[26]_rep__1_n_0\
    );
\DIA_reg[26]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(18),
      I4 => \DIA_reg[26]_i_2_n_0\,
      O => \DIA_reg[26]_rep__1_i_1_n_0\
    );
\DIA_reg[26]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(18),
      I4 => \DIA_reg[26]_i_2_n_0\,
      O => \DIA_reg[26]_rep_i_1_n_0\
    );
\DIA_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[27]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(27)
    );
\DIA_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(19),
      I4 => \DIA_reg[27]_i_2_n_0\,
      O => \DIA_reg[27]_i_1_n_0\
    );
\DIA_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(3),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[27]_i_2_n_0\
    );
\DIA_reg[27]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[27]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[27]_rep_n_0\
    );
\DIA_reg[27]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[27]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[27]_rep__0_n_0\
    );
\DIA_reg[27]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(19),
      I4 => \DIA_reg[27]_i_2_n_0\,
      O => \DIA_reg[27]_rep__0_i_1_n_0\
    );
\DIA_reg[27]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[27]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[27]_rep__1_n_0\
    );
\DIA_reg[27]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(19),
      I4 => \DIA_reg[27]_i_2_n_0\,
      O => \DIA_reg[27]_rep__1_i_1_n_0\
    );
\DIA_reg[27]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(19),
      I4 => \DIA_reg[27]_i_2_n_0\,
      O => \DIA_reg[27]_rep_i_1_n_0\
    );
\DIA_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[28]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(28)
    );
\DIA_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(28),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(20),
      I4 => \DIA_reg[28]_i_2_n_0\,
      O => \DIA_reg[28]_i_1_n_0\
    );
\DIA_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(4),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[28]_i_2_n_0\
    );
\DIA_reg[28]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[28]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[28]_rep_n_0\
    );
\DIA_reg[28]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[28]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[28]_rep__0_n_0\
    );
\DIA_reg[28]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(28),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(20),
      I4 => \DIA_reg[28]_i_2_n_0\,
      O => \DIA_reg[28]_rep__0_i_1_n_0\
    );
\DIA_reg[28]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[28]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[28]_rep__1_n_0\
    );
\DIA_reg[28]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(28),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(20),
      I4 => \DIA_reg[28]_i_2_n_0\,
      O => \DIA_reg[28]_rep__1_i_1_n_0\
    );
\DIA_reg[28]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(28),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(20),
      I4 => \DIA_reg[28]_i_2_n_0\,
      O => \DIA_reg[28]_rep_i_1_n_0\
    );
\DIA_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[29]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(29)
    );
\DIA_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(29),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(21),
      I4 => \DIA_reg[29]_i_2_n_0\,
      O => \DIA_reg[29]_i_1_n_0\
    );
\DIA_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(5),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[29]_i_2_n_0\
    );
\DIA_reg[29]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[29]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[29]_rep_n_0\
    );
\DIA_reg[29]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[29]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[29]_rep__0_n_0\
    );
\DIA_reg[29]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(29),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(21),
      I4 => \DIA_reg[29]_i_2_n_0\,
      O => \DIA_reg[29]_rep__0_i_1_n_0\
    );
\DIA_reg[29]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[29]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[29]_rep__1_n_0\
    );
\DIA_reg[29]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(29),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(21),
      I4 => \DIA_reg[29]_i_2_n_0\,
      O => \DIA_reg[29]_rep__1_i_1_n_0\
    );
\DIA_reg[29]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(29),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(21),
      I4 => \DIA_reg[29]_i_2_n_0\,
      O => \DIA_reg[29]_rep_i_1_n_0\
    );
\DIA_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[2]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(2)
    );
\DIA_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(2),
      O => \DIA_reg[2]_i_1_n_0\
    );
\DIA_reg[2]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[2]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[2]_rep_n_0\
    );
\DIA_reg[2]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[2]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[2]_rep__0_n_0\
    );
\DIA_reg[2]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(2),
      O => \DIA_reg[2]_rep__0_i_1_n_0\
    );
\DIA_reg[2]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[2]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[2]_rep__1_n_0\
    );
\DIA_reg[2]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(2),
      O => \DIA_reg[2]_rep__1_i_1_n_0\
    );
\DIA_reg[2]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(2),
      O => \DIA_reg[2]_rep_i_1_n_0\
    );
\DIA_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[30]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(30)
    );
\DIA_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(22),
      I4 => \DIA_reg[30]_i_2_n_0\,
      O => \DIA_reg[30]_i_1_n_0\
    );
\DIA_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(6),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[30]_i_2_n_0\
    );
\DIA_reg[30]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[30]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[30]_rep_n_0\
    );
\DIA_reg[30]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[30]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[30]_rep__0_n_0\
    );
\DIA_reg[30]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(22),
      I4 => \DIA_reg[30]_i_2_n_0\,
      O => \DIA_reg[30]_rep__0_i_1_n_0\
    );
\DIA_reg[30]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[30]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[30]_rep__1_n_0\
    );
\DIA_reg[30]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(22),
      I4 => \DIA_reg[30]_i_2_n_0\,
      O => \DIA_reg[30]_rep__1_i_1_n_0\
    );
\DIA_reg[30]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(22),
      I4 => \DIA_reg[30]_i_2_n_0\,
      O => \DIA_reg[30]_rep_i_1_n_0\
    );
\DIA_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[31]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(31)
    );
\DIA_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(23),
      I4 => \DIA_reg[31]_i_4_n_0\,
      O => \DIA_reg[31]_i_1_n_0\
    );
\DIA_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \DIA_reg[31]_i_2_n_0\
    );
\DIA_reg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \addr_reg_n_0_[0]\,
      I1 => w(0),
      I2 => w(1),
      I3 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[31]_i_3_n_0\
    );
\DIA_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(7),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[31]_i_4_n_0\
    );
\DIA_reg[31]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[31]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[31]_rep_n_0\
    );
\DIA_reg[31]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[31]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[31]_rep__0_n_0\
    );
\DIA_reg[31]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(23),
      I4 => \DIA_reg[31]_i_4_n_0\,
      O => \DIA_reg[31]_rep__0_i_1_n_0\
    );
\DIA_reg[31]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[31]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[31]_rep__1_n_0\
    );
\DIA_reg[31]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(23),
      I4 => \DIA_reg[31]_i_4_n_0\,
      O => \DIA_reg[31]_rep__1_i_1_n_0\
    );
\DIA_reg[31]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \DIA_reg[31]_i_2_n_0\,
      I2 => \DIA_reg[31]_i_3_n_0\,
      I3 => \out\(23),
      I4 => \DIA_reg[31]_i_4_n_0\,
      O => \DIA_reg[31]_rep_i_1_n_0\
    );
\DIA_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[3]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(3)
    );
\DIA_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(3),
      O => \DIA_reg[3]_i_1_n_0\
    );
\DIA_reg[3]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[3]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[3]_rep_n_0\
    );
\DIA_reg[3]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[3]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[3]_rep__0_n_0\
    );
\DIA_reg[3]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(3),
      O => \DIA_reg[3]_rep__0_i_1_n_0\
    );
\DIA_reg[3]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[3]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[3]_rep__1_n_0\
    );
\DIA_reg[3]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(3),
      O => \DIA_reg[3]_rep__1_i_1_n_0\
    );
\DIA_reg[3]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(3),
      O => \DIA_reg[3]_rep_i_1_n_0\
    );
\DIA_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[4]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(4)
    );
\DIA_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(4),
      O => \DIA_reg[4]_i_1_n_0\
    );
\DIA_reg[4]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[4]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[4]_rep_n_0\
    );
\DIA_reg[4]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[4]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[4]_rep__0_n_0\
    );
\DIA_reg[4]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(4),
      O => \DIA_reg[4]_rep__0_i_1_n_0\
    );
\DIA_reg[4]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[4]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[4]_rep__1_n_0\
    );
\DIA_reg[4]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(4),
      O => \DIA_reg[4]_rep__1_i_1_n_0\
    );
\DIA_reg[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(4),
      O => \DIA_reg[4]_rep_i_1_n_0\
    );
\DIA_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[5]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(5)
    );
\DIA_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(5),
      O => \DIA_reg[5]_i_1_n_0\
    );
\DIA_reg[5]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[5]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[5]_rep_n_0\
    );
\DIA_reg[5]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[5]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[5]_rep__0_n_0\
    );
\DIA_reg[5]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(5),
      O => \DIA_reg[5]_rep__0_i_1_n_0\
    );
\DIA_reg[5]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[5]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[5]_rep__1_n_0\
    );
\DIA_reg[5]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(5),
      O => \DIA_reg[5]_rep__1_i_1_n_0\
    );
\DIA_reg[5]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(5),
      O => \DIA_reg[5]_rep_i_1_n_0\
    );
\DIA_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[6]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(6)
    );
\DIA_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(6),
      O => \DIA_reg[6]_i_1_n_0\
    );
\DIA_reg[6]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[6]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[6]_rep_n_0\
    );
\DIA_reg[6]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[6]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[6]_rep__0_n_0\
    );
\DIA_reg[6]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(6),
      O => \DIA_reg[6]_rep__0_i_1_n_0\
    );
\DIA_reg[6]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[6]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[6]_rep__1_n_0\
    );
\DIA_reg[6]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(6),
      O => \DIA_reg[6]_rep__1_i_1_n_0\
    );
\DIA_reg[6]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(6),
      O => \DIA_reg[6]_rep_i_1_n_0\
    );
\DIA_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[7]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(7)
    );
\DIA_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(7),
      O => \DIA_reg[7]_i_1_n_0\
    );
\DIA_reg[7]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[7]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[7]_rep_n_0\
    );
\DIA_reg[7]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[7]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[7]_rep__0_n_0\
    );
\DIA_reg[7]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(7),
      O => \DIA_reg[7]_rep__0_i_1_n_0\
    );
\DIA_reg[7]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[7]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[7]_rep__1_n_0\
    );
\DIA_reg[7]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(7),
      O => \DIA_reg[7]_rep__1_i_1_n_0\
    );
\DIA_reg[7]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0000"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      I4 => \out\(7),
      O => \DIA_reg[7]_rep_i_1_n_0\
    );
\DIA_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[8]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(8)
    );
\DIA_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(0),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[8]_i_1_n_0\
    );
\DIA_reg[8]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[8]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[8]_rep_n_0\
    );
\DIA_reg[8]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[8]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[8]_rep__0_n_0\
    );
\DIA_reg[8]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(0),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[8]_rep__0_i_1_n_0\
    );
\DIA_reg[8]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[8]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[8]_rep__1_n_0\
    );
\DIA_reg[8]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(0),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[8]_rep__1_i_1_n_0\
    );
\DIA_reg[8]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(0),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[8]_rep_i_1_n_0\
    );
\DIA_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[9]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => DIA(9)
    );
\DIA_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[9]_i_1_n_0\
    );
\DIA_reg[9]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[9]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[9]_rep_n_0\
    );
\DIA_reg[9]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[9]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[9]_rep__0_n_0\
    );
\DIA_reg[9]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[9]_rep__0_i_1_n_0\
    );
\DIA_reg[9]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \DIA_reg[9]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \DIA_reg[9]_rep__1_n_0\
    );
\DIA_reg[9]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[9]_rep__1_i_1_n_0\
    );
\DIA_reg[9]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAAAA00AAAA"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(1),
      I2 => \addr_reg_n_0_[0]\,
      I3 => w(0),
      I4 => w(1),
      I5 => \addr_reg_n_0_[1]\,
      O => \DIA_reg[9]_rep_i_1_n_0\
    );
\ENA_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA127_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[0]\
    );
\ENA_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA127_out
    );
\ENA_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA107_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[10]\
    );
\ENA_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA107_out
    );
\ENA_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA105_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[11]\
    );
\ENA_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA105_out
    );
\ENA_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA103_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[12]\
    );
\ENA_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA103_out
    );
\ENA_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA101_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[13]\
    );
\ENA_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA101_out
    );
\ENA_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA99_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[14]\
    );
\ENA_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA99_out
    );
\ENA_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA97_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[15]\
    );
\ENA_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA97_out
    );
\ENA_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA95_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[16]\
    );
\ENA_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA95_out
    );
\ENA_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA93_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[17]\
    );
\ENA_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA93_out
    );
\ENA_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA91_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[18]\
    );
\ENA_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA91_out
    );
\ENA_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA89_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[19]\
    );
\ENA_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA89_out
    );
\ENA_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA125_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[1]\
    );
\ENA_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA125_out
    );
\ENA_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA87_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[20]\
    );
\ENA_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA87_out
    );
\ENA_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA85_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[21]\
    );
\ENA_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA85_out
    );
\ENA_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA83_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[22]\
    );
\ENA_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA83_out
    );
\ENA_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA81_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[23]\
    );
\ENA_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA81_out
    );
\ENA_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA79_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[24]\
    );
\ENA_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA79_out
    );
\ENA_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA77_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[25]\
    );
\ENA_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA77_out
    );
\ENA_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA75_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[26]\
    );
\ENA_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA75_out
    );
\ENA_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA73_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[27]\
    );
\ENA_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA73_out
    );
\ENA_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA71_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[28]\
    );
\ENA_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA71_out
    );
\ENA_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA69_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[29]\
    );
\ENA_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA69_out
    );
\ENA_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA123_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[2]\
    );
\ENA_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA123_out
    );
\ENA_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA67_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[30]\
    );
\ENA_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA67_out
    );
\ENA_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA65_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[31]\
    );
\ENA_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA65_out
    );
\ENA_reg[32]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA63_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[32]\
    );
\ENA_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA63_out
    );
\ENA_reg[33]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA61_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[33]\
    );
\ENA_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA61_out
    );
\ENA_reg[34]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA59_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[34]\
    );
\ENA_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA59_out
    );
\ENA_reg[35]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA57_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[35]\
    );
\ENA_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA57_out
    );
\ENA_reg[36]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA55_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[36]\
    );
\ENA_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA55_out
    );
\ENA_reg[37]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA53_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[37]\
    );
\ENA_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA53_out
    );
\ENA_reg[38]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA51_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[38]\
    );
\ENA_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA51_out
    );
\ENA_reg[39]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA49_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[39]\
    );
\ENA_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA49_out
    );
\ENA_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA121_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[3]\
    );
\ENA_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA121_out
    );
\ENA_reg[40]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA47_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[40]\
    );
\ENA_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA47_out
    );
\ENA_reg[41]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA45_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[41]\
    );
\ENA_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA45_out
    );
\ENA_reg[42]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA43_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[42]\
    );
\ENA_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA43_out
    );
\ENA_reg[43]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA41_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[43]\
    );
\ENA_reg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA41_out
    );
\ENA_reg[44]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA39_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[44]\
    );
\ENA_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA39_out
    );
\ENA_reg[45]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA37_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[45]\
    );
\ENA_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA37_out
    );
\ENA_reg[46]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA35_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[46]\
    );
\ENA_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA35_out
    );
\ENA_reg[47]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA33_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[47]\
    );
\ENA_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA33_out
    );
\ENA_reg[48]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA31_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[48]\
    );
\ENA_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA31_out
    );
\ENA_reg[49]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA29_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[49]\
    );
\ENA_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA29_out
    );
\ENA_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA119_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[4]\
    );
\ENA_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA119_out
    );
\ENA_reg[50]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA27_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[50]\
    );
\ENA_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA27_out
    );
\ENA_reg[51]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA25_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[51]\
    );
\ENA_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA25_out
    );
\ENA_reg[52]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA23_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[52]\
    );
\ENA_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA23_out
    );
\ENA_reg[53]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA21_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[53]\
    );
\ENA_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA21_out
    );
\ENA_reg[54]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA19_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[54]\
    );
\ENA_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA19_out
    );
\ENA_reg[55]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA17_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[55]\
    );
\ENA_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => ENA17_out
    );
\ENA_reg[56]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA15_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[56]\
    );
\ENA_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA15_out
    );
\ENA_reg[57]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA13_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[57]\
    );
\ENA_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA13_out
    );
\ENA_reg[58]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA11_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[58]\
    );
\ENA_reg[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA11_out
    );
\ENA_reg[59]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA9_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[59]\
    );
\ENA_reg[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA9_out
    );
\ENA_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA117_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[5]\
    );
\ENA_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA117_out
    );
\ENA_reg[60]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA7_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[60]\
    );
\ENA_reg[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA7_out
    );
\ENA_reg[61]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA5_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[61]\
    );
\ENA_reg[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA5_out
    );
\ENA_reg[62]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA3_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[62]\
    );
\ENA_reg[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA3_out
    );
\ENA_reg[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => w(1),
      I1 => w(0),
      I2 => r(1),
      I3 => r(0),
      I4 => \ENA_reg[63]_i_3_n_0\,
      I5 => p_0_in(0),
      O => \ENA_reg[62]_i_2_n_0\
    );
\ENA_reg[63]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[63]\
    );
\ENA_reg[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA
    );
\ENA_reg[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => w(1),
      I1 => w(0),
      I2 => r(1),
      I3 => r(0),
      I4 => \ENA_reg[63]_i_3_n_0\,
      I5 => p_0_in(0),
      O => \ENA_reg[63]_i_2_n_0\
    );
\ENA_reg[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      O => \ENA_reg[63]_i_3_n_0\
    );
\ENA_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA115_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[6]\
    );
\ENA_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA115_out
    );
\ENA_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA113_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[7]\
    );
\ENA_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA113_out
    );
\ENA_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA111_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[8]\
    );
\ENA_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ENA_reg[62]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA111_out
    );
\ENA_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ENA109_out,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \ENA_reg_n_0_[9]\
    );
\ENA_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ENA_reg[63]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => ENA109_out
    );
\WEA_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[0]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => WEA(0)
    );
\WEA_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[0]_i_1_n_0\
    );
\WEA_reg[0]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[0]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[0]_rep_n_0\
    );
\WEA_reg[0]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[0]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[0]_rep__0_n_0\
    );
\WEA_reg[0]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[0]_rep__0_i_1_n_0\
    );
\WEA_reg[0]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[0]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[0]_rep__1_n_0\
    );
\WEA_reg[0]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[0]_rep__1_i_1_n_0\
    );
\WEA_reg[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[0]_rep_i_1_n_0\
    );
\WEA_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[1]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => WEA(1)
    );
\WEA_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3038"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[1]_i_1_n_0\
    );
\WEA_reg[1]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[1]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[1]_rep_n_0\
    );
\WEA_reg[1]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[1]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[1]_rep__0_n_0\
    );
\WEA_reg[1]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3038"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[1]_rep__0_i_1_n_0\
    );
\WEA_reg[1]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[1]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[1]_rep__1_n_0\
    );
\WEA_reg[1]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3038"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[1]_rep__1_i_1_n_0\
    );
\WEA_reg[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3038"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[1]_rep_i_1_n_0\
    );
\WEA_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[2]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => WEA(2)
    );
\WEA_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[2]_i_1_n_0\
    );
\WEA_reg[2]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[2]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[2]_rep_n_0\
    );
\WEA_reg[2]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[2]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[2]_rep__0_n_0\
    );
\WEA_reg[2]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[2]_rep__0_i_1_n_0\
    );
\WEA_reg[2]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[2]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[2]_rep__1_n_0\
    );
\WEA_reg[2]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[2]_rep__1_i_1_n_0\
    );
\WEA_reg[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => w(1),
      I3 => w(0),
      O => \WEA_reg[2]_rep_i_1_n_0\
    );
\WEA_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[3]_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => WEA(3)
    );
\WEA_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3034"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[3]_i_1_n_0\
    );
\WEA_reg[3]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[3]_rep_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[3]_rep_n_0\
    );
\WEA_reg[3]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[3]_rep__0_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[3]_rep__0_n_0\
    );
\WEA_reg[3]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3034"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[3]_rep__0_i_1_n_0\
    );
\WEA_reg[3]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \WEA_reg[3]_rep__1_i_1_n_0\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \WEA_reg[3]_rep__1_n_0\
    );
\WEA_reg[3]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3034"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[3]_rep__1_i_1_n_0\
    );
\WEA_reg[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3034"
    )
        port map (
      I0 => \addr_reg_n_0_[1]\,
      I1 => w(1),
      I2 => w(0),
      I3 => \addr_reg_n_0_[0]\,
      O => \WEA_reg[3]_rep_i_1_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(0),
      Q => \addr_reg_n_0_[0]\,
      R => '0'
    );
\addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(10),
      Q => \addr_reg_n_0_[10]\,
      R => '0'
    );
\addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(11),
      Q => p_0_in(0),
      R => '0'
    );
\addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(12),
      Q => p_0_in(1),
      R => '0'
    );
\addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(13),
      Q => p_0_in(2),
      R => '0'
    );
\addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(14),
      Q => p_0_in(3),
      R => '0'
    );
\addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(15),
      Q => p_0_in(4),
      R => '0'
    );
\addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(16),
      Q => p_0_in(5),
      R => '0'
    );
\addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(17),
      Q => p_0_in(6),
      R => '0'
    );
\addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(18),
      Q => p_0_in(7),
      R => '0'
    );
\addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(19),
      Q => p_0_in(8),
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(1),
      Q => \addr_reg_n_0_[1]\,
      R => '0'
    );
\addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(20),
      Q => p_0_in(9),
      R => '0'
    );
\addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(21),
      Q => p_0_in(10),
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(2),
      Q => \addr_reg_n_0_[2]\,
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(3),
      Q => \addr_reg_n_0_[3]\,
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(4),
      Q => \addr_reg_n_0_[4]\,
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(5),
      Q => \addr_reg_n_0_[5]\,
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(6),
      Q => \addr_reg_n_0_[6]\,
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(7),
      Q => \addr_reg_n_0_[7]\,
      R => '0'
    );
\addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(8),
      Q => \addr_reg_n_0_[8]\,
      R => '0'
    );
\addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \out_reg[21]\(9),
      Q => \addr_reg_n_0_[9]\,
      R => '0'
    );
\bramid_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(0)
    );
\bramid_reg[0]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep_n_0\
    );
\bramid_reg[0]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__0_n_0\
    );
\bramid_reg[0]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__1_n_0\
    );
\bramid_reg[0]_rep__2\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__2_n_0\
    );
\bramid_reg[0]_rep__3\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__3_n_0\
    );
\bramid_reg[0]_rep__4\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__4_n_0\
    );
\bramid_reg[0]_rep__5\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(0),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[0]_rep__5_n_0\
    );
\bramid_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(1)
    );
\bramid_reg[1]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep_n_0\
    );
\bramid_reg[1]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__0_n_0\
    );
\bramid_reg[1]_rep__1\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__1_n_0\
    );
\bramid_reg[1]_rep__2\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__2_n_0\
    );
\bramid_reg[1]_rep__3\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__3_n_0\
    );
\bramid_reg[1]_rep__4\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__4_n_0\
    );
\bramid_reg[1]_rep__5\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(1),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[1]_rep__5_n_0\
    );
\bramid_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(2),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(2)
    );
\bramid_reg[2]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(2),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => \bramid_reg[2]_rep_n_0\
    );
\bramid_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(3),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(3)
    );
\bramid_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(4),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(4)
    );
\bramid_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => p_0_in(5),
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => bramid(5)
    );
\bramid_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => en,
      O => \bramid_reg[5]_i_1_n_0\
    );
\byteselect_before_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[0]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => byteselect_before(0)
    );
\byteselect_before_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \addr_reg_n_0_[1]\,
      G => \bramid_reg[5]_i_1_n_0\,
      GE => '1',
      Q => byteselect_before(1)
    );
\byteselect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => byteselect_before(0),
      Q => byteselect(0),
      R => '0'
    );
\byteselect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => byteselect_before(1),
      Q => byteselect(1),
      R => '0'
    );
lblw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => r(0),
      I1 => r(1),
      I2 => en,
      I3 => \^lblw\,
      O => lblw_i_1_n_0
    );
lblw_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => lblw_i_1_n_0,
      Q => \^lblw\,
      R => '0'
    );
\r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => D(0),
      Q => r(0),
      R => \out_reg[31]_0\
    );
\r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => D(1),
      Q => r(1),
      R => \out_reg[31]_0\
    );
\w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => Q(0),
      Q => w(0),
      R => \out_reg[31]_0\
    );
\w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => Q(1),
      Q => w(1),
      R => \out_reg[31]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  port (
    \genblk2[1].ram_block_reg\ : out STD_LOGIC;
    \genblk2[1].ram_block_reg_0\ : out STD_LOGIC;
    \genblk2[1].ram_block_reg_1\ : out STD_LOGIC;
    \out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLKA : in STD_LOGIC;
    \ENA_reg[2]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \ENA_reg[1]_0\ : in STD_LOGIC;
    \ENA_reg[0]_0\ : in STD_LOGIC;
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  signal ADDRA : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \DOA[0]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[1]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DOA[2]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bramid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^genblk2[1].ram_block_reg\ : STD_LOGIC;
  signal \^genblk2[1].ram_block_reg_0\ : STD_LOGIC;
  signal \^genblk2[1].ram_block_reg_1\ : STD_LOGIC;
  signal \out[31]_i_3_n_0\ : STD_LOGIC;
begin
  \genblk2[1].ram_block_reg\ <= \^genblk2[1].ram_block_reg\;
  \genblk2[1].ram_block_reg_0\ <= \^genblk2[1].ram_block_reg_0\;
  \genblk2[1].ram_block_reg_1\ <= \^genblk2[1].ram_block_reg_1\;
\ADDRA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(5),
      Q => ADDRA(10),
      R => '0'
    );
\ADDRA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(6),
      Q => ADDRA(11),
      R => '0'
    );
\ADDRA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(7),
      Q => ADDRA(12),
      R => '0'
    );
\ADDRA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(8),
      Q => ADDRA(13),
      R => '0'
    );
\ADDRA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(0),
      Q => ADDRA(5),
      R => '0'
    );
\ADDRA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(1),
      Q => ADDRA(6),
      R => '0'
    );
\ADDRA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(2),
      Q => ADDRA(7),
      R => '0'
    );
\ADDRA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(3),
      Q => ADDRA(8),
      R => '0'
    );
\ADDRA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(4),
      Q => ADDRA(9),
      R => '0'
    );
BRAM00: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized63__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[0]_32\(31 downto 0),
      \ENA_reg[0]\ => \^genblk2[1].ram_block_reg\,
      Q(8 downto 0) => ADDRA(13 downto 5)
    );
BRAM01: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized64__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[1]_33\(31 downto 0),
      \ENA_reg[1]\ => \^genblk2[1].ram_block_reg_0\,
      Q(8 downto 0) => ADDRA(13 downto 5)
    );
BRAM02: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAMB16BWER__parameterized65__mod\
     port map (
      CLKA => CLKA,
      DOADO(31 downto 0) => \DOA[2]_34\(31 downto 0),
      \ENA_reg[2]\ => \^genblk2[1].ram_block_reg_1\,
      Q(8 downto 0) => ADDRA(13 downto 5)
    );
\ENA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ENA_reg[0]_0\,
      Q => \^genblk2[1].ram_block_reg\,
      R => '0'
    );
\ENA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ENA_reg[1]_0\,
      Q => \^genblk2[1].ram_block_reg_0\,
      R => '0'
    );
\ENA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ENA_reg[2]_0\,
      Q => \^genblk2[1].ram_block_reg_1\,
      R => '0'
    );
\bramid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(9),
      Q => bramid(0),
      R => '0'
    );
\bramid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(10),
      Q => bramid(1),
      R => '0'
    );
\bramid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(11),
      Q => bramid(2),
      R => '0'
    );
\bramid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(12),
      Q => bramid(3),
      R => '0'
    );
\bramid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(13),
      Q => bramid(4),
      R => '0'
    );
\bramid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => en,
      D => D(14),
      Q => bramid(5),
      R => '0'
    );
\out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(0),
      I4 => \DOA[2]_34\(0),
      I5 => \DOA[0]_32\(0),
      O => \out_reg[31]\(0)
    );
\out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(10),
      I4 => \DOA[2]_34\(10),
      I5 => \DOA[0]_32\(10),
      O => \out_reg[31]\(10)
    );
\out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(11),
      I4 => \DOA[2]_34\(11),
      I5 => \DOA[0]_32\(11),
      O => \out_reg[31]\(11)
    );
\out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(12),
      I4 => \DOA[2]_34\(12),
      I5 => \DOA[0]_32\(12),
      O => \out_reg[31]\(12)
    );
\out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(13),
      I4 => \DOA[2]_34\(13),
      I5 => \DOA[0]_32\(13),
      O => \out_reg[31]\(13)
    );
\out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(14),
      I4 => \DOA[2]_34\(14),
      I5 => \DOA[0]_32\(14),
      O => \out_reg[31]\(14)
    );
\out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(15),
      I4 => \DOA[2]_34\(15),
      I5 => \DOA[0]_32\(15),
      O => \out_reg[31]\(15)
    );
\out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(16),
      I4 => \DOA[2]_34\(16),
      I5 => \DOA[0]_32\(16),
      O => \out_reg[31]\(16)
    );
\out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(17),
      I4 => \DOA[2]_34\(17),
      I5 => \DOA[0]_32\(17),
      O => \out_reg[31]\(17)
    );
\out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(18),
      I4 => \DOA[2]_34\(18),
      I5 => \DOA[0]_32\(18),
      O => \out_reg[31]\(18)
    );
\out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(19),
      I4 => \DOA[2]_34\(19),
      I5 => \DOA[0]_32\(19),
      O => \out_reg[31]\(19)
    );
\out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(1),
      I4 => \DOA[2]_34\(1),
      I5 => \DOA[0]_32\(1),
      O => \out_reg[31]\(1)
    );
\out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(20),
      I4 => \DOA[2]_34\(20),
      I5 => \DOA[0]_32\(20),
      O => \out_reg[31]\(20)
    );
\out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(21),
      I4 => \DOA[2]_34\(21),
      I5 => \DOA[0]_32\(21),
      O => \out_reg[31]\(21)
    );
\out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(22),
      I4 => \DOA[2]_34\(22),
      I5 => \DOA[0]_32\(22),
      O => \out_reg[31]\(22)
    );
\out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(23),
      I4 => \DOA[2]_34\(23),
      I5 => \DOA[0]_32\(23),
      O => \out_reg[31]\(23)
    );
\out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(24),
      I4 => \DOA[2]_34\(24),
      I5 => \DOA[0]_32\(24),
      O => \out_reg[31]\(24)
    );
\out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(25),
      I4 => \DOA[2]_34\(25),
      I5 => \DOA[0]_32\(25),
      O => \out_reg[31]\(25)
    );
\out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(26),
      I4 => \DOA[2]_34\(26),
      I5 => \DOA[0]_32\(26),
      O => \out_reg[31]\(26)
    );
\out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(27),
      I4 => \DOA[2]_34\(27),
      I5 => \DOA[0]_32\(27),
      O => \out_reg[31]\(27)
    );
\out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(28),
      I4 => \DOA[2]_34\(28),
      I5 => \DOA[0]_32\(28),
      O => \out_reg[31]\(28)
    );
\out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(29),
      I4 => \DOA[2]_34\(29),
      I5 => \DOA[0]_32\(29),
      O => \out_reg[31]\(29)
    );
\out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(2),
      I4 => \DOA[2]_34\(2),
      I5 => \DOA[0]_32\(2),
      O => \out_reg[31]\(2)
    );
\out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(30),
      I4 => \DOA[2]_34\(30),
      I5 => \DOA[0]_32\(30),
      O => \out_reg[31]\(30)
    );
\out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(31),
      I4 => \DOA[2]_34\(31),
      I5 => \DOA[0]_32\(31),
      O => \out_reg[31]\(31)
    );
\out[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bramid(5),
      I1 => bramid(4),
      I2 => bramid(3),
      I3 => bramid(2),
      O => \out[31]_i_3_n_0\
    );
\out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(3),
      I4 => \DOA[2]_34\(3),
      I5 => \DOA[0]_32\(3),
      O => \out_reg[31]\(3)
    );
\out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(4),
      I4 => \DOA[2]_34\(4),
      I5 => \DOA[0]_32\(4),
      O => \out_reg[31]\(4)
    );
\out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(5),
      I4 => \DOA[2]_34\(5),
      I5 => \DOA[0]_32\(5),
      O => \out_reg[31]\(5)
    );
\out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(6),
      I4 => \DOA[2]_34\(6),
      I5 => \DOA[0]_32\(6),
      O => \out_reg[31]\(6)
    );
\out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(7),
      I4 => \DOA[2]_34\(7),
      I5 => \DOA[0]_32\(7),
      O => \out_reg[31]\(7)
    );
\out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(8),
      I4 => \DOA[2]_34\(8),
      I5 => \DOA[0]_32\(8),
      O => \out_reg[31]\(8)
    );
\out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \out[31]_i_3_n_0\,
      I1 => bramid(1),
      I2 => bramid(0),
      I3 => \DOA[1]_33\(9),
      I4 => \DOA[2]_34\(9),
      I5 => \DOA[0]_32\(9),
      O => \out_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS_sim is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dev_w : out STD_LOGIC;
    dev_waddr : out STD_LOGIC;
    dev_wdata : out STD_LOGIC;
    dev_r : out STD_LOGIC;
    clk : in STD_LOGIC;
    dev_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    en : in STD_LOGIC;
    rst : in STD_LOGIC;
    dev_rdyw : in STD_LOGIC;
    dev_rcv_eop : in STD_LOGIC;
    dev_rdyr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS_sim;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS_sim is
  signal DOA : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal bus_id_ctrl_mem_memread : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bus_id_ctrl_mem_memwrite : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal imem_n_0 : STD_LOGIC;
  signal imem_n_1 : STD_LOGIC;
  signal imem_n_2 : STD_LOGIC;
  signal lblw : STD_LOGIC;
  signal mMIPS_n_32 : STD_LOGIC;
  signal mMIPS_n_55 : STD_LOGIC;
  signal mMIPS_n_56 : STD_LOGIC;
  signal mMIPS_n_57 : STD_LOGIC;
  signal mMIPS_n_75 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_addr : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal ram_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rom_addr : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal rom_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \out\(31 downto 0) <= \^out\(31 downto 0);
dmem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
     port map (
      CLKA => clk,
      D(1) => mMIPS_n_75,
      D(0) => bus_id_ctrl_mem_memread(0),
      Q(1 downto 0) => bus_id_ctrl_mem_memwrite(1 downto 0),
      clk => clk,
      en => en,
      lblw => lblw,
      \out\(31 downto 0) => \^out\(31 downto 0),
      \out_reg[21]\(21 downto 0) => ram_addr(21 downto 0),
      \out_reg[31]\(23 downto 0) => DOA(31 downto 8),
      \out_reg[31]_0\ => mMIPS_n_32,
      ram_dout(7 downto 0) => ram_dout(7 downto 0)
    );
imem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
     port map (
      CLKA => clk,
      D(14 downto 0) => rom_addr(16 downto 2),
      \ENA_reg[0]_0\ => mMIPS_n_55,
      \ENA_reg[1]_0\ => mMIPS_n_56,
      \ENA_reg[2]_0\ => mMIPS_n_57,
      clk => clk,
      en => en,
      \genblk2[1].ram_block_reg\ => imem_n_0,
      \genblk2[1].ram_block_reg_0\ => imem_n_1,
      \genblk2[1].ram_block_reg_1\ => imem_n_2,
      \out_reg[31]\(31 downto 0) => rom_dout(31 downto 0)
    );
mMIPS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS
     port map (
      D(21 downto 0) => ram_addr(21 downto 0),
      \ENA_reg[0]\ => mMIPS_n_55,
      \ENA_reg[0]_0\ => imem_n_0,
      \ENA_reg[1]\ => mMIPS_n_56,
      \ENA_reg[1]_0\ => imem_n_1,
      \ENA_reg[2]\ => mMIPS_n_57,
      \ENA_reg[2]_0\ => imem_n_2,
      Q(1 downto 0) => bus_id_ctrl_mem_memwrite(1 downto 0),
      \addr_reg[16]\(23 downto 0) => DOA(31 downto 8),
      clk => clk,
      dev_din(31 downto 0) => dev_din(31 downto 0),
      dev_r => dev_r,
      dev_rcv_eop => dev_rcv_eop,
      dev_rdyr => dev_rdyr,
      dev_rdyw => dev_rdyw,
      dev_w => dev_w,
      dev_waddr => dev_waddr,
      dev_wdata => dev_wdata,
      en => en,
      lblw => lblw,
      \out_reg[16]\(14 downto 0) => rom_addr(16 downto 2),
      \out_reg[1]\(1) => mMIPS_n_75,
      \out_reg[1]\(0) => bus_id_ctrl_mem_memread(0),
      \r_reg[1]\ => mMIPS_n_32,
      ram_din(31 downto 0) => \^out\(31 downto 0),
      ram_dout(7 downto 0) => ram_dout(7 downto 0),
      rom_dout(31 downto 0) => rom_dout(31 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    rst : in STD_LOGIC;
    dev_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dev_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dev_r : out STD_LOGIC;
    dev_w : out STD_LOGIC;
    dev_rdyr : in STD_LOGIC;
    dev_rdyw : in STD_LOGIC;
    dev_wdata : out STD_LOGIC;
    dev_waddr : out STD_LOGIC;
    dev_send_eop : out STD_LOGIC;
    dev_rcv_eop : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_mMIPS_sim_0_0,mMIPS_sim,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mMIPS_sim,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \^dev_w\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH";
begin
  dev_send_eop <= \^dev_w\;
  dev_w <= \^dev_w\;
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mMIPS_sim
     port map (
      clk => clk,
      dev_din(31 downto 0) => dev_din(31 downto 0),
      dev_r => dev_r,
      dev_rcv_eop => dev_rcv_eop,
      dev_rdyr => dev_rdyr,
      dev_rdyw => dev_rdyw,
      dev_w => \^dev_w\,
      dev_waddr => dev_waddr,
      dev_wdata => dev_wdata,
      en => en,
      \out\(31 downto 0) => dev_dout(31 downto 0),
      rst => rst
    );
end STRUCTURE;
