
I2C_Mini_project_SCD40_EEPROM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a358  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800a418  0800a418  0000b418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a91c  0800a91c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a91c  0800a91c  0000b91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a924  0800a924  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a924  0800a924  0000b924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a928  0800a928  0000b928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a92c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  200001d4  0800ab00  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000090c  0800ab00  0000c90c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012eff  00000000  00000000  0000c1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee7  00000000  00000000  0001f0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  00021fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cc3  00000000  00000000  00023070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac72  00000000  00000000  00023d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000154ca  00000000  00000000  0003e9a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2a75  00000000  00000000  00053e6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f68e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ce0  00000000  00000000  000f6928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000fb608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800a3fc 	.word	0x0800a3fc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800a3fc 	.word	0x0800a3fc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fa17 	bl	800186c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f95b 	bl	8001704 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fa09 	bl	800186c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f9ff 	bl	800186c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f985 	bl	800178c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f97b 	bl	800178c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f002 fa26 	bl	8002954 <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f002 fa21 	bl	8002954 <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	d434      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051a:	469b      	mov	fp, r3
 800051c:	4653      	mov	r3, sl
 800051e:	465a      	mov	r2, fp
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83b      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e079      	b.n	800062a <__udivmoddi4+0x146>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e076      	b.n	8000630 <__udivmoddi4+0x14c>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e029      	b.n	80005b0 <__udivmoddi4+0xcc>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	469b      	mov	fp, r3
 8000588:	2320      	movs	r3, #32
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	4652      	mov	r2, sl
 800058e:	40da      	lsrs	r2, r3
 8000590:	4641      	mov	r1, r8
 8000592:	0013      	movs	r3, r2
 8000594:	464a      	mov	r2, r9
 8000596:	408a      	lsls	r2, r1
 8000598:	0017      	movs	r7, r2
 800059a:	4642      	mov	r2, r8
 800059c:	431f      	orrs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d9c3      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	9200      	str	r2, [sp, #0]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	4643      	mov	r3, r8
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0d8      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b6:	07fb      	lsls	r3, r7, #31
 80005b8:	0872      	lsrs	r2, r6, #1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4646      	mov	r6, r8
 80005be:	087b      	lsrs	r3, r7, #1
 80005c0:	e00e      	b.n	80005e0 <__udivmoddi4+0xfc>
 80005c2:	42ab      	cmp	r3, r5
 80005c4:	d101      	bne.n	80005ca <__udivmoddi4+0xe6>
 80005c6:	42a2      	cmp	r2, r4
 80005c8:	d80c      	bhi.n	80005e4 <__udivmoddi4+0x100>
 80005ca:	1aa4      	subs	r4, r4, r2
 80005cc:	419d      	sbcs	r5, r3
 80005ce:	2001      	movs	r0, #1
 80005d0:	1924      	adds	r4, r4, r4
 80005d2:	416d      	adcs	r5, r5
 80005d4:	2100      	movs	r1, #0
 80005d6:	3e01      	subs	r6, #1
 80005d8:	1824      	adds	r4, r4, r0
 80005da:	414d      	adcs	r5, r1
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d006      	beq.n	80005ee <__udivmoddi4+0x10a>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d9ee      	bls.n	80005c2 <__udivmoddi4+0xde>
 80005e4:	3e01      	subs	r6, #1
 80005e6:	1924      	adds	r4, r4, r4
 80005e8:	416d      	adcs	r5, r5
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1f8      	bne.n	80005e0 <__udivmoddi4+0xfc>
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	465b      	mov	r3, fp
 80005f4:	1900      	adds	r0, r0, r4
 80005f6:	4169      	adcs	r1, r5
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db24      	blt.n	8000646 <__udivmoddi4+0x162>
 80005fc:	002b      	movs	r3, r5
 80005fe:	465a      	mov	r2, fp
 8000600:	4644      	mov	r4, r8
 8000602:	40d3      	lsrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	db2a      	blt.n	8000668 <__udivmoddi4+0x184>
 8000612:	0026      	movs	r6, r4
 8000614:	409e      	lsls	r6, r3
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4647      	mov	r7, r8
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e79e      	b.n	8000568 <__udivmoddi4+0x84>
 800062a:	42a3      	cmp	r3, r4
 800062c:	d8bc      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 800062e:	e782      	b.n	8000536 <__udivmoddi4+0x52>
 8000630:	4642      	mov	r2, r8
 8000632:	2320      	movs	r3, #32
 8000634:	2100      	movs	r1, #0
 8000636:	1a9b      	subs	r3, r3, r2
 8000638:	2200      	movs	r2, #0
 800063a:	9100      	str	r1, [sp, #0]
 800063c:	9201      	str	r2, [sp, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	40da      	lsrs	r2, r3
 8000642:	9201      	str	r2, [sp, #4]
 8000644:	e785      	b.n	8000552 <__udivmoddi4+0x6e>
 8000646:	4642      	mov	r2, r8
 8000648:	2320      	movs	r3, #32
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	002a      	movs	r2, r5
 800064e:	4646      	mov	r6, r8
 8000650:	409a      	lsls	r2, r3
 8000652:	0023      	movs	r3, r4
 8000654:	40f3      	lsrs	r3, r6
 8000656:	4644      	mov	r4, r8
 8000658:	4313      	orrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	dad4      	bge.n	8000612 <__udivmoddi4+0x12e>
 8000668:	4642      	mov	r2, r8
 800066a:	002f      	movs	r7, r5
 800066c:	2320      	movs	r3, #32
 800066e:	0026      	movs	r6, r4
 8000670:	4097      	lsls	r7, r2
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	003b      	movs	r3, r7
 8000678:	4333      	orrs	r3, r6
 800067a:	e7cd      	b.n	8000618 <__udivmoddi4+0x134>

0800067c <__aeabi_fdiv>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	4646      	mov	r6, r8
 8000680:	464f      	mov	r7, r9
 8000682:	46d6      	mov	lr, sl
 8000684:	0245      	lsls	r5, r0, #9
 8000686:	b5c0      	push	{r6, r7, lr}
 8000688:	0fc3      	lsrs	r3, r0, #31
 800068a:	0047      	lsls	r7, r0, #1
 800068c:	4698      	mov	r8, r3
 800068e:	1c0e      	adds	r6, r1, #0
 8000690:	0a6d      	lsrs	r5, r5, #9
 8000692:	0e3f      	lsrs	r7, r7, #24
 8000694:	d05b      	beq.n	800074e <__aeabi_fdiv+0xd2>
 8000696:	2fff      	cmp	r7, #255	@ 0xff
 8000698:	d021      	beq.n	80006de <__aeabi_fdiv+0x62>
 800069a:	2380      	movs	r3, #128	@ 0x80
 800069c:	00ed      	lsls	r5, r5, #3
 800069e:	04db      	lsls	r3, r3, #19
 80006a0:	431d      	orrs	r5, r3
 80006a2:	2300      	movs	r3, #0
 80006a4:	4699      	mov	r9, r3
 80006a6:	469a      	mov	sl, r3
 80006a8:	3f7f      	subs	r7, #127	@ 0x7f
 80006aa:	0274      	lsls	r4, r6, #9
 80006ac:	0073      	lsls	r3, r6, #1
 80006ae:	0a64      	lsrs	r4, r4, #9
 80006b0:	0e1b      	lsrs	r3, r3, #24
 80006b2:	0ff6      	lsrs	r6, r6, #31
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d020      	beq.n	80006fa <__aeabi_fdiv+0x7e>
 80006b8:	2bff      	cmp	r3, #255	@ 0xff
 80006ba:	d043      	beq.n	8000744 <__aeabi_fdiv+0xc8>
 80006bc:	2280      	movs	r2, #128	@ 0x80
 80006be:	2000      	movs	r0, #0
 80006c0:	00e4      	lsls	r4, r4, #3
 80006c2:	04d2      	lsls	r2, r2, #19
 80006c4:	4314      	orrs	r4, r2
 80006c6:	3b7f      	subs	r3, #127	@ 0x7f
 80006c8:	4642      	mov	r2, r8
 80006ca:	1aff      	subs	r7, r7, r3
 80006cc:	464b      	mov	r3, r9
 80006ce:	4072      	eors	r2, r6
 80006d0:	2b0f      	cmp	r3, #15
 80006d2:	d900      	bls.n	80006d6 <__aeabi_fdiv+0x5a>
 80006d4:	e09d      	b.n	8000812 <__aeabi_fdiv+0x196>
 80006d6:	4971      	ldr	r1, [pc, #452]	@ (800089c <__aeabi_fdiv+0x220>)
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	58cb      	ldr	r3, [r1, r3]
 80006dc:	469f      	mov	pc, r3
 80006de:	2d00      	cmp	r5, #0
 80006e0:	d15a      	bne.n	8000798 <__aeabi_fdiv+0x11c>
 80006e2:	2308      	movs	r3, #8
 80006e4:	4699      	mov	r9, r3
 80006e6:	3b06      	subs	r3, #6
 80006e8:	0274      	lsls	r4, r6, #9
 80006ea:	469a      	mov	sl, r3
 80006ec:	0073      	lsls	r3, r6, #1
 80006ee:	27ff      	movs	r7, #255	@ 0xff
 80006f0:	0a64      	lsrs	r4, r4, #9
 80006f2:	0e1b      	lsrs	r3, r3, #24
 80006f4:	0ff6      	lsrs	r6, r6, #31
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d1de      	bne.n	80006b8 <__aeabi_fdiv+0x3c>
 80006fa:	2c00      	cmp	r4, #0
 80006fc:	d13b      	bne.n	8000776 <__aeabi_fdiv+0xfa>
 80006fe:	2301      	movs	r3, #1
 8000700:	4642      	mov	r2, r8
 8000702:	4649      	mov	r1, r9
 8000704:	4072      	eors	r2, r6
 8000706:	4319      	orrs	r1, r3
 8000708:	290e      	cmp	r1, #14
 800070a:	d818      	bhi.n	800073e <__aeabi_fdiv+0xc2>
 800070c:	4864      	ldr	r0, [pc, #400]	@ (80008a0 <__aeabi_fdiv+0x224>)
 800070e:	0089      	lsls	r1, r1, #2
 8000710:	5841      	ldr	r1, [r0, r1]
 8000712:	468f      	mov	pc, r1
 8000714:	4653      	mov	r3, sl
 8000716:	2b02      	cmp	r3, #2
 8000718:	d100      	bne.n	800071c <__aeabi_fdiv+0xa0>
 800071a:	e0b8      	b.n	800088e <__aeabi_fdiv+0x212>
 800071c:	2b03      	cmp	r3, #3
 800071e:	d06e      	beq.n	80007fe <__aeabi_fdiv+0x182>
 8000720:	4642      	mov	r2, r8
 8000722:	002c      	movs	r4, r5
 8000724:	2b01      	cmp	r3, #1
 8000726:	d140      	bne.n	80007aa <__aeabi_fdiv+0x12e>
 8000728:	2000      	movs	r0, #0
 800072a:	2400      	movs	r4, #0
 800072c:	05c0      	lsls	r0, r0, #23
 800072e:	4320      	orrs	r0, r4
 8000730:	07d2      	lsls	r2, r2, #31
 8000732:	4310      	orrs	r0, r2
 8000734:	bce0      	pop	{r5, r6, r7}
 8000736:	46ba      	mov	sl, r7
 8000738:	46b1      	mov	r9, r6
 800073a:	46a8      	mov	r8, r5
 800073c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800073e:	20ff      	movs	r0, #255	@ 0xff
 8000740:	2400      	movs	r4, #0
 8000742:	e7f3      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000744:	2c00      	cmp	r4, #0
 8000746:	d120      	bne.n	800078a <__aeabi_fdiv+0x10e>
 8000748:	2302      	movs	r3, #2
 800074a:	3fff      	subs	r7, #255	@ 0xff
 800074c:	e7d8      	b.n	8000700 <__aeabi_fdiv+0x84>
 800074e:	2d00      	cmp	r5, #0
 8000750:	d105      	bne.n	800075e <__aeabi_fdiv+0xe2>
 8000752:	2304      	movs	r3, #4
 8000754:	4699      	mov	r9, r3
 8000756:	3b03      	subs	r3, #3
 8000758:	2700      	movs	r7, #0
 800075a:	469a      	mov	sl, r3
 800075c:	e7a5      	b.n	80006aa <__aeabi_fdiv+0x2e>
 800075e:	0028      	movs	r0, r5
 8000760:	f002 f8da 	bl	8002918 <__clzsi2>
 8000764:	2776      	movs	r7, #118	@ 0x76
 8000766:	1f43      	subs	r3, r0, #5
 8000768:	409d      	lsls	r5, r3
 800076a:	2300      	movs	r3, #0
 800076c:	427f      	negs	r7, r7
 800076e:	4699      	mov	r9, r3
 8000770:	469a      	mov	sl, r3
 8000772:	1a3f      	subs	r7, r7, r0
 8000774:	e799      	b.n	80006aa <__aeabi_fdiv+0x2e>
 8000776:	0020      	movs	r0, r4
 8000778:	f002 f8ce 	bl	8002918 <__clzsi2>
 800077c:	1f43      	subs	r3, r0, #5
 800077e:	409c      	lsls	r4, r3
 8000780:	2376      	movs	r3, #118	@ 0x76
 8000782:	425b      	negs	r3, r3
 8000784:	1a1b      	subs	r3, r3, r0
 8000786:	2000      	movs	r0, #0
 8000788:	e79e      	b.n	80006c8 <__aeabi_fdiv+0x4c>
 800078a:	2303      	movs	r3, #3
 800078c:	464a      	mov	r2, r9
 800078e:	431a      	orrs	r2, r3
 8000790:	4691      	mov	r9, r2
 8000792:	2003      	movs	r0, #3
 8000794:	33fc      	adds	r3, #252	@ 0xfc
 8000796:	e797      	b.n	80006c8 <__aeabi_fdiv+0x4c>
 8000798:	230c      	movs	r3, #12
 800079a:	4699      	mov	r9, r3
 800079c:	3b09      	subs	r3, #9
 800079e:	27ff      	movs	r7, #255	@ 0xff
 80007a0:	469a      	mov	sl, r3
 80007a2:	e782      	b.n	80006aa <__aeabi_fdiv+0x2e>
 80007a4:	2803      	cmp	r0, #3
 80007a6:	d02c      	beq.n	8000802 <__aeabi_fdiv+0x186>
 80007a8:	0032      	movs	r2, r6
 80007aa:	0038      	movs	r0, r7
 80007ac:	307f      	adds	r0, #127	@ 0x7f
 80007ae:	2800      	cmp	r0, #0
 80007b0:	dd47      	ble.n	8000842 <__aeabi_fdiv+0x1c6>
 80007b2:	0763      	lsls	r3, r4, #29
 80007b4:	d004      	beq.n	80007c0 <__aeabi_fdiv+0x144>
 80007b6:	230f      	movs	r3, #15
 80007b8:	4023      	ands	r3, r4
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	d000      	beq.n	80007c0 <__aeabi_fdiv+0x144>
 80007be:	3404      	adds	r4, #4
 80007c0:	0123      	lsls	r3, r4, #4
 80007c2:	d503      	bpl.n	80007cc <__aeabi_fdiv+0x150>
 80007c4:	0038      	movs	r0, r7
 80007c6:	4b37      	ldr	r3, [pc, #220]	@ (80008a4 <__aeabi_fdiv+0x228>)
 80007c8:	3080      	adds	r0, #128	@ 0x80
 80007ca:	401c      	ands	r4, r3
 80007cc:	28fe      	cmp	r0, #254	@ 0xfe
 80007ce:	dcb6      	bgt.n	800073e <__aeabi_fdiv+0xc2>
 80007d0:	01a4      	lsls	r4, r4, #6
 80007d2:	0a64      	lsrs	r4, r4, #9
 80007d4:	b2c0      	uxtb	r0, r0
 80007d6:	e7a9      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007d8:	2480      	movs	r4, #128	@ 0x80
 80007da:	2200      	movs	r2, #0
 80007dc:	20ff      	movs	r0, #255	@ 0xff
 80007de:	03e4      	lsls	r4, r4, #15
 80007e0:	e7a4      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007e2:	2380      	movs	r3, #128	@ 0x80
 80007e4:	03db      	lsls	r3, r3, #15
 80007e6:	421d      	tst	r5, r3
 80007e8:	d001      	beq.n	80007ee <__aeabi_fdiv+0x172>
 80007ea:	421c      	tst	r4, r3
 80007ec:	d00b      	beq.n	8000806 <__aeabi_fdiv+0x18a>
 80007ee:	2480      	movs	r4, #128	@ 0x80
 80007f0:	03e4      	lsls	r4, r4, #15
 80007f2:	432c      	orrs	r4, r5
 80007f4:	0264      	lsls	r4, r4, #9
 80007f6:	4642      	mov	r2, r8
 80007f8:	20ff      	movs	r0, #255	@ 0xff
 80007fa:	0a64      	lsrs	r4, r4, #9
 80007fc:	e796      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007fe:	4646      	mov	r6, r8
 8000800:	002c      	movs	r4, r5
 8000802:	2380      	movs	r3, #128	@ 0x80
 8000804:	03db      	lsls	r3, r3, #15
 8000806:	431c      	orrs	r4, r3
 8000808:	0264      	lsls	r4, r4, #9
 800080a:	0032      	movs	r2, r6
 800080c:	20ff      	movs	r0, #255	@ 0xff
 800080e:	0a64      	lsrs	r4, r4, #9
 8000810:	e78c      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000812:	016d      	lsls	r5, r5, #5
 8000814:	0160      	lsls	r0, r4, #5
 8000816:	4285      	cmp	r5, r0
 8000818:	d22d      	bcs.n	8000876 <__aeabi_fdiv+0x1fa>
 800081a:	231b      	movs	r3, #27
 800081c:	2400      	movs	r4, #0
 800081e:	3f01      	subs	r7, #1
 8000820:	2601      	movs	r6, #1
 8000822:	0029      	movs	r1, r5
 8000824:	0064      	lsls	r4, r4, #1
 8000826:	006d      	lsls	r5, r5, #1
 8000828:	2900      	cmp	r1, #0
 800082a:	db01      	blt.n	8000830 <__aeabi_fdiv+0x1b4>
 800082c:	4285      	cmp	r5, r0
 800082e:	d301      	bcc.n	8000834 <__aeabi_fdiv+0x1b8>
 8000830:	1a2d      	subs	r5, r5, r0
 8000832:	4334      	orrs	r4, r6
 8000834:	3b01      	subs	r3, #1
 8000836:	2b00      	cmp	r3, #0
 8000838:	d1f3      	bne.n	8000822 <__aeabi_fdiv+0x1a6>
 800083a:	1e6b      	subs	r3, r5, #1
 800083c:	419d      	sbcs	r5, r3
 800083e:	432c      	orrs	r4, r5
 8000840:	e7b3      	b.n	80007aa <__aeabi_fdiv+0x12e>
 8000842:	2301      	movs	r3, #1
 8000844:	1a1b      	subs	r3, r3, r0
 8000846:	2b1b      	cmp	r3, #27
 8000848:	dd00      	ble.n	800084c <__aeabi_fdiv+0x1d0>
 800084a:	e76d      	b.n	8000728 <__aeabi_fdiv+0xac>
 800084c:	0021      	movs	r1, r4
 800084e:	379e      	adds	r7, #158	@ 0x9e
 8000850:	40d9      	lsrs	r1, r3
 8000852:	40bc      	lsls	r4, r7
 8000854:	000b      	movs	r3, r1
 8000856:	1e61      	subs	r1, r4, #1
 8000858:	418c      	sbcs	r4, r1
 800085a:	4323      	orrs	r3, r4
 800085c:	0759      	lsls	r1, r3, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fdiv+0x1ee>
 8000860:	210f      	movs	r1, #15
 8000862:	4019      	ands	r1, r3
 8000864:	2904      	cmp	r1, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fdiv+0x1ee>
 8000868:	3304      	adds	r3, #4
 800086a:	0159      	lsls	r1, r3, #5
 800086c:	d413      	bmi.n	8000896 <__aeabi_fdiv+0x21a>
 800086e:	019b      	lsls	r3, r3, #6
 8000870:	2000      	movs	r0, #0
 8000872:	0a5c      	lsrs	r4, r3, #9
 8000874:	e75a      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000876:	231a      	movs	r3, #26
 8000878:	2401      	movs	r4, #1
 800087a:	1a2d      	subs	r5, r5, r0
 800087c:	e7d0      	b.n	8000820 <__aeabi_fdiv+0x1a4>
 800087e:	1e98      	subs	r0, r3, #2
 8000880:	4243      	negs	r3, r0
 8000882:	4158      	adcs	r0, r3
 8000884:	4240      	negs	r0, r0
 8000886:	0032      	movs	r2, r6
 8000888:	2400      	movs	r4, #0
 800088a:	b2c0      	uxtb	r0, r0
 800088c:	e74e      	b.n	800072c <__aeabi_fdiv+0xb0>
 800088e:	4642      	mov	r2, r8
 8000890:	20ff      	movs	r0, #255	@ 0xff
 8000892:	2400      	movs	r4, #0
 8000894:	e74a      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000896:	2001      	movs	r0, #1
 8000898:	2400      	movs	r4, #0
 800089a:	e747      	b.n	800072c <__aeabi_fdiv+0xb0>
 800089c:	0800a464 	.word	0x0800a464
 80008a0:	0800a4a4 	.word	0x0800a4a4
 80008a4:	f7ffffff 	.word	0xf7ffffff

080008a8 <__aeabi_i2f>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	2800      	cmp	r0, #0
 80008ac:	d012      	beq.n	80008d4 <__aeabi_i2f+0x2c>
 80008ae:	17c3      	asrs	r3, r0, #31
 80008b0:	18c5      	adds	r5, r0, r3
 80008b2:	405d      	eors	r5, r3
 80008b4:	0fc4      	lsrs	r4, r0, #31
 80008b6:	0028      	movs	r0, r5
 80008b8:	f002 f82e 	bl	8002918 <__clzsi2>
 80008bc:	239e      	movs	r3, #158	@ 0x9e
 80008be:	1a1b      	subs	r3, r3, r0
 80008c0:	2b96      	cmp	r3, #150	@ 0x96
 80008c2:	dc0f      	bgt.n	80008e4 <__aeabi_i2f+0x3c>
 80008c4:	2808      	cmp	r0, #8
 80008c6:	d038      	beq.n	800093a <__aeabi_i2f+0x92>
 80008c8:	3808      	subs	r0, #8
 80008ca:	4085      	lsls	r5, r0
 80008cc:	026d      	lsls	r5, r5, #9
 80008ce:	0a6d      	lsrs	r5, r5, #9
 80008d0:	b2d8      	uxtb	r0, r3
 80008d2:	e002      	b.n	80008da <__aeabi_i2f+0x32>
 80008d4:	2400      	movs	r4, #0
 80008d6:	2000      	movs	r0, #0
 80008d8:	2500      	movs	r5, #0
 80008da:	05c0      	lsls	r0, r0, #23
 80008dc:	4328      	orrs	r0, r5
 80008de:	07e4      	lsls	r4, r4, #31
 80008e0:	4320      	orrs	r0, r4
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	2b99      	cmp	r3, #153	@ 0x99
 80008e6:	dc14      	bgt.n	8000912 <__aeabi_i2f+0x6a>
 80008e8:	1f42      	subs	r2, r0, #5
 80008ea:	4095      	lsls	r5, r2
 80008ec:	002a      	movs	r2, r5
 80008ee:	4915      	ldr	r1, [pc, #84]	@ (8000944 <__aeabi_i2f+0x9c>)
 80008f0:	4011      	ands	r1, r2
 80008f2:	0755      	lsls	r5, r2, #29
 80008f4:	d01c      	beq.n	8000930 <__aeabi_i2f+0x88>
 80008f6:	250f      	movs	r5, #15
 80008f8:	402a      	ands	r2, r5
 80008fa:	2a04      	cmp	r2, #4
 80008fc:	d018      	beq.n	8000930 <__aeabi_i2f+0x88>
 80008fe:	3104      	adds	r1, #4
 8000900:	08ca      	lsrs	r2, r1, #3
 8000902:	0149      	lsls	r1, r1, #5
 8000904:	d515      	bpl.n	8000932 <__aeabi_i2f+0x8a>
 8000906:	239f      	movs	r3, #159	@ 0x9f
 8000908:	0252      	lsls	r2, r2, #9
 800090a:	1a18      	subs	r0, r3, r0
 800090c:	0a55      	lsrs	r5, r2, #9
 800090e:	b2c0      	uxtb	r0, r0
 8000910:	e7e3      	b.n	80008da <__aeabi_i2f+0x32>
 8000912:	2205      	movs	r2, #5
 8000914:	0029      	movs	r1, r5
 8000916:	1a12      	subs	r2, r2, r0
 8000918:	40d1      	lsrs	r1, r2
 800091a:	0002      	movs	r2, r0
 800091c:	321b      	adds	r2, #27
 800091e:	4095      	lsls	r5, r2
 8000920:	002a      	movs	r2, r5
 8000922:	1e55      	subs	r5, r2, #1
 8000924:	41aa      	sbcs	r2, r5
 8000926:	430a      	orrs	r2, r1
 8000928:	4906      	ldr	r1, [pc, #24]	@ (8000944 <__aeabi_i2f+0x9c>)
 800092a:	4011      	ands	r1, r2
 800092c:	0755      	lsls	r5, r2, #29
 800092e:	d1e2      	bne.n	80008f6 <__aeabi_i2f+0x4e>
 8000930:	08ca      	lsrs	r2, r1, #3
 8000932:	0252      	lsls	r2, r2, #9
 8000934:	0a55      	lsrs	r5, r2, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e7cf      	b.n	80008da <__aeabi_i2f+0x32>
 800093a:	026d      	lsls	r5, r5, #9
 800093c:	0a6d      	lsrs	r5, r5, #9
 800093e:	308e      	adds	r0, #142	@ 0x8e
 8000940:	e7cb      	b.n	80008da <__aeabi_i2f+0x32>
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	fbffffff 	.word	0xfbffffff

08000948 <__aeabi_dadd>:
 8000948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094a:	464f      	mov	r7, r9
 800094c:	4646      	mov	r6, r8
 800094e:	46d6      	mov	lr, sl
 8000950:	b5c0      	push	{r6, r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	9000      	str	r0, [sp, #0]
 8000956:	9101      	str	r1, [sp, #4]
 8000958:	030e      	lsls	r6, r1, #12
 800095a:	004c      	lsls	r4, r1, #1
 800095c:	0fcd      	lsrs	r5, r1, #31
 800095e:	0a71      	lsrs	r1, r6, #9
 8000960:	9e00      	ldr	r6, [sp, #0]
 8000962:	005f      	lsls	r7, r3, #1
 8000964:	0f76      	lsrs	r6, r6, #29
 8000966:	430e      	orrs	r6, r1
 8000968:	9900      	ldr	r1, [sp, #0]
 800096a:	9200      	str	r2, [sp, #0]
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	00c9      	lsls	r1, r1, #3
 8000970:	4689      	mov	r9, r1
 8000972:	0319      	lsls	r1, r3, #12
 8000974:	0d7b      	lsrs	r3, r7, #21
 8000976:	4698      	mov	r8, r3
 8000978:	9b01      	ldr	r3, [sp, #4]
 800097a:	0a49      	lsrs	r1, r1, #9
 800097c:	0fdb      	lsrs	r3, r3, #31
 800097e:	469c      	mov	ip, r3
 8000980:	9b00      	ldr	r3, [sp, #0]
 8000982:	9a00      	ldr	r2, [sp, #0]
 8000984:	0f5b      	lsrs	r3, r3, #29
 8000986:	430b      	orrs	r3, r1
 8000988:	4641      	mov	r1, r8
 800098a:	0d64      	lsrs	r4, r4, #21
 800098c:	00d2      	lsls	r2, r2, #3
 800098e:	1a61      	subs	r1, r4, r1
 8000990:	4565      	cmp	r5, ip
 8000992:	d100      	bne.n	8000996 <__aeabi_dadd+0x4e>
 8000994:	e0a6      	b.n	8000ae4 <__aeabi_dadd+0x19c>
 8000996:	2900      	cmp	r1, #0
 8000998:	dd72      	ble.n	8000a80 <__aeabi_dadd+0x138>
 800099a:	4647      	mov	r7, r8
 800099c:	2f00      	cmp	r7, #0
 800099e:	d100      	bne.n	80009a2 <__aeabi_dadd+0x5a>
 80009a0:	e0dd      	b.n	8000b5e <__aeabi_dadd+0x216>
 80009a2:	4fcc      	ldr	r7, [pc, #816]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 80009a4:	42bc      	cmp	r4, r7
 80009a6:	d100      	bne.n	80009aa <__aeabi_dadd+0x62>
 80009a8:	e19a      	b.n	8000ce0 <__aeabi_dadd+0x398>
 80009aa:	2701      	movs	r7, #1
 80009ac:	2938      	cmp	r1, #56	@ 0x38
 80009ae:	dc17      	bgt.n	80009e0 <__aeabi_dadd+0x98>
 80009b0:	2780      	movs	r7, #128	@ 0x80
 80009b2:	043f      	lsls	r7, r7, #16
 80009b4:	433b      	orrs	r3, r7
 80009b6:	291f      	cmp	r1, #31
 80009b8:	dd00      	ble.n	80009bc <__aeabi_dadd+0x74>
 80009ba:	e1dd      	b.n	8000d78 <__aeabi_dadd+0x430>
 80009bc:	2720      	movs	r7, #32
 80009be:	1a78      	subs	r0, r7, r1
 80009c0:	001f      	movs	r7, r3
 80009c2:	4087      	lsls	r7, r0
 80009c4:	46ba      	mov	sl, r7
 80009c6:	0017      	movs	r7, r2
 80009c8:	40cf      	lsrs	r7, r1
 80009ca:	4684      	mov	ip, r0
 80009cc:	0038      	movs	r0, r7
 80009ce:	4657      	mov	r7, sl
 80009d0:	4307      	orrs	r7, r0
 80009d2:	4660      	mov	r0, ip
 80009d4:	4082      	lsls	r2, r0
 80009d6:	40cb      	lsrs	r3, r1
 80009d8:	1e50      	subs	r0, r2, #1
 80009da:	4182      	sbcs	r2, r0
 80009dc:	1af6      	subs	r6, r6, r3
 80009de:	4317      	orrs	r7, r2
 80009e0:	464b      	mov	r3, r9
 80009e2:	1bdf      	subs	r7, r3, r7
 80009e4:	45b9      	cmp	r9, r7
 80009e6:	4180      	sbcs	r0, r0
 80009e8:	4240      	negs	r0, r0
 80009ea:	1a36      	subs	r6, r6, r0
 80009ec:	0233      	lsls	r3, r6, #8
 80009ee:	d400      	bmi.n	80009f2 <__aeabi_dadd+0xaa>
 80009f0:	e0ff      	b.n	8000bf2 <__aeabi_dadd+0x2aa>
 80009f2:	0276      	lsls	r6, r6, #9
 80009f4:	0a76      	lsrs	r6, r6, #9
 80009f6:	2e00      	cmp	r6, #0
 80009f8:	d100      	bne.n	80009fc <__aeabi_dadd+0xb4>
 80009fa:	e13c      	b.n	8000c76 <__aeabi_dadd+0x32e>
 80009fc:	0030      	movs	r0, r6
 80009fe:	f001 ff8b 	bl	8002918 <__clzsi2>
 8000a02:	0003      	movs	r3, r0
 8000a04:	3b08      	subs	r3, #8
 8000a06:	2120      	movs	r1, #32
 8000a08:	0038      	movs	r0, r7
 8000a0a:	1aca      	subs	r2, r1, r3
 8000a0c:	40d0      	lsrs	r0, r2
 8000a0e:	409e      	lsls	r6, r3
 8000a10:	0002      	movs	r2, r0
 8000a12:	409f      	lsls	r7, r3
 8000a14:	4332      	orrs	r2, r6
 8000a16:	429c      	cmp	r4, r3
 8000a18:	dd00      	ble.n	8000a1c <__aeabi_dadd+0xd4>
 8000a1a:	e1a6      	b.n	8000d6a <__aeabi_dadd+0x422>
 8000a1c:	1b18      	subs	r0, r3, r4
 8000a1e:	3001      	adds	r0, #1
 8000a20:	1a09      	subs	r1, r1, r0
 8000a22:	003e      	movs	r6, r7
 8000a24:	408f      	lsls	r7, r1
 8000a26:	40c6      	lsrs	r6, r0
 8000a28:	1e7b      	subs	r3, r7, #1
 8000a2a:	419f      	sbcs	r7, r3
 8000a2c:	0013      	movs	r3, r2
 8000a2e:	408b      	lsls	r3, r1
 8000a30:	4337      	orrs	r7, r6
 8000a32:	431f      	orrs	r7, r3
 8000a34:	40c2      	lsrs	r2, r0
 8000a36:	003b      	movs	r3, r7
 8000a38:	0016      	movs	r6, r2
 8000a3a:	2400      	movs	r4, #0
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0xfa>
 8000a40:	e1df      	b.n	8000e02 <__aeabi_dadd+0x4ba>
 8000a42:	077b      	lsls	r3, r7, #29
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x100>
 8000a46:	e332      	b.n	80010ae <__aeabi_dadd+0x766>
 8000a48:	230f      	movs	r3, #15
 8000a4a:	003a      	movs	r2, r7
 8000a4c:	403b      	ands	r3, r7
 8000a4e:	2b04      	cmp	r3, #4
 8000a50:	d004      	beq.n	8000a5c <__aeabi_dadd+0x114>
 8000a52:	1d3a      	adds	r2, r7, #4
 8000a54:	42ba      	cmp	r2, r7
 8000a56:	41bf      	sbcs	r7, r7
 8000a58:	427f      	negs	r7, r7
 8000a5a:	19f6      	adds	r6, r6, r7
 8000a5c:	0233      	lsls	r3, r6, #8
 8000a5e:	d400      	bmi.n	8000a62 <__aeabi_dadd+0x11a>
 8000a60:	e323      	b.n	80010aa <__aeabi_dadd+0x762>
 8000a62:	4b9c      	ldr	r3, [pc, #624]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000a64:	3401      	adds	r4, #1
 8000a66:	429c      	cmp	r4, r3
 8000a68:	d100      	bne.n	8000a6c <__aeabi_dadd+0x124>
 8000a6a:	e0b4      	b.n	8000bd6 <__aeabi_dadd+0x28e>
 8000a6c:	4b9a      	ldr	r3, [pc, #616]	@ (8000cd8 <__aeabi_dadd+0x390>)
 8000a6e:	0564      	lsls	r4, r4, #21
 8000a70:	401e      	ands	r6, r3
 8000a72:	0d64      	lsrs	r4, r4, #21
 8000a74:	0777      	lsls	r7, r6, #29
 8000a76:	08d2      	lsrs	r2, r2, #3
 8000a78:	0276      	lsls	r6, r6, #9
 8000a7a:	4317      	orrs	r7, r2
 8000a7c:	0b36      	lsrs	r6, r6, #12
 8000a7e:	e0ac      	b.n	8000bda <__aeabi_dadd+0x292>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	d100      	bne.n	8000a86 <__aeabi_dadd+0x13e>
 8000a84:	e07e      	b.n	8000b84 <__aeabi_dadd+0x23c>
 8000a86:	4641      	mov	r1, r8
 8000a88:	1b09      	subs	r1, r1, r4
 8000a8a:	2c00      	cmp	r4, #0
 8000a8c:	d000      	beq.n	8000a90 <__aeabi_dadd+0x148>
 8000a8e:	e160      	b.n	8000d52 <__aeabi_dadd+0x40a>
 8000a90:	0034      	movs	r4, r6
 8000a92:	4648      	mov	r0, r9
 8000a94:	4304      	orrs	r4, r0
 8000a96:	d100      	bne.n	8000a9a <__aeabi_dadd+0x152>
 8000a98:	e1c9      	b.n	8000e2e <__aeabi_dadd+0x4e6>
 8000a9a:	1e4c      	subs	r4, r1, #1
 8000a9c:	2901      	cmp	r1, #1
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_dadd+0x15a>
 8000aa0:	e22e      	b.n	8000f00 <__aeabi_dadd+0x5b8>
 8000aa2:	4d8c      	ldr	r5, [pc, #560]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000aa4:	42a9      	cmp	r1, r5
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x162>
 8000aa8:	e224      	b.n	8000ef4 <__aeabi_dadd+0x5ac>
 8000aaa:	2701      	movs	r7, #1
 8000aac:	2c38      	cmp	r4, #56	@ 0x38
 8000aae:	dc11      	bgt.n	8000ad4 <__aeabi_dadd+0x18c>
 8000ab0:	0021      	movs	r1, r4
 8000ab2:	291f      	cmp	r1, #31
 8000ab4:	dd00      	ble.n	8000ab8 <__aeabi_dadd+0x170>
 8000ab6:	e20b      	b.n	8000ed0 <__aeabi_dadd+0x588>
 8000ab8:	2420      	movs	r4, #32
 8000aba:	0037      	movs	r7, r6
 8000abc:	4648      	mov	r0, r9
 8000abe:	1a64      	subs	r4, r4, r1
 8000ac0:	40a7      	lsls	r7, r4
 8000ac2:	40c8      	lsrs	r0, r1
 8000ac4:	4307      	orrs	r7, r0
 8000ac6:	4648      	mov	r0, r9
 8000ac8:	40a0      	lsls	r0, r4
 8000aca:	40ce      	lsrs	r6, r1
 8000acc:	1e44      	subs	r4, r0, #1
 8000ace:	41a0      	sbcs	r0, r4
 8000ad0:	1b9b      	subs	r3, r3, r6
 8000ad2:	4307      	orrs	r7, r0
 8000ad4:	1bd7      	subs	r7, r2, r7
 8000ad6:	42ba      	cmp	r2, r7
 8000ad8:	4192      	sbcs	r2, r2
 8000ada:	4252      	negs	r2, r2
 8000adc:	4665      	mov	r5, ip
 8000ade:	4644      	mov	r4, r8
 8000ae0:	1a9e      	subs	r6, r3, r2
 8000ae2:	e783      	b.n	80009ec <__aeabi_dadd+0xa4>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	dc00      	bgt.n	8000aea <__aeabi_dadd+0x1a2>
 8000ae8:	e09c      	b.n	8000c24 <__aeabi_dadd+0x2dc>
 8000aea:	4647      	mov	r7, r8
 8000aec:	2f00      	cmp	r7, #0
 8000aee:	d167      	bne.n	8000bc0 <__aeabi_dadd+0x278>
 8000af0:	001f      	movs	r7, r3
 8000af2:	4317      	orrs	r7, r2
 8000af4:	d100      	bne.n	8000af8 <__aeabi_dadd+0x1b0>
 8000af6:	e0e4      	b.n	8000cc2 <__aeabi_dadd+0x37a>
 8000af8:	1e48      	subs	r0, r1, #1
 8000afa:	2901      	cmp	r1, #1
 8000afc:	d100      	bne.n	8000b00 <__aeabi_dadd+0x1b8>
 8000afe:	e19b      	b.n	8000e38 <__aeabi_dadd+0x4f0>
 8000b00:	4f74      	ldr	r7, [pc, #464]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000b02:	42b9      	cmp	r1, r7
 8000b04:	d100      	bne.n	8000b08 <__aeabi_dadd+0x1c0>
 8000b06:	e0eb      	b.n	8000ce0 <__aeabi_dadd+0x398>
 8000b08:	2701      	movs	r7, #1
 8000b0a:	0001      	movs	r1, r0
 8000b0c:	2838      	cmp	r0, #56	@ 0x38
 8000b0e:	dc11      	bgt.n	8000b34 <__aeabi_dadd+0x1ec>
 8000b10:	291f      	cmp	r1, #31
 8000b12:	dd00      	ble.n	8000b16 <__aeabi_dadd+0x1ce>
 8000b14:	e1c7      	b.n	8000ea6 <__aeabi_dadd+0x55e>
 8000b16:	2720      	movs	r7, #32
 8000b18:	1a78      	subs	r0, r7, r1
 8000b1a:	001f      	movs	r7, r3
 8000b1c:	4684      	mov	ip, r0
 8000b1e:	4087      	lsls	r7, r0
 8000b20:	0010      	movs	r0, r2
 8000b22:	40c8      	lsrs	r0, r1
 8000b24:	4307      	orrs	r7, r0
 8000b26:	4660      	mov	r0, ip
 8000b28:	4082      	lsls	r2, r0
 8000b2a:	40cb      	lsrs	r3, r1
 8000b2c:	1e50      	subs	r0, r2, #1
 8000b2e:	4182      	sbcs	r2, r0
 8000b30:	18f6      	adds	r6, r6, r3
 8000b32:	4317      	orrs	r7, r2
 8000b34:	444f      	add	r7, r9
 8000b36:	454f      	cmp	r7, r9
 8000b38:	4180      	sbcs	r0, r0
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	1836      	adds	r6, r6, r0
 8000b3e:	0233      	lsls	r3, r6, #8
 8000b40:	d557      	bpl.n	8000bf2 <__aeabi_dadd+0x2aa>
 8000b42:	4b64      	ldr	r3, [pc, #400]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000b44:	3401      	adds	r4, #1
 8000b46:	429c      	cmp	r4, r3
 8000b48:	d045      	beq.n	8000bd6 <__aeabi_dadd+0x28e>
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	4b62      	ldr	r3, [pc, #392]	@ (8000cd8 <__aeabi_dadd+0x390>)
 8000b4e:	087a      	lsrs	r2, r7, #1
 8000b50:	401e      	ands	r6, r3
 8000b52:	4039      	ands	r1, r7
 8000b54:	430a      	orrs	r2, r1
 8000b56:	07f7      	lsls	r7, r6, #31
 8000b58:	4317      	orrs	r7, r2
 8000b5a:	0876      	lsrs	r6, r6, #1
 8000b5c:	e771      	b.n	8000a42 <__aeabi_dadd+0xfa>
 8000b5e:	001f      	movs	r7, r3
 8000b60:	4317      	orrs	r7, r2
 8000b62:	d100      	bne.n	8000b66 <__aeabi_dadd+0x21e>
 8000b64:	e0ad      	b.n	8000cc2 <__aeabi_dadd+0x37a>
 8000b66:	1e4f      	subs	r7, r1, #1
 8000b68:	46bc      	mov	ip, r7
 8000b6a:	2901      	cmp	r1, #1
 8000b6c:	d100      	bne.n	8000b70 <__aeabi_dadd+0x228>
 8000b6e:	e182      	b.n	8000e76 <__aeabi_dadd+0x52e>
 8000b70:	4f58      	ldr	r7, [pc, #352]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000b72:	42b9      	cmp	r1, r7
 8000b74:	d100      	bne.n	8000b78 <__aeabi_dadd+0x230>
 8000b76:	e190      	b.n	8000e9a <__aeabi_dadd+0x552>
 8000b78:	4661      	mov	r1, ip
 8000b7a:	2701      	movs	r7, #1
 8000b7c:	2938      	cmp	r1, #56	@ 0x38
 8000b7e:	dd00      	ble.n	8000b82 <__aeabi_dadd+0x23a>
 8000b80:	e72e      	b.n	80009e0 <__aeabi_dadd+0x98>
 8000b82:	e718      	b.n	80009b6 <__aeabi_dadd+0x6e>
 8000b84:	4f55      	ldr	r7, [pc, #340]	@ (8000cdc <__aeabi_dadd+0x394>)
 8000b86:	1c61      	adds	r1, r4, #1
 8000b88:	4239      	tst	r1, r7
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x246>
 8000b8c:	e0d0      	b.n	8000d30 <__aeabi_dadd+0x3e8>
 8000b8e:	0031      	movs	r1, r6
 8000b90:	4648      	mov	r0, r9
 8000b92:	001f      	movs	r7, r3
 8000b94:	4301      	orrs	r1, r0
 8000b96:	4317      	orrs	r7, r2
 8000b98:	2c00      	cmp	r4, #0
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x256>
 8000b9c:	e13d      	b.n	8000e1a <__aeabi_dadd+0x4d2>
 8000b9e:	2900      	cmp	r1, #0
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_dadd+0x25c>
 8000ba2:	e1bc      	b.n	8000f1e <__aeabi_dadd+0x5d6>
 8000ba4:	2f00      	cmp	r7, #0
 8000ba6:	d000      	beq.n	8000baa <__aeabi_dadd+0x262>
 8000ba8:	e1bf      	b.n	8000f2a <__aeabi_dadd+0x5e2>
 8000baa:	464b      	mov	r3, r9
 8000bac:	2100      	movs	r1, #0
 8000bae:	08d8      	lsrs	r0, r3, #3
 8000bb0:	0777      	lsls	r7, r6, #29
 8000bb2:	4307      	orrs	r7, r0
 8000bb4:	08f0      	lsrs	r0, r6, #3
 8000bb6:	0306      	lsls	r6, r0, #12
 8000bb8:	054c      	lsls	r4, r1, #21
 8000bba:	0b36      	lsrs	r6, r6, #12
 8000bbc:	0d64      	lsrs	r4, r4, #21
 8000bbe:	e00c      	b.n	8000bda <__aeabi_dadd+0x292>
 8000bc0:	4f44      	ldr	r7, [pc, #272]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000bc2:	42bc      	cmp	r4, r7
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x280>
 8000bc6:	e08b      	b.n	8000ce0 <__aeabi_dadd+0x398>
 8000bc8:	2701      	movs	r7, #1
 8000bca:	2938      	cmp	r1, #56	@ 0x38
 8000bcc:	dcb2      	bgt.n	8000b34 <__aeabi_dadd+0x1ec>
 8000bce:	2780      	movs	r7, #128	@ 0x80
 8000bd0:	043f      	lsls	r7, r7, #16
 8000bd2:	433b      	orrs	r3, r7
 8000bd4:	e79c      	b.n	8000b10 <__aeabi_dadd+0x1c8>
 8000bd6:	2600      	movs	r6, #0
 8000bd8:	2700      	movs	r7, #0
 8000bda:	0524      	lsls	r4, r4, #20
 8000bdc:	4334      	orrs	r4, r6
 8000bde:	07ed      	lsls	r5, r5, #31
 8000be0:	432c      	orrs	r4, r5
 8000be2:	0038      	movs	r0, r7
 8000be4:	0021      	movs	r1, r4
 8000be6:	b002      	add	sp, #8
 8000be8:	bce0      	pop	{r5, r6, r7}
 8000bea:	46ba      	mov	sl, r7
 8000bec:	46b1      	mov	r9, r6
 8000bee:	46a8      	mov	r8, r5
 8000bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bf2:	077b      	lsls	r3, r7, #29
 8000bf4:	d004      	beq.n	8000c00 <__aeabi_dadd+0x2b8>
 8000bf6:	230f      	movs	r3, #15
 8000bf8:	403b      	ands	r3, r7
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_dadd+0x2b8>
 8000bfe:	e728      	b.n	8000a52 <__aeabi_dadd+0x10a>
 8000c00:	08f8      	lsrs	r0, r7, #3
 8000c02:	4b34      	ldr	r3, [pc, #208]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000c04:	0777      	lsls	r7, r6, #29
 8000c06:	4307      	orrs	r7, r0
 8000c08:	08f0      	lsrs	r0, r6, #3
 8000c0a:	429c      	cmp	r4, r3
 8000c0c:	d000      	beq.n	8000c10 <__aeabi_dadd+0x2c8>
 8000c0e:	e24a      	b.n	80010a6 <__aeabi_dadd+0x75e>
 8000c10:	003b      	movs	r3, r7
 8000c12:	4303      	orrs	r3, r0
 8000c14:	d059      	beq.n	8000cca <__aeabi_dadd+0x382>
 8000c16:	2680      	movs	r6, #128	@ 0x80
 8000c18:	0336      	lsls	r6, r6, #12
 8000c1a:	4306      	orrs	r6, r0
 8000c1c:	0336      	lsls	r6, r6, #12
 8000c1e:	4c2d      	ldr	r4, [pc, #180]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000c20:	0b36      	lsrs	r6, r6, #12
 8000c22:	e7da      	b.n	8000bda <__aeabi_dadd+0x292>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	d061      	beq.n	8000cec <__aeabi_dadd+0x3a4>
 8000c28:	4641      	mov	r1, r8
 8000c2a:	1b09      	subs	r1, r1, r4
 8000c2c:	2c00      	cmp	r4, #0
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_dadd+0x2ea>
 8000c30:	e0b9      	b.n	8000da6 <__aeabi_dadd+0x45e>
 8000c32:	4c28      	ldr	r4, [pc, #160]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000c34:	45a0      	cmp	r8, r4
 8000c36:	d100      	bne.n	8000c3a <__aeabi_dadd+0x2f2>
 8000c38:	e1a5      	b.n	8000f86 <__aeabi_dadd+0x63e>
 8000c3a:	2701      	movs	r7, #1
 8000c3c:	2938      	cmp	r1, #56	@ 0x38
 8000c3e:	dc13      	bgt.n	8000c68 <__aeabi_dadd+0x320>
 8000c40:	2480      	movs	r4, #128	@ 0x80
 8000c42:	0424      	lsls	r4, r4, #16
 8000c44:	4326      	orrs	r6, r4
 8000c46:	291f      	cmp	r1, #31
 8000c48:	dd00      	ble.n	8000c4c <__aeabi_dadd+0x304>
 8000c4a:	e1c8      	b.n	8000fde <__aeabi_dadd+0x696>
 8000c4c:	2420      	movs	r4, #32
 8000c4e:	0037      	movs	r7, r6
 8000c50:	4648      	mov	r0, r9
 8000c52:	1a64      	subs	r4, r4, r1
 8000c54:	40a7      	lsls	r7, r4
 8000c56:	40c8      	lsrs	r0, r1
 8000c58:	4307      	orrs	r7, r0
 8000c5a:	4648      	mov	r0, r9
 8000c5c:	40a0      	lsls	r0, r4
 8000c5e:	40ce      	lsrs	r6, r1
 8000c60:	1e44      	subs	r4, r0, #1
 8000c62:	41a0      	sbcs	r0, r4
 8000c64:	199b      	adds	r3, r3, r6
 8000c66:	4307      	orrs	r7, r0
 8000c68:	18bf      	adds	r7, r7, r2
 8000c6a:	4297      	cmp	r7, r2
 8000c6c:	4192      	sbcs	r2, r2
 8000c6e:	4252      	negs	r2, r2
 8000c70:	4644      	mov	r4, r8
 8000c72:	18d6      	adds	r6, r2, r3
 8000c74:	e763      	b.n	8000b3e <__aeabi_dadd+0x1f6>
 8000c76:	0038      	movs	r0, r7
 8000c78:	f001 fe4e 	bl	8002918 <__clzsi2>
 8000c7c:	0003      	movs	r3, r0
 8000c7e:	3318      	adds	r3, #24
 8000c80:	2b1f      	cmp	r3, #31
 8000c82:	dc00      	bgt.n	8000c86 <__aeabi_dadd+0x33e>
 8000c84:	e6bf      	b.n	8000a06 <__aeabi_dadd+0xbe>
 8000c86:	003a      	movs	r2, r7
 8000c88:	3808      	subs	r0, #8
 8000c8a:	4082      	lsls	r2, r0
 8000c8c:	429c      	cmp	r4, r3
 8000c8e:	dd00      	ble.n	8000c92 <__aeabi_dadd+0x34a>
 8000c90:	e083      	b.n	8000d9a <__aeabi_dadd+0x452>
 8000c92:	1b1b      	subs	r3, r3, r4
 8000c94:	1c58      	adds	r0, r3, #1
 8000c96:	281f      	cmp	r0, #31
 8000c98:	dc00      	bgt.n	8000c9c <__aeabi_dadd+0x354>
 8000c9a:	e1b4      	b.n	8001006 <__aeabi_dadd+0x6be>
 8000c9c:	0017      	movs	r7, r2
 8000c9e:	3b1f      	subs	r3, #31
 8000ca0:	40df      	lsrs	r7, r3
 8000ca2:	2820      	cmp	r0, #32
 8000ca4:	d005      	beq.n	8000cb2 <__aeabi_dadd+0x36a>
 8000ca6:	2340      	movs	r3, #64	@ 0x40
 8000ca8:	1a1b      	subs	r3, r3, r0
 8000caa:	409a      	lsls	r2, r3
 8000cac:	1e53      	subs	r3, r2, #1
 8000cae:	419a      	sbcs	r2, r3
 8000cb0:	4317      	orrs	r7, r2
 8000cb2:	2400      	movs	r4, #0
 8000cb4:	2f00      	cmp	r7, #0
 8000cb6:	d00a      	beq.n	8000cce <__aeabi_dadd+0x386>
 8000cb8:	077b      	lsls	r3, r7, #29
 8000cba:	d000      	beq.n	8000cbe <__aeabi_dadd+0x376>
 8000cbc:	e6c4      	b.n	8000a48 <__aeabi_dadd+0x100>
 8000cbe:	0026      	movs	r6, r4
 8000cc0:	e79e      	b.n	8000c00 <__aeabi_dadd+0x2b8>
 8000cc2:	464b      	mov	r3, r9
 8000cc4:	000c      	movs	r4, r1
 8000cc6:	08d8      	lsrs	r0, r3, #3
 8000cc8:	e79b      	b.n	8000c02 <__aeabi_dadd+0x2ba>
 8000cca:	2700      	movs	r7, #0
 8000ccc:	4c01      	ldr	r4, [pc, #4]	@ (8000cd4 <__aeabi_dadd+0x38c>)
 8000cce:	2600      	movs	r6, #0
 8000cd0:	e783      	b.n	8000bda <__aeabi_dadd+0x292>
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	000007ff 	.word	0x000007ff
 8000cd8:	ff7fffff 	.word	0xff7fffff
 8000cdc:	000007fe 	.word	0x000007fe
 8000ce0:	464b      	mov	r3, r9
 8000ce2:	0777      	lsls	r7, r6, #29
 8000ce4:	08d8      	lsrs	r0, r3, #3
 8000ce6:	4307      	orrs	r7, r0
 8000ce8:	08f0      	lsrs	r0, r6, #3
 8000cea:	e791      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000cec:	4fcd      	ldr	r7, [pc, #820]	@ (8001024 <__aeabi_dadd+0x6dc>)
 8000cee:	1c61      	adds	r1, r4, #1
 8000cf0:	4239      	tst	r1, r7
 8000cf2:	d16b      	bne.n	8000dcc <__aeabi_dadd+0x484>
 8000cf4:	0031      	movs	r1, r6
 8000cf6:	4648      	mov	r0, r9
 8000cf8:	4301      	orrs	r1, r0
 8000cfa:	2c00      	cmp	r4, #0
 8000cfc:	d000      	beq.n	8000d00 <__aeabi_dadd+0x3b8>
 8000cfe:	e14b      	b.n	8000f98 <__aeabi_dadd+0x650>
 8000d00:	001f      	movs	r7, r3
 8000d02:	4317      	orrs	r7, r2
 8000d04:	2900      	cmp	r1, #0
 8000d06:	d100      	bne.n	8000d0a <__aeabi_dadd+0x3c2>
 8000d08:	e181      	b.n	800100e <__aeabi_dadd+0x6c6>
 8000d0a:	2f00      	cmp	r7, #0
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x3c8>
 8000d0e:	e74c      	b.n	8000baa <__aeabi_dadd+0x262>
 8000d10:	444a      	add	r2, r9
 8000d12:	454a      	cmp	r2, r9
 8000d14:	4180      	sbcs	r0, r0
 8000d16:	18f6      	adds	r6, r6, r3
 8000d18:	4240      	negs	r0, r0
 8000d1a:	1836      	adds	r6, r6, r0
 8000d1c:	0233      	lsls	r3, r6, #8
 8000d1e:	d500      	bpl.n	8000d22 <__aeabi_dadd+0x3da>
 8000d20:	e1b0      	b.n	8001084 <__aeabi_dadd+0x73c>
 8000d22:	0017      	movs	r7, r2
 8000d24:	4691      	mov	r9, r2
 8000d26:	4337      	orrs	r7, r6
 8000d28:	d000      	beq.n	8000d2c <__aeabi_dadd+0x3e4>
 8000d2a:	e73e      	b.n	8000baa <__aeabi_dadd+0x262>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e754      	b.n	8000bda <__aeabi_dadd+0x292>
 8000d30:	4649      	mov	r1, r9
 8000d32:	1a89      	subs	r1, r1, r2
 8000d34:	4688      	mov	r8, r1
 8000d36:	45c1      	cmp	r9, r8
 8000d38:	41bf      	sbcs	r7, r7
 8000d3a:	1af1      	subs	r1, r6, r3
 8000d3c:	427f      	negs	r7, r7
 8000d3e:	1bc9      	subs	r1, r1, r7
 8000d40:	020f      	lsls	r7, r1, #8
 8000d42:	d461      	bmi.n	8000e08 <__aeabi_dadd+0x4c0>
 8000d44:	4647      	mov	r7, r8
 8000d46:	430f      	orrs	r7, r1
 8000d48:	d100      	bne.n	8000d4c <__aeabi_dadd+0x404>
 8000d4a:	e0bd      	b.n	8000ec8 <__aeabi_dadd+0x580>
 8000d4c:	000e      	movs	r6, r1
 8000d4e:	4647      	mov	r7, r8
 8000d50:	e651      	b.n	80009f6 <__aeabi_dadd+0xae>
 8000d52:	4cb5      	ldr	r4, [pc, #724]	@ (8001028 <__aeabi_dadd+0x6e0>)
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	d100      	bne.n	8000d5a <__aeabi_dadd+0x412>
 8000d58:	e100      	b.n	8000f5c <__aeabi_dadd+0x614>
 8000d5a:	2701      	movs	r7, #1
 8000d5c:	2938      	cmp	r1, #56	@ 0x38
 8000d5e:	dd00      	ble.n	8000d62 <__aeabi_dadd+0x41a>
 8000d60:	e6b8      	b.n	8000ad4 <__aeabi_dadd+0x18c>
 8000d62:	2480      	movs	r4, #128	@ 0x80
 8000d64:	0424      	lsls	r4, r4, #16
 8000d66:	4326      	orrs	r6, r4
 8000d68:	e6a3      	b.n	8000ab2 <__aeabi_dadd+0x16a>
 8000d6a:	4eb0      	ldr	r6, [pc, #704]	@ (800102c <__aeabi_dadd+0x6e4>)
 8000d6c:	1ae4      	subs	r4, r4, r3
 8000d6e:	4016      	ands	r6, r2
 8000d70:	077b      	lsls	r3, r7, #29
 8000d72:	d000      	beq.n	8000d76 <__aeabi_dadd+0x42e>
 8000d74:	e73f      	b.n	8000bf6 <__aeabi_dadd+0x2ae>
 8000d76:	e743      	b.n	8000c00 <__aeabi_dadd+0x2b8>
 8000d78:	000f      	movs	r7, r1
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	3f20      	subs	r7, #32
 8000d7e:	40f8      	lsrs	r0, r7
 8000d80:	4684      	mov	ip, r0
 8000d82:	2920      	cmp	r1, #32
 8000d84:	d003      	beq.n	8000d8e <__aeabi_dadd+0x446>
 8000d86:	2740      	movs	r7, #64	@ 0x40
 8000d88:	1a79      	subs	r1, r7, r1
 8000d8a:	408b      	lsls	r3, r1
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	1e53      	subs	r3, r2, #1
 8000d90:	419a      	sbcs	r2, r3
 8000d92:	4663      	mov	r3, ip
 8000d94:	0017      	movs	r7, r2
 8000d96:	431f      	orrs	r7, r3
 8000d98:	e622      	b.n	80009e0 <__aeabi_dadd+0x98>
 8000d9a:	48a4      	ldr	r0, [pc, #656]	@ (800102c <__aeabi_dadd+0x6e4>)
 8000d9c:	1ae1      	subs	r1, r4, r3
 8000d9e:	4010      	ands	r0, r2
 8000da0:	0747      	lsls	r7, r0, #29
 8000da2:	08c0      	lsrs	r0, r0, #3
 8000da4:	e707      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 8000da6:	0034      	movs	r4, r6
 8000da8:	4648      	mov	r0, r9
 8000daa:	4304      	orrs	r4, r0
 8000dac:	d100      	bne.n	8000db0 <__aeabi_dadd+0x468>
 8000dae:	e0fa      	b.n	8000fa6 <__aeabi_dadd+0x65e>
 8000db0:	1e4c      	subs	r4, r1, #1
 8000db2:	2901      	cmp	r1, #1
 8000db4:	d100      	bne.n	8000db8 <__aeabi_dadd+0x470>
 8000db6:	e0d7      	b.n	8000f68 <__aeabi_dadd+0x620>
 8000db8:	4f9b      	ldr	r7, [pc, #620]	@ (8001028 <__aeabi_dadd+0x6e0>)
 8000dba:	42b9      	cmp	r1, r7
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dadd+0x478>
 8000dbe:	e0e2      	b.n	8000f86 <__aeabi_dadd+0x63e>
 8000dc0:	2701      	movs	r7, #1
 8000dc2:	2c38      	cmp	r4, #56	@ 0x38
 8000dc4:	dd00      	ble.n	8000dc8 <__aeabi_dadd+0x480>
 8000dc6:	e74f      	b.n	8000c68 <__aeabi_dadd+0x320>
 8000dc8:	0021      	movs	r1, r4
 8000dca:	e73c      	b.n	8000c46 <__aeabi_dadd+0x2fe>
 8000dcc:	4c96      	ldr	r4, [pc, #600]	@ (8001028 <__aeabi_dadd+0x6e0>)
 8000dce:	42a1      	cmp	r1, r4
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_dadd+0x48c>
 8000dd2:	e0dd      	b.n	8000f90 <__aeabi_dadd+0x648>
 8000dd4:	444a      	add	r2, r9
 8000dd6:	454a      	cmp	r2, r9
 8000dd8:	4180      	sbcs	r0, r0
 8000dda:	18f3      	adds	r3, r6, r3
 8000ddc:	4240      	negs	r0, r0
 8000dde:	1818      	adds	r0, r3, r0
 8000de0:	07c7      	lsls	r7, r0, #31
 8000de2:	0852      	lsrs	r2, r2, #1
 8000de4:	4317      	orrs	r7, r2
 8000de6:	0846      	lsrs	r6, r0, #1
 8000de8:	0752      	lsls	r2, r2, #29
 8000dea:	d005      	beq.n	8000df8 <__aeabi_dadd+0x4b0>
 8000dec:	220f      	movs	r2, #15
 8000dee:	000c      	movs	r4, r1
 8000df0:	403a      	ands	r2, r7
 8000df2:	2a04      	cmp	r2, #4
 8000df4:	d000      	beq.n	8000df8 <__aeabi_dadd+0x4b0>
 8000df6:	e62c      	b.n	8000a52 <__aeabi_dadd+0x10a>
 8000df8:	0776      	lsls	r6, r6, #29
 8000dfa:	08ff      	lsrs	r7, r7, #3
 8000dfc:	4337      	orrs	r7, r6
 8000dfe:	0900      	lsrs	r0, r0, #4
 8000e00:	e6d9      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 8000e02:	2700      	movs	r7, #0
 8000e04:	2600      	movs	r6, #0
 8000e06:	e6e8      	b.n	8000bda <__aeabi_dadd+0x292>
 8000e08:	4649      	mov	r1, r9
 8000e0a:	1a57      	subs	r7, r2, r1
 8000e0c:	42ba      	cmp	r2, r7
 8000e0e:	4192      	sbcs	r2, r2
 8000e10:	1b9e      	subs	r6, r3, r6
 8000e12:	4252      	negs	r2, r2
 8000e14:	4665      	mov	r5, ip
 8000e16:	1ab6      	subs	r6, r6, r2
 8000e18:	e5ed      	b.n	80009f6 <__aeabi_dadd+0xae>
 8000e1a:	2900      	cmp	r1, #0
 8000e1c:	d000      	beq.n	8000e20 <__aeabi_dadd+0x4d8>
 8000e1e:	e0c6      	b.n	8000fae <__aeabi_dadd+0x666>
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d167      	bne.n	8000ef4 <__aeabi_dadd+0x5ac>
 8000e24:	2680      	movs	r6, #128	@ 0x80
 8000e26:	2500      	movs	r5, #0
 8000e28:	4c7f      	ldr	r4, [pc, #508]	@ (8001028 <__aeabi_dadd+0x6e0>)
 8000e2a:	0336      	lsls	r6, r6, #12
 8000e2c:	e6d5      	b.n	8000bda <__aeabi_dadd+0x292>
 8000e2e:	4665      	mov	r5, ip
 8000e30:	000c      	movs	r4, r1
 8000e32:	001e      	movs	r6, r3
 8000e34:	08d0      	lsrs	r0, r2, #3
 8000e36:	e6e4      	b.n	8000c02 <__aeabi_dadd+0x2ba>
 8000e38:	444a      	add	r2, r9
 8000e3a:	454a      	cmp	r2, r9
 8000e3c:	4180      	sbcs	r0, r0
 8000e3e:	18f3      	adds	r3, r6, r3
 8000e40:	4240      	negs	r0, r0
 8000e42:	1818      	adds	r0, r3, r0
 8000e44:	0011      	movs	r1, r2
 8000e46:	0203      	lsls	r3, r0, #8
 8000e48:	d400      	bmi.n	8000e4c <__aeabi_dadd+0x504>
 8000e4a:	e096      	b.n	8000f7a <__aeabi_dadd+0x632>
 8000e4c:	4b77      	ldr	r3, [pc, #476]	@ (800102c <__aeabi_dadd+0x6e4>)
 8000e4e:	0849      	lsrs	r1, r1, #1
 8000e50:	4018      	ands	r0, r3
 8000e52:	07c3      	lsls	r3, r0, #31
 8000e54:	430b      	orrs	r3, r1
 8000e56:	0844      	lsrs	r4, r0, #1
 8000e58:	0749      	lsls	r1, r1, #29
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_dadd+0x516>
 8000e5c:	e129      	b.n	80010b2 <__aeabi_dadd+0x76a>
 8000e5e:	220f      	movs	r2, #15
 8000e60:	401a      	ands	r2, r3
 8000e62:	2a04      	cmp	r2, #4
 8000e64:	d100      	bne.n	8000e68 <__aeabi_dadd+0x520>
 8000e66:	e0ea      	b.n	800103e <__aeabi_dadd+0x6f6>
 8000e68:	1d1f      	adds	r7, r3, #4
 8000e6a:	429f      	cmp	r7, r3
 8000e6c:	41b6      	sbcs	r6, r6
 8000e6e:	4276      	negs	r6, r6
 8000e70:	1936      	adds	r6, r6, r4
 8000e72:	2402      	movs	r4, #2
 8000e74:	e6c4      	b.n	8000c00 <__aeabi_dadd+0x2b8>
 8000e76:	4649      	mov	r1, r9
 8000e78:	1a8f      	subs	r7, r1, r2
 8000e7a:	45b9      	cmp	r9, r7
 8000e7c:	4180      	sbcs	r0, r0
 8000e7e:	1af6      	subs	r6, r6, r3
 8000e80:	4240      	negs	r0, r0
 8000e82:	1a36      	subs	r6, r6, r0
 8000e84:	0233      	lsls	r3, r6, #8
 8000e86:	d406      	bmi.n	8000e96 <__aeabi_dadd+0x54e>
 8000e88:	0773      	lsls	r3, r6, #29
 8000e8a:	08ff      	lsrs	r7, r7, #3
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	08f0      	lsrs	r0, r6, #3
 8000e92:	e690      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 8000e94:	4665      	mov	r5, ip
 8000e96:	2401      	movs	r4, #1
 8000e98:	e5ab      	b.n	80009f2 <__aeabi_dadd+0xaa>
 8000e9a:	464b      	mov	r3, r9
 8000e9c:	0777      	lsls	r7, r6, #29
 8000e9e:	08d8      	lsrs	r0, r3, #3
 8000ea0:	4307      	orrs	r7, r0
 8000ea2:	08f0      	lsrs	r0, r6, #3
 8000ea4:	e6b4      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000ea6:	000f      	movs	r7, r1
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	3f20      	subs	r7, #32
 8000eac:	40f8      	lsrs	r0, r7
 8000eae:	4684      	mov	ip, r0
 8000eb0:	2920      	cmp	r1, #32
 8000eb2:	d003      	beq.n	8000ebc <__aeabi_dadd+0x574>
 8000eb4:	2740      	movs	r7, #64	@ 0x40
 8000eb6:	1a79      	subs	r1, r7, r1
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	1e53      	subs	r3, r2, #1
 8000ebe:	419a      	sbcs	r2, r3
 8000ec0:	4663      	mov	r3, ip
 8000ec2:	0017      	movs	r7, r2
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e635      	b.n	8000b34 <__aeabi_dadd+0x1ec>
 8000ec8:	2500      	movs	r5, #0
 8000eca:	2400      	movs	r4, #0
 8000ecc:	2600      	movs	r6, #0
 8000ece:	e684      	b.n	8000bda <__aeabi_dadd+0x292>
 8000ed0:	000c      	movs	r4, r1
 8000ed2:	0035      	movs	r5, r6
 8000ed4:	3c20      	subs	r4, #32
 8000ed6:	40e5      	lsrs	r5, r4
 8000ed8:	2920      	cmp	r1, #32
 8000eda:	d005      	beq.n	8000ee8 <__aeabi_dadd+0x5a0>
 8000edc:	2440      	movs	r4, #64	@ 0x40
 8000ede:	1a61      	subs	r1, r4, r1
 8000ee0:	408e      	lsls	r6, r1
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	4331      	orrs	r1, r6
 8000ee6:	4689      	mov	r9, r1
 8000ee8:	4648      	mov	r0, r9
 8000eea:	1e41      	subs	r1, r0, #1
 8000eec:	4188      	sbcs	r0, r1
 8000eee:	0007      	movs	r7, r0
 8000ef0:	432f      	orrs	r7, r5
 8000ef2:	e5ef      	b.n	8000ad4 <__aeabi_dadd+0x18c>
 8000ef4:	08d2      	lsrs	r2, r2, #3
 8000ef6:	075f      	lsls	r7, r3, #29
 8000ef8:	4665      	mov	r5, ip
 8000efa:	4317      	orrs	r7, r2
 8000efc:	08d8      	lsrs	r0, r3, #3
 8000efe:	e687      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000f00:	1a17      	subs	r7, r2, r0
 8000f02:	42ba      	cmp	r2, r7
 8000f04:	4192      	sbcs	r2, r2
 8000f06:	1b9e      	subs	r6, r3, r6
 8000f08:	4252      	negs	r2, r2
 8000f0a:	1ab6      	subs	r6, r6, r2
 8000f0c:	0233      	lsls	r3, r6, #8
 8000f0e:	d4c1      	bmi.n	8000e94 <__aeabi_dadd+0x54c>
 8000f10:	0773      	lsls	r3, r6, #29
 8000f12:	08ff      	lsrs	r7, r7, #3
 8000f14:	4665      	mov	r5, ip
 8000f16:	2101      	movs	r1, #1
 8000f18:	431f      	orrs	r7, r3
 8000f1a:	08f0      	lsrs	r0, r6, #3
 8000f1c:	e64b      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 8000f1e:	2f00      	cmp	r7, #0
 8000f20:	d07b      	beq.n	800101a <__aeabi_dadd+0x6d2>
 8000f22:	4665      	mov	r5, ip
 8000f24:	001e      	movs	r6, r3
 8000f26:	4691      	mov	r9, r2
 8000f28:	e63f      	b.n	8000baa <__aeabi_dadd+0x262>
 8000f2a:	1a81      	subs	r1, r0, r2
 8000f2c:	4688      	mov	r8, r1
 8000f2e:	45c1      	cmp	r9, r8
 8000f30:	41a4      	sbcs	r4, r4
 8000f32:	1af1      	subs	r1, r6, r3
 8000f34:	4264      	negs	r4, r4
 8000f36:	1b09      	subs	r1, r1, r4
 8000f38:	2480      	movs	r4, #128	@ 0x80
 8000f3a:	0424      	lsls	r4, r4, #16
 8000f3c:	4221      	tst	r1, r4
 8000f3e:	d077      	beq.n	8001030 <__aeabi_dadd+0x6e8>
 8000f40:	1a10      	subs	r0, r2, r0
 8000f42:	4282      	cmp	r2, r0
 8000f44:	4192      	sbcs	r2, r2
 8000f46:	0007      	movs	r7, r0
 8000f48:	1b9e      	subs	r6, r3, r6
 8000f4a:	4252      	negs	r2, r2
 8000f4c:	1ab6      	subs	r6, r6, r2
 8000f4e:	4337      	orrs	r7, r6
 8000f50:	d000      	beq.n	8000f54 <__aeabi_dadd+0x60c>
 8000f52:	e0a0      	b.n	8001096 <__aeabi_dadd+0x74e>
 8000f54:	4665      	mov	r5, ip
 8000f56:	2400      	movs	r4, #0
 8000f58:	2600      	movs	r6, #0
 8000f5a:	e63e      	b.n	8000bda <__aeabi_dadd+0x292>
 8000f5c:	075f      	lsls	r7, r3, #29
 8000f5e:	08d2      	lsrs	r2, r2, #3
 8000f60:	4665      	mov	r5, ip
 8000f62:	4317      	orrs	r7, r2
 8000f64:	08d8      	lsrs	r0, r3, #3
 8000f66:	e653      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000f68:	1881      	adds	r1, r0, r2
 8000f6a:	4291      	cmp	r1, r2
 8000f6c:	4192      	sbcs	r2, r2
 8000f6e:	18f0      	adds	r0, r6, r3
 8000f70:	4252      	negs	r2, r2
 8000f72:	1880      	adds	r0, r0, r2
 8000f74:	0203      	lsls	r3, r0, #8
 8000f76:	d500      	bpl.n	8000f7a <__aeabi_dadd+0x632>
 8000f78:	e768      	b.n	8000e4c <__aeabi_dadd+0x504>
 8000f7a:	0747      	lsls	r7, r0, #29
 8000f7c:	08c9      	lsrs	r1, r1, #3
 8000f7e:	430f      	orrs	r7, r1
 8000f80:	08c0      	lsrs	r0, r0, #3
 8000f82:	2101      	movs	r1, #1
 8000f84:	e617      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 8000f86:	08d2      	lsrs	r2, r2, #3
 8000f88:	075f      	lsls	r7, r3, #29
 8000f8a:	4317      	orrs	r7, r2
 8000f8c:	08d8      	lsrs	r0, r3, #3
 8000f8e:	e63f      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000f90:	000c      	movs	r4, r1
 8000f92:	2600      	movs	r6, #0
 8000f94:	2700      	movs	r7, #0
 8000f96:	e620      	b.n	8000bda <__aeabi_dadd+0x292>
 8000f98:	2900      	cmp	r1, #0
 8000f9a:	d156      	bne.n	800104a <__aeabi_dadd+0x702>
 8000f9c:	075f      	lsls	r7, r3, #29
 8000f9e:	08d2      	lsrs	r2, r2, #3
 8000fa0:	4317      	orrs	r7, r2
 8000fa2:	08d8      	lsrs	r0, r3, #3
 8000fa4:	e634      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000fa6:	000c      	movs	r4, r1
 8000fa8:	001e      	movs	r6, r3
 8000faa:	08d0      	lsrs	r0, r2, #3
 8000fac:	e629      	b.n	8000c02 <__aeabi_dadd+0x2ba>
 8000fae:	08c1      	lsrs	r1, r0, #3
 8000fb0:	0770      	lsls	r0, r6, #29
 8000fb2:	4301      	orrs	r1, r0
 8000fb4:	08f0      	lsrs	r0, r6, #3
 8000fb6:	2f00      	cmp	r7, #0
 8000fb8:	d062      	beq.n	8001080 <__aeabi_dadd+0x738>
 8000fba:	2480      	movs	r4, #128	@ 0x80
 8000fbc:	0324      	lsls	r4, r4, #12
 8000fbe:	4220      	tst	r0, r4
 8000fc0:	d007      	beq.n	8000fd2 <__aeabi_dadd+0x68a>
 8000fc2:	08de      	lsrs	r6, r3, #3
 8000fc4:	4226      	tst	r6, r4
 8000fc6:	d104      	bne.n	8000fd2 <__aeabi_dadd+0x68a>
 8000fc8:	4665      	mov	r5, ip
 8000fca:	0030      	movs	r0, r6
 8000fcc:	08d1      	lsrs	r1, r2, #3
 8000fce:	075b      	lsls	r3, r3, #29
 8000fd0:	4319      	orrs	r1, r3
 8000fd2:	0f4f      	lsrs	r7, r1, #29
 8000fd4:	00c9      	lsls	r1, r1, #3
 8000fd6:	08c9      	lsrs	r1, r1, #3
 8000fd8:	077f      	lsls	r7, r7, #29
 8000fda:	430f      	orrs	r7, r1
 8000fdc:	e618      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8000fde:	000c      	movs	r4, r1
 8000fe0:	0030      	movs	r0, r6
 8000fe2:	3c20      	subs	r4, #32
 8000fe4:	40e0      	lsrs	r0, r4
 8000fe6:	4684      	mov	ip, r0
 8000fe8:	2920      	cmp	r1, #32
 8000fea:	d005      	beq.n	8000ff8 <__aeabi_dadd+0x6b0>
 8000fec:	2440      	movs	r4, #64	@ 0x40
 8000fee:	1a61      	subs	r1, r4, r1
 8000ff0:	408e      	lsls	r6, r1
 8000ff2:	4649      	mov	r1, r9
 8000ff4:	4331      	orrs	r1, r6
 8000ff6:	4689      	mov	r9, r1
 8000ff8:	4648      	mov	r0, r9
 8000ffa:	1e41      	subs	r1, r0, #1
 8000ffc:	4188      	sbcs	r0, r1
 8000ffe:	4661      	mov	r1, ip
 8001000:	0007      	movs	r7, r0
 8001002:	430f      	orrs	r7, r1
 8001004:	e630      	b.n	8000c68 <__aeabi_dadd+0x320>
 8001006:	2120      	movs	r1, #32
 8001008:	2700      	movs	r7, #0
 800100a:	1a09      	subs	r1, r1, r0
 800100c:	e50e      	b.n	8000a2c <__aeabi_dadd+0xe4>
 800100e:	001e      	movs	r6, r3
 8001010:	2f00      	cmp	r7, #0
 8001012:	d000      	beq.n	8001016 <__aeabi_dadd+0x6ce>
 8001014:	e522      	b.n	8000a5c <__aeabi_dadd+0x114>
 8001016:	2400      	movs	r4, #0
 8001018:	e758      	b.n	8000ecc <__aeabi_dadd+0x584>
 800101a:	2500      	movs	r5, #0
 800101c:	2400      	movs	r4, #0
 800101e:	2600      	movs	r6, #0
 8001020:	e5db      	b.n	8000bda <__aeabi_dadd+0x292>
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	000007fe 	.word	0x000007fe
 8001028:	000007ff 	.word	0x000007ff
 800102c:	ff7fffff 	.word	0xff7fffff
 8001030:	4647      	mov	r7, r8
 8001032:	430f      	orrs	r7, r1
 8001034:	d100      	bne.n	8001038 <__aeabi_dadd+0x6f0>
 8001036:	e747      	b.n	8000ec8 <__aeabi_dadd+0x580>
 8001038:	000e      	movs	r6, r1
 800103a:	46c1      	mov	r9, r8
 800103c:	e5b5      	b.n	8000baa <__aeabi_dadd+0x262>
 800103e:	08df      	lsrs	r7, r3, #3
 8001040:	0764      	lsls	r4, r4, #29
 8001042:	2102      	movs	r1, #2
 8001044:	4327      	orrs	r7, r4
 8001046:	0900      	lsrs	r0, r0, #4
 8001048:	e5b5      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 800104a:	0019      	movs	r1, r3
 800104c:	08c0      	lsrs	r0, r0, #3
 800104e:	0777      	lsls	r7, r6, #29
 8001050:	4307      	orrs	r7, r0
 8001052:	4311      	orrs	r1, r2
 8001054:	08f0      	lsrs	r0, r6, #3
 8001056:	2900      	cmp	r1, #0
 8001058:	d100      	bne.n	800105c <__aeabi_dadd+0x714>
 800105a:	e5d9      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 800105c:	2180      	movs	r1, #128	@ 0x80
 800105e:	0309      	lsls	r1, r1, #12
 8001060:	4208      	tst	r0, r1
 8001062:	d007      	beq.n	8001074 <__aeabi_dadd+0x72c>
 8001064:	08dc      	lsrs	r4, r3, #3
 8001066:	420c      	tst	r4, r1
 8001068:	d104      	bne.n	8001074 <__aeabi_dadd+0x72c>
 800106a:	08d2      	lsrs	r2, r2, #3
 800106c:	075b      	lsls	r3, r3, #29
 800106e:	431a      	orrs	r2, r3
 8001070:	0017      	movs	r7, r2
 8001072:	0020      	movs	r0, r4
 8001074:	0f7b      	lsrs	r3, r7, #29
 8001076:	00ff      	lsls	r7, r7, #3
 8001078:	08ff      	lsrs	r7, r7, #3
 800107a:	075b      	lsls	r3, r3, #29
 800107c:	431f      	orrs	r7, r3
 800107e:	e5c7      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8001080:	000f      	movs	r7, r1
 8001082:	e5c5      	b.n	8000c10 <__aeabi_dadd+0x2c8>
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <__aeabi_dadd+0x788>)
 8001086:	08d2      	lsrs	r2, r2, #3
 8001088:	4033      	ands	r3, r6
 800108a:	075f      	lsls	r7, r3, #29
 800108c:	025b      	lsls	r3, r3, #9
 800108e:	2401      	movs	r4, #1
 8001090:	4317      	orrs	r7, r2
 8001092:	0b1e      	lsrs	r6, r3, #12
 8001094:	e5a1      	b.n	8000bda <__aeabi_dadd+0x292>
 8001096:	4226      	tst	r6, r4
 8001098:	d012      	beq.n	80010c0 <__aeabi_dadd+0x778>
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <__aeabi_dadd+0x788>)
 800109c:	4665      	mov	r5, ip
 800109e:	0002      	movs	r2, r0
 80010a0:	2401      	movs	r4, #1
 80010a2:	401e      	ands	r6, r3
 80010a4:	e4e6      	b.n	8000a74 <__aeabi_dadd+0x12c>
 80010a6:	0021      	movs	r1, r4
 80010a8:	e585      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 80010aa:	0017      	movs	r7, r2
 80010ac:	e5a8      	b.n	8000c00 <__aeabi_dadd+0x2b8>
 80010ae:	003a      	movs	r2, r7
 80010b0:	e4d4      	b.n	8000a5c <__aeabi_dadd+0x114>
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	0764      	lsls	r4, r4, #29
 80010b6:	431c      	orrs	r4, r3
 80010b8:	0027      	movs	r7, r4
 80010ba:	2102      	movs	r1, #2
 80010bc:	0900      	lsrs	r0, r0, #4
 80010be:	e57a      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 80010c0:	08c0      	lsrs	r0, r0, #3
 80010c2:	0777      	lsls	r7, r6, #29
 80010c4:	4307      	orrs	r7, r0
 80010c6:	4665      	mov	r5, ip
 80010c8:	2100      	movs	r1, #0
 80010ca:	08f0      	lsrs	r0, r6, #3
 80010cc:	e573      	b.n	8000bb6 <__aeabi_dadd+0x26e>
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	ff7fffff 	.word	0xff7fffff

080010d4 <__aeabi_ddiv>:
 80010d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d6:	46de      	mov	lr, fp
 80010d8:	4645      	mov	r5, r8
 80010da:	4657      	mov	r7, sl
 80010dc:	464e      	mov	r6, r9
 80010de:	b5e0      	push	{r5, r6, r7, lr}
 80010e0:	b087      	sub	sp, #28
 80010e2:	9200      	str	r2, [sp, #0]
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	030b      	lsls	r3, r1, #12
 80010e8:	0b1b      	lsrs	r3, r3, #12
 80010ea:	469b      	mov	fp, r3
 80010ec:	0fca      	lsrs	r2, r1, #31
 80010ee:	004b      	lsls	r3, r1, #1
 80010f0:	0004      	movs	r4, r0
 80010f2:	4680      	mov	r8, r0
 80010f4:	0d5b      	lsrs	r3, r3, #21
 80010f6:	9202      	str	r2, [sp, #8]
 80010f8:	d100      	bne.n	80010fc <__aeabi_ddiv+0x28>
 80010fa:	e098      	b.n	800122e <__aeabi_ddiv+0x15a>
 80010fc:	4a7c      	ldr	r2, [pc, #496]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d037      	beq.n	8001172 <__aeabi_ddiv+0x9e>
 8001102:	4659      	mov	r1, fp
 8001104:	0f42      	lsrs	r2, r0, #29
 8001106:	00c9      	lsls	r1, r1, #3
 8001108:	430a      	orrs	r2, r1
 800110a:	2180      	movs	r1, #128	@ 0x80
 800110c:	0409      	lsls	r1, r1, #16
 800110e:	4311      	orrs	r1, r2
 8001110:	00c2      	lsls	r2, r0, #3
 8001112:	4690      	mov	r8, r2
 8001114:	4a77      	ldr	r2, [pc, #476]	@ (80012f4 <__aeabi_ddiv+0x220>)
 8001116:	4689      	mov	r9, r1
 8001118:	4692      	mov	sl, r2
 800111a:	449a      	add	sl, r3
 800111c:	2300      	movs	r3, #0
 800111e:	2400      	movs	r4, #0
 8001120:	9303      	str	r3, [sp, #12]
 8001122:	9e00      	ldr	r6, [sp, #0]
 8001124:	9f01      	ldr	r7, [sp, #4]
 8001126:	033b      	lsls	r3, r7, #12
 8001128:	0b1b      	lsrs	r3, r3, #12
 800112a:	469b      	mov	fp, r3
 800112c:	007b      	lsls	r3, r7, #1
 800112e:	0030      	movs	r0, r6
 8001130:	0d5b      	lsrs	r3, r3, #21
 8001132:	0ffd      	lsrs	r5, r7, #31
 8001134:	2b00      	cmp	r3, #0
 8001136:	d059      	beq.n	80011ec <__aeabi_ddiv+0x118>
 8001138:	4a6d      	ldr	r2, [pc, #436]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d048      	beq.n	80011d0 <__aeabi_ddiv+0xfc>
 800113e:	4659      	mov	r1, fp
 8001140:	0f72      	lsrs	r2, r6, #29
 8001142:	00c9      	lsls	r1, r1, #3
 8001144:	430a      	orrs	r2, r1
 8001146:	2180      	movs	r1, #128	@ 0x80
 8001148:	0409      	lsls	r1, r1, #16
 800114a:	4311      	orrs	r1, r2
 800114c:	468b      	mov	fp, r1
 800114e:	4969      	ldr	r1, [pc, #420]	@ (80012f4 <__aeabi_ddiv+0x220>)
 8001150:	00f2      	lsls	r2, r6, #3
 8001152:	468c      	mov	ip, r1
 8001154:	4651      	mov	r1, sl
 8001156:	4463      	add	r3, ip
 8001158:	1acb      	subs	r3, r1, r3
 800115a:	469a      	mov	sl, r3
 800115c:	2100      	movs	r1, #0
 800115e:	9e02      	ldr	r6, [sp, #8]
 8001160:	406e      	eors	r6, r5
 8001162:	b2f6      	uxtb	r6, r6
 8001164:	2c0f      	cmp	r4, #15
 8001166:	d900      	bls.n	800116a <__aeabi_ddiv+0x96>
 8001168:	e0ce      	b.n	8001308 <__aeabi_ddiv+0x234>
 800116a:	4b63      	ldr	r3, [pc, #396]	@ (80012f8 <__aeabi_ddiv+0x224>)
 800116c:	00a4      	lsls	r4, r4, #2
 800116e:	591b      	ldr	r3, [r3, r4]
 8001170:	469f      	mov	pc, r3
 8001172:	465a      	mov	r2, fp
 8001174:	4302      	orrs	r2, r0
 8001176:	4691      	mov	r9, r2
 8001178:	d000      	beq.n	800117c <__aeabi_ddiv+0xa8>
 800117a:	e090      	b.n	800129e <__aeabi_ddiv+0x1ca>
 800117c:	469a      	mov	sl, r3
 800117e:	2302      	movs	r3, #2
 8001180:	4690      	mov	r8, r2
 8001182:	2408      	movs	r4, #8
 8001184:	9303      	str	r3, [sp, #12]
 8001186:	e7cc      	b.n	8001122 <__aeabi_ddiv+0x4e>
 8001188:	46cb      	mov	fp, r9
 800118a:	4642      	mov	r2, r8
 800118c:	9d02      	ldr	r5, [sp, #8]
 800118e:	9903      	ldr	r1, [sp, #12]
 8001190:	2902      	cmp	r1, #2
 8001192:	d100      	bne.n	8001196 <__aeabi_ddiv+0xc2>
 8001194:	e1de      	b.n	8001554 <__aeabi_ddiv+0x480>
 8001196:	2903      	cmp	r1, #3
 8001198:	d100      	bne.n	800119c <__aeabi_ddiv+0xc8>
 800119a:	e08d      	b.n	80012b8 <__aeabi_ddiv+0x1e4>
 800119c:	2901      	cmp	r1, #1
 800119e:	d000      	beq.n	80011a2 <__aeabi_ddiv+0xce>
 80011a0:	e179      	b.n	8001496 <__aeabi_ddiv+0x3c2>
 80011a2:	002e      	movs	r6, r5
 80011a4:	2200      	movs	r2, #0
 80011a6:	2300      	movs	r3, #0
 80011a8:	2400      	movs	r4, #0
 80011aa:	4690      	mov	r8, r2
 80011ac:	051b      	lsls	r3, r3, #20
 80011ae:	4323      	orrs	r3, r4
 80011b0:	07f6      	lsls	r6, r6, #31
 80011b2:	4333      	orrs	r3, r6
 80011b4:	4640      	mov	r0, r8
 80011b6:	0019      	movs	r1, r3
 80011b8:	b007      	add	sp, #28
 80011ba:	bcf0      	pop	{r4, r5, r6, r7}
 80011bc:	46bb      	mov	fp, r7
 80011be:	46b2      	mov	sl, r6
 80011c0:	46a9      	mov	r9, r5
 80011c2:	46a0      	mov	r8, r4
 80011c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c6:	2200      	movs	r2, #0
 80011c8:	2400      	movs	r4, #0
 80011ca:	4690      	mov	r8, r2
 80011cc:	4b48      	ldr	r3, [pc, #288]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 80011ce:	e7ed      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80011d0:	465a      	mov	r2, fp
 80011d2:	9b00      	ldr	r3, [sp, #0]
 80011d4:	431a      	orrs	r2, r3
 80011d6:	4b49      	ldr	r3, [pc, #292]	@ (80012fc <__aeabi_ddiv+0x228>)
 80011d8:	469c      	mov	ip, r3
 80011da:	44e2      	add	sl, ip
 80011dc:	2a00      	cmp	r2, #0
 80011de:	d159      	bne.n	8001294 <__aeabi_ddiv+0x1c0>
 80011e0:	2302      	movs	r3, #2
 80011e2:	431c      	orrs	r4, r3
 80011e4:	2300      	movs	r3, #0
 80011e6:	2102      	movs	r1, #2
 80011e8:	469b      	mov	fp, r3
 80011ea:	e7b8      	b.n	800115e <__aeabi_ddiv+0x8a>
 80011ec:	465a      	mov	r2, fp
 80011ee:	9b00      	ldr	r3, [sp, #0]
 80011f0:	431a      	orrs	r2, r3
 80011f2:	d049      	beq.n	8001288 <__aeabi_ddiv+0x1b4>
 80011f4:	465b      	mov	r3, fp
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_ddiv+0x128>
 80011fa:	e19c      	b.n	8001536 <__aeabi_ddiv+0x462>
 80011fc:	4658      	mov	r0, fp
 80011fe:	f001 fb8b 	bl	8002918 <__clzsi2>
 8001202:	0002      	movs	r2, r0
 8001204:	0003      	movs	r3, r0
 8001206:	3a0b      	subs	r2, #11
 8001208:	271d      	movs	r7, #29
 800120a:	9e00      	ldr	r6, [sp, #0]
 800120c:	1aba      	subs	r2, r7, r2
 800120e:	0019      	movs	r1, r3
 8001210:	4658      	mov	r0, fp
 8001212:	40d6      	lsrs	r6, r2
 8001214:	3908      	subs	r1, #8
 8001216:	4088      	lsls	r0, r1
 8001218:	0032      	movs	r2, r6
 800121a:	4302      	orrs	r2, r0
 800121c:	4693      	mov	fp, r2
 800121e:	9a00      	ldr	r2, [sp, #0]
 8001220:	408a      	lsls	r2, r1
 8001222:	4937      	ldr	r1, [pc, #220]	@ (8001300 <__aeabi_ddiv+0x22c>)
 8001224:	4453      	add	r3, sl
 8001226:	468a      	mov	sl, r1
 8001228:	2100      	movs	r1, #0
 800122a:	449a      	add	sl, r3
 800122c:	e797      	b.n	800115e <__aeabi_ddiv+0x8a>
 800122e:	465b      	mov	r3, fp
 8001230:	4303      	orrs	r3, r0
 8001232:	4699      	mov	r9, r3
 8001234:	d021      	beq.n	800127a <__aeabi_ddiv+0x1a6>
 8001236:	465b      	mov	r3, fp
 8001238:	2b00      	cmp	r3, #0
 800123a:	d100      	bne.n	800123e <__aeabi_ddiv+0x16a>
 800123c:	e169      	b.n	8001512 <__aeabi_ddiv+0x43e>
 800123e:	4658      	mov	r0, fp
 8001240:	f001 fb6a 	bl	8002918 <__clzsi2>
 8001244:	230b      	movs	r3, #11
 8001246:	425b      	negs	r3, r3
 8001248:	469c      	mov	ip, r3
 800124a:	0002      	movs	r2, r0
 800124c:	4484      	add	ip, r0
 800124e:	4666      	mov	r6, ip
 8001250:	231d      	movs	r3, #29
 8001252:	1b9b      	subs	r3, r3, r6
 8001254:	0026      	movs	r6, r4
 8001256:	0011      	movs	r1, r2
 8001258:	4658      	mov	r0, fp
 800125a:	40de      	lsrs	r6, r3
 800125c:	3908      	subs	r1, #8
 800125e:	4088      	lsls	r0, r1
 8001260:	0033      	movs	r3, r6
 8001262:	4303      	orrs	r3, r0
 8001264:	4699      	mov	r9, r3
 8001266:	0023      	movs	r3, r4
 8001268:	408b      	lsls	r3, r1
 800126a:	4698      	mov	r8, r3
 800126c:	4b25      	ldr	r3, [pc, #148]	@ (8001304 <__aeabi_ddiv+0x230>)
 800126e:	2400      	movs	r4, #0
 8001270:	1a9b      	subs	r3, r3, r2
 8001272:	469a      	mov	sl, r3
 8001274:	2300      	movs	r3, #0
 8001276:	9303      	str	r3, [sp, #12]
 8001278:	e753      	b.n	8001122 <__aeabi_ddiv+0x4e>
 800127a:	2300      	movs	r3, #0
 800127c:	4698      	mov	r8, r3
 800127e:	469a      	mov	sl, r3
 8001280:	3301      	adds	r3, #1
 8001282:	2404      	movs	r4, #4
 8001284:	9303      	str	r3, [sp, #12]
 8001286:	e74c      	b.n	8001122 <__aeabi_ddiv+0x4e>
 8001288:	2301      	movs	r3, #1
 800128a:	431c      	orrs	r4, r3
 800128c:	2300      	movs	r3, #0
 800128e:	2101      	movs	r1, #1
 8001290:	469b      	mov	fp, r3
 8001292:	e764      	b.n	800115e <__aeabi_ddiv+0x8a>
 8001294:	2303      	movs	r3, #3
 8001296:	0032      	movs	r2, r6
 8001298:	2103      	movs	r1, #3
 800129a:	431c      	orrs	r4, r3
 800129c:	e75f      	b.n	800115e <__aeabi_ddiv+0x8a>
 800129e:	469a      	mov	sl, r3
 80012a0:	2303      	movs	r3, #3
 80012a2:	46d9      	mov	r9, fp
 80012a4:	240c      	movs	r4, #12
 80012a6:	9303      	str	r3, [sp, #12]
 80012a8:	e73b      	b.n	8001122 <__aeabi_ddiv+0x4e>
 80012aa:	2300      	movs	r3, #0
 80012ac:	2480      	movs	r4, #128	@ 0x80
 80012ae:	4698      	mov	r8, r3
 80012b0:	2600      	movs	r6, #0
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 80012b4:	0324      	lsls	r4, r4, #12
 80012b6:	e779      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80012b8:	2480      	movs	r4, #128	@ 0x80
 80012ba:	465b      	mov	r3, fp
 80012bc:	0324      	lsls	r4, r4, #12
 80012be:	431c      	orrs	r4, r3
 80012c0:	0324      	lsls	r4, r4, #12
 80012c2:	002e      	movs	r6, r5
 80012c4:	4690      	mov	r8, r2
 80012c6:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 80012c8:	0b24      	lsrs	r4, r4, #12
 80012ca:	e76f      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80012cc:	2480      	movs	r4, #128	@ 0x80
 80012ce:	464b      	mov	r3, r9
 80012d0:	0324      	lsls	r4, r4, #12
 80012d2:	4223      	tst	r3, r4
 80012d4:	d002      	beq.n	80012dc <__aeabi_ddiv+0x208>
 80012d6:	465b      	mov	r3, fp
 80012d8:	4223      	tst	r3, r4
 80012da:	d0f0      	beq.n	80012be <__aeabi_ddiv+0x1ea>
 80012dc:	2480      	movs	r4, #128	@ 0x80
 80012de:	464b      	mov	r3, r9
 80012e0:	0324      	lsls	r4, r4, #12
 80012e2:	431c      	orrs	r4, r3
 80012e4:	0324      	lsls	r4, r4, #12
 80012e6:	9e02      	ldr	r6, [sp, #8]
 80012e8:	4b01      	ldr	r3, [pc, #4]	@ (80012f0 <__aeabi_ddiv+0x21c>)
 80012ea:	0b24      	lsrs	r4, r4, #12
 80012ec:	e75e      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	000007ff 	.word	0x000007ff
 80012f4:	fffffc01 	.word	0xfffffc01
 80012f8:	0800a4e0 	.word	0x0800a4e0
 80012fc:	fffff801 	.word	0xfffff801
 8001300:	000003f3 	.word	0x000003f3
 8001304:	fffffc0d 	.word	0xfffffc0d
 8001308:	45cb      	cmp	fp, r9
 800130a:	d200      	bcs.n	800130e <__aeabi_ddiv+0x23a>
 800130c:	e0f8      	b.n	8001500 <__aeabi_ddiv+0x42c>
 800130e:	d100      	bne.n	8001312 <__aeabi_ddiv+0x23e>
 8001310:	e0f3      	b.n	80014fa <__aeabi_ddiv+0x426>
 8001312:	2301      	movs	r3, #1
 8001314:	425b      	negs	r3, r3
 8001316:	469c      	mov	ip, r3
 8001318:	4644      	mov	r4, r8
 800131a:	4648      	mov	r0, r9
 800131c:	2500      	movs	r5, #0
 800131e:	44e2      	add	sl, ip
 8001320:	465b      	mov	r3, fp
 8001322:	0e17      	lsrs	r7, r2, #24
 8001324:	021b      	lsls	r3, r3, #8
 8001326:	431f      	orrs	r7, r3
 8001328:	0c19      	lsrs	r1, r3, #16
 800132a:	043b      	lsls	r3, r7, #16
 800132c:	0212      	lsls	r2, r2, #8
 800132e:	9700      	str	r7, [sp, #0]
 8001330:	0c1f      	lsrs	r7, r3, #16
 8001332:	4691      	mov	r9, r2
 8001334:	9102      	str	r1, [sp, #8]
 8001336:	9703      	str	r7, [sp, #12]
 8001338:	f7fe ff86 	bl	8000248 <__aeabi_uidivmod>
 800133c:	0002      	movs	r2, r0
 800133e:	437a      	muls	r2, r7
 8001340:	040b      	lsls	r3, r1, #16
 8001342:	0c21      	lsrs	r1, r4, #16
 8001344:	4680      	mov	r8, r0
 8001346:	4319      	orrs	r1, r3
 8001348:	428a      	cmp	r2, r1
 800134a:	d909      	bls.n	8001360 <__aeabi_ddiv+0x28c>
 800134c:	9f00      	ldr	r7, [sp, #0]
 800134e:	2301      	movs	r3, #1
 8001350:	46bc      	mov	ip, r7
 8001352:	425b      	negs	r3, r3
 8001354:	4461      	add	r1, ip
 8001356:	469c      	mov	ip, r3
 8001358:	44e0      	add	r8, ip
 800135a:	428f      	cmp	r7, r1
 800135c:	d800      	bhi.n	8001360 <__aeabi_ddiv+0x28c>
 800135e:	e15c      	b.n	800161a <__aeabi_ddiv+0x546>
 8001360:	1a88      	subs	r0, r1, r2
 8001362:	9902      	ldr	r1, [sp, #8]
 8001364:	f7fe ff70 	bl	8000248 <__aeabi_uidivmod>
 8001368:	9a03      	ldr	r2, [sp, #12]
 800136a:	0424      	lsls	r4, r4, #16
 800136c:	4342      	muls	r2, r0
 800136e:	0409      	lsls	r1, r1, #16
 8001370:	0c24      	lsrs	r4, r4, #16
 8001372:	0003      	movs	r3, r0
 8001374:	430c      	orrs	r4, r1
 8001376:	42a2      	cmp	r2, r4
 8001378:	d906      	bls.n	8001388 <__aeabi_ddiv+0x2b4>
 800137a:	9900      	ldr	r1, [sp, #0]
 800137c:	3b01      	subs	r3, #1
 800137e:	468c      	mov	ip, r1
 8001380:	4464      	add	r4, ip
 8001382:	42a1      	cmp	r1, r4
 8001384:	d800      	bhi.n	8001388 <__aeabi_ddiv+0x2b4>
 8001386:	e142      	b.n	800160e <__aeabi_ddiv+0x53a>
 8001388:	1aa0      	subs	r0, r4, r2
 800138a:	4642      	mov	r2, r8
 800138c:	0412      	lsls	r2, r2, #16
 800138e:	431a      	orrs	r2, r3
 8001390:	4693      	mov	fp, r2
 8001392:	464b      	mov	r3, r9
 8001394:	4659      	mov	r1, fp
 8001396:	0c1b      	lsrs	r3, r3, #16
 8001398:	001f      	movs	r7, r3
 800139a:	9304      	str	r3, [sp, #16]
 800139c:	040b      	lsls	r3, r1, #16
 800139e:	4649      	mov	r1, r9
 80013a0:	0409      	lsls	r1, r1, #16
 80013a2:	0c09      	lsrs	r1, r1, #16
 80013a4:	000c      	movs	r4, r1
 80013a6:	0c1b      	lsrs	r3, r3, #16
 80013a8:	435c      	muls	r4, r3
 80013aa:	0c12      	lsrs	r2, r2, #16
 80013ac:	437b      	muls	r3, r7
 80013ae:	4688      	mov	r8, r1
 80013b0:	4351      	muls	r1, r2
 80013b2:	437a      	muls	r2, r7
 80013b4:	0c27      	lsrs	r7, r4, #16
 80013b6:	46bc      	mov	ip, r7
 80013b8:	185b      	adds	r3, r3, r1
 80013ba:	4463      	add	r3, ip
 80013bc:	4299      	cmp	r1, r3
 80013be:	d903      	bls.n	80013c8 <__aeabi_ddiv+0x2f4>
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	0249      	lsls	r1, r1, #9
 80013c4:	468c      	mov	ip, r1
 80013c6:	4462      	add	r2, ip
 80013c8:	0c19      	lsrs	r1, r3, #16
 80013ca:	0424      	lsls	r4, r4, #16
 80013cc:	041b      	lsls	r3, r3, #16
 80013ce:	0c24      	lsrs	r4, r4, #16
 80013d0:	188a      	adds	r2, r1, r2
 80013d2:	191c      	adds	r4, r3, r4
 80013d4:	4290      	cmp	r0, r2
 80013d6:	d302      	bcc.n	80013de <__aeabi_ddiv+0x30a>
 80013d8:	d116      	bne.n	8001408 <__aeabi_ddiv+0x334>
 80013da:	42a5      	cmp	r5, r4
 80013dc:	d214      	bcs.n	8001408 <__aeabi_ddiv+0x334>
 80013de:	465b      	mov	r3, fp
 80013e0:	9f00      	ldr	r7, [sp, #0]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	444d      	add	r5, r9
 80013e6:	9305      	str	r3, [sp, #20]
 80013e8:	454d      	cmp	r5, r9
 80013ea:	419b      	sbcs	r3, r3
 80013ec:	46bc      	mov	ip, r7
 80013ee:	425b      	negs	r3, r3
 80013f0:	4463      	add	r3, ip
 80013f2:	18c0      	adds	r0, r0, r3
 80013f4:	4287      	cmp	r7, r0
 80013f6:	d300      	bcc.n	80013fa <__aeabi_ddiv+0x326>
 80013f8:	e102      	b.n	8001600 <__aeabi_ddiv+0x52c>
 80013fa:	4282      	cmp	r2, r0
 80013fc:	d900      	bls.n	8001400 <__aeabi_ddiv+0x32c>
 80013fe:	e129      	b.n	8001654 <__aeabi_ddiv+0x580>
 8001400:	d100      	bne.n	8001404 <__aeabi_ddiv+0x330>
 8001402:	e124      	b.n	800164e <__aeabi_ddiv+0x57a>
 8001404:	9b05      	ldr	r3, [sp, #20]
 8001406:	469b      	mov	fp, r3
 8001408:	1b2c      	subs	r4, r5, r4
 800140a:	42a5      	cmp	r5, r4
 800140c:	41ad      	sbcs	r5, r5
 800140e:	9b00      	ldr	r3, [sp, #0]
 8001410:	1a80      	subs	r0, r0, r2
 8001412:	426d      	negs	r5, r5
 8001414:	1b40      	subs	r0, r0, r5
 8001416:	4283      	cmp	r3, r0
 8001418:	d100      	bne.n	800141c <__aeabi_ddiv+0x348>
 800141a:	e10f      	b.n	800163c <__aeabi_ddiv+0x568>
 800141c:	9902      	ldr	r1, [sp, #8]
 800141e:	f7fe ff13 	bl	8000248 <__aeabi_uidivmod>
 8001422:	9a03      	ldr	r2, [sp, #12]
 8001424:	040b      	lsls	r3, r1, #16
 8001426:	4342      	muls	r2, r0
 8001428:	0c21      	lsrs	r1, r4, #16
 800142a:	0005      	movs	r5, r0
 800142c:	4319      	orrs	r1, r3
 800142e:	428a      	cmp	r2, r1
 8001430:	d900      	bls.n	8001434 <__aeabi_ddiv+0x360>
 8001432:	e0cb      	b.n	80015cc <__aeabi_ddiv+0x4f8>
 8001434:	1a88      	subs	r0, r1, r2
 8001436:	9902      	ldr	r1, [sp, #8]
 8001438:	f7fe ff06 	bl	8000248 <__aeabi_uidivmod>
 800143c:	9a03      	ldr	r2, [sp, #12]
 800143e:	0424      	lsls	r4, r4, #16
 8001440:	4342      	muls	r2, r0
 8001442:	0409      	lsls	r1, r1, #16
 8001444:	0c24      	lsrs	r4, r4, #16
 8001446:	0003      	movs	r3, r0
 8001448:	430c      	orrs	r4, r1
 800144a:	42a2      	cmp	r2, r4
 800144c:	d900      	bls.n	8001450 <__aeabi_ddiv+0x37c>
 800144e:	e0ca      	b.n	80015e6 <__aeabi_ddiv+0x512>
 8001450:	4641      	mov	r1, r8
 8001452:	1aa4      	subs	r4, r4, r2
 8001454:	042a      	lsls	r2, r5, #16
 8001456:	431a      	orrs	r2, r3
 8001458:	9f04      	ldr	r7, [sp, #16]
 800145a:	0413      	lsls	r3, r2, #16
 800145c:	0c1b      	lsrs	r3, r3, #16
 800145e:	4359      	muls	r1, r3
 8001460:	4640      	mov	r0, r8
 8001462:	437b      	muls	r3, r7
 8001464:	469c      	mov	ip, r3
 8001466:	0c15      	lsrs	r5, r2, #16
 8001468:	4368      	muls	r0, r5
 800146a:	0c0b      	lsrs	r3, r1, #16
 800146c:	4484      	add	ip, r0
 800146e:	4463      	add	r3, ip
 8001470:	437d      	muls	r5, r7
 8001472:	4298      	cmp	r0, r3
 8001474:	d903      	bls.n	800147e <__aeabi_ddiv+0x3aa>
 8001476:	2080      	movs	r0, #128	@ 0x80
 8001478:	0240      	lsls	r0, r0, #9
 800147a:	4684      	mov	ip, r0
 800147c:	4465      	add	r5, ip
 800147e:	0c18      	lsrs	r0, r3, #16
 8001480:	0409      	lsls	r1, r1, #16
 8001482:	041b      	lsls	r3, r3, #16
 8001484:	0c09      	lsrs	r1, r1, #16
 8001486:	1940      	adds	r0, r0, r5
 8001488:	185b      	adds	r3, r3, r1
 800148a:	4284      	cmp	r4, r0
 800148c:	d327      	bcc.n	80014de <__aeabi_ddiv+0x40a>
 800148e:	d023      	beq.n	80014d8 <__aeabi_ddiv+0x404>
 8001490:	2301      	movs	r3, #1
 8001492:	0035      	movs	r5, r6
 8001494:	431a      	orrs	r2, r3
 8001496:	4b94      	ldr	r3, [pc, #592]	@ (80016e8 <__aeabi_ddiv+0x614>)
 8001498:	4453      	add	r3, sl
 800149a:	2b00      	cmp	r3, #0
 800149c:	dd60      	ble.n	8001560 <__aeabi_ddiv+0x48c>
 800149e:	0751      	lsls	r1, r2, #29
 80014a0:	d000      	beq.n	80014a4 <__aeabi_ddiv+0x3d0>
 80014a2:	e086      	b.n	80015b2 <__aeabi_ddiv+0x4de>
 80014a4:	002e      	movs	r6, r5
 80014a6:	08d1      	lsrs	r1, r2, #3
 80014a8:	465a      	mov	r2, fp
 80014aa:	01d2      	lsls	r2, r2, #7
 80014ac:	d506      	bpl.n	80014bc <__aeabi_ddiv+0x3e8>
 80014ae:	465a      	mov	r2, fp
 80014b0:	4b8e      	ldr	r3, [pc, #568]	@ (80016ec <__aeabi_ddiv+0x618>)
 80014b2:	401a      	ands	r2, r3
 80014b4:	2380      	movs	r3, #128	@ 0x80
 80014b6:	4693      	mov	fp, r2
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4453      	add	r3, sl
 80014bc:	4a8c      	ldr	r2, [pc, #560]	@ (80016f0 <__aeabi_ddiv+0x61c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	dd00      	ble.n	80014c4 <__aeabi_ddiv+0x3f0>
 80014c2:	e680      	b.n	80011c6 <__aeabi_ddiv+0xf2>
 80014c4:	465a      	mov	r2, fp
 80014c6:	0752      	lsls	r2, r2, #29
 80014c8:	430a      	orrs	r2, r1
 80014ca:	4690      	mov	r8, r2
 80014cc:	465a      	mov	r2, fp
 80014ce:	055b      	lsls	r3, r3, #21
 80014d0:	0254      	lsls	r4, r2, #9
 80014d2:	0b24      	lsrs	r4, r4, #12
 80014d4:	0d5b      	lsrs	r3, r3, #21
 80014d6:	e669      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80014d8:	0035      	movs	r5, r6
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0db      	beq.n	8001496 <__aeabi_ddiv+0x3c2>
 80014de:	9d00      	ldr	r5, [sp, #0]
 80014e0:	1e51      	subs	r1, r2, #1
 80014e2:	46ac      	mov	ip, r5
 80014e4:	4464      	add	r4, ip
 80014e6:	42ac      	cmp	r4, r5
 80014e8:	d200      	bcs.n	80014ec <__aeabi_ddiv+0x418>
 80014ea:	e09e      	b.n	800162a <__aeabi_ddiv+0x556>
 80014ec:	4284      	cmp	r4, r0
 80014ee:	d200      	bcs.n	80014f2 <__aeabi_ddiv+0x41e>
 80014f0:	e0e1      	b.n	80016b6 <__aeabi_ddiv+0x5e2>
 80014f2:	d100      	bne.n	80014f6 <__aeabi_ddiv+0x422>
 80014f4:	e0ee      	b.n	80016d4 <__aeabi_ddiv+0x600>
 80014f6:	000a      	movs	r2, r1
 80014f8:	e7ca      	b.n	8001490 <__aeabi_ddiv+0x3bc>
 80014fa:	4542      	cmp	r2, r8
 80014fc:	d900      	bls.n	8001500 <__aeabi_ddiv+0x42c>
 80014fe:	e708      	b.n	8001312 <__aeabi_ddiv+0x23e>
 8001500:	464b      	mov	r3, r9
 8001502:	07dc      	lsls	r4, r3, #31
 8001504:	0858      	lsrs	r0, r3, #1
 8001506:	4643      	mov	r3, r8
 8001508:	085b      	lsrs	r3, r3, #1
 800150a:	431c      	orrs	r4, r3
 800150c:	4643      	mov	r3, r8
 800150e:	07dd      	lsls	r5, r3, #31
 8001510:	e706      	b.n	8001320 <__aeabi_ddiv+0x24c>
 8001512:	f001 fa01 	bl	8002918 <__clzsi2>
 8001516:	2315      	movs	r3, #21
 8001518:	469c      	mov	ip, r3
 800151a:	4484      	add	ip, r0
 800151c:	0002      	movs	r2, r0
 800151e:	4663      	mov	r3, ip
 8001520:	3220      	adds	r2, #32
 8001522:	2b1c      	cmp	r3, #28
 8001524:	dc00      	bgt.n	8001528 <__aeabi_ddiv+0x454>
 8001526:	e692      	b.n	800124e <__aeabi_ddiv+0x17a>
 8001528:	0023      	movs	r3, r4
 800152a:	3808      	subs	r0, #8
 800152c:	4083      	lsls	r3, r0
 800152e:	4699      	mov	r9, r3
 8001530:	2300      	movs	r3, #0
 8001532:	4698      	mov	r8, r3
 8001534:	e69a      	b.n	800126c <__aeabi_ddiv+0x198>
 8001536:	f001 f9ef 	bl	8002918 <__clzsi2>
 800153a:	0002      	movs	r2, r0
 800153c:	0003      	movs	r3, r0
 800153e:	3215      	adds	r2, #21
 8001540:	3320      	adds	r3, #32
 8001542:	2a1c      	cmp	r2, #28
 8001544:	dc00      	bgt.n	8001548 <__aeabi_ddiv+0x474>
 8001546:	e65f      	b.n	8001208 <__aeabi_ddiv+0x134>
 8001548:	9900      	ldr	r1, [sp, #0]
 800154a:	3808      	subs	r0, #8
 800154c:	4081      	lsls	r1, r0
 800154e:	2200      	movs	r2, #0
 8001550:	468b      	mov	fp, r1
 8001552:	e666      	b.n	8001222 <__aeabi_ddiv+0x14e>
 8001554:	2200      	movs	r2, #0
 8001556:	002e      	movs	r6, r5
 8001558:	2400      	movs	r4, #0
 800155a:	4690      	mov	r8, r2
 800155c:	4b65      	ldr	r3, [pc, #404]	@ (80016f4 <__aeabi_ddiv+0x620>)
 800155e:	e625      	b.n	80011ac <__aeabi_ddiv+0xd8>
 8001560:	002e      	movs	r6, r5
 8001562:	2101      	movs	r1, #1
 8001564:	1ac9      	subs	r1, r1, r3
 8001566:	2938      	cmp	r1, #56	@ 0x38
 8001568:	dd00      	ble.n	800156c <__aeabi_ddiv+0x498>
 800156a:	e61b      	b.n	80011a4 <__aeabi_ddiv+0xd0>
 800156c:	291f      	cmp	r1, #31
 800156e:	dc7e      	bgt.n	800166e <__aeabi_ddiv+0x59a>
 8001570:	4861      	ldr	r0, [pc, #388]	@ (80016f8 <__aeabi_ddiv+0x624>)
 8001572:	0014      	movs	r4, r2
 8001574:	4450      	add	r0, sl
 8001576:	465b      	mov	r3, fp
 8001578:	4082      	lsls	r2, r0
 800157a:	4083      	lsls	r3, r0
 800157c:	40cc      	lsrs	r4, r1
 800157e:	1e50      	subs	r0, r2, #1
 8001580:	4182      	sbcs	r2, r0
 8001582:	4323      	orrs	r3, r4
 8001584:	431a      	orrs	r2, r3
 8001586:	465b      	mov	r3, fp
 8001588:	40cb      	lsrs	r3, r1
 800158a:	0751      	lsls	r1, r2, #29
 800158c:	d009      	beq.n	80015a2 <__aeabi_ddiv+0x4ce>
 800158e:	210f      	movs	r1, #15
 8001590:	4011      	ands	r1, r2
 8001592:	2904      	cmp	r1, #4
 8001594:	d005      	beq.n	80015a2 <__aeabi_ddiv+0x4ce>
 8001596:	1d11      	adds	r1, r2, #4
 8001598:	4291      	cmp	r1, r2
 800159a:	4192      	sbcs	r2, r2
 800159c:	4252      	negs	r2, r2
 800159e:	189b      	adds	r3, r3, r2
 80015a0:	000a      	movs	r2, r1
 80015a2:	0219      	lsls	r1, r3, #8
 80015a4:	d400      	bmi.n	80015a8 <__aeabi_ddiv+0x4d4>
 80015a6:	e09b      	b.n	80016e0 <__aeabi_ddiv+0x60c>
 80015a8:	2200      	movs	r2, #0
 80015aa:	2301      	movs	r3, #1
 80015ac:	2400      	movs	r4, #0
 80015ae:	4690      	mov	r8, r2
 80015b0:	e5fc      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80015b2:	210f      	movs	r1, #15
 80015b4:	4011      	ands	r1, r2
 80015b6:	2904      	cmp	r1, #4
 80015b8:	d100      	bne.n	80015bc <__aeabi_ddiv+0x4e8>
 80015ba:	e773      	b.n	80014a4 <__aeabi_ddiv+0x3d0>
 80015bc:	1d11      	adds	r1, r2, #4
 80015be:	4291      	cmp	r1, r2
 80015c0:	4192      	sbcs	r2, r2
 80015c2:	4252      	negs	r2, r2
 80015c4:	002e      	movs	r6, r5
 80015c6:	08c9      	lsrs	r1, r1, #3
 80015c8:	4493      	add	fp, r2
 80015ca:	e76d      	b.n	80014a8 <__aeabi_ddiv+0x3d4>
 80015cc:	9b00      	ldr	r3, [sp, #0]
 80015ce:	3d01      	subs	r5, #1
 80015d0:	469c      	mov	ip, r3
 80015d2:	4461      	add	r1, ip
 80015d4:	428b      	cmp	r3, r1
 80015d6:	d900      	bls.n	80015da <__aeabi_ddiv+0x506>
 80015d8:	e72c      	b.n	8001434 <__aeabi_ddiv+0x360>
 80015da:	428a      	cmp	r2, r1
 80015dc:	d800      	bhi.n	80015e0 <__aeabi_ddiv+0x50c>
 80015de:	e729      	b.n	8001434 <__aeabi_ddiv+0x360>
 80015e0:	1e85      	subs	r5, r0, #2
 80015e2:	4461      	add	r1, ip
 80015e4:	e726      	b.n	8001434 <__aeabi_ddiv+0x360>
 80015e6:	9900      	ldr	r1, [sp, #0]
 80015e8:	3b01      	subs	r3, #1
 80015ea:	468c      	mov	ip, r1
 80015ec:	4464      	add	r4, ip
 80015ee:	42a1      	cmp	r1, r4
 80015f0:	d900      	bls.n	80015f4 <__aeabi_ddiv+0x520>
 80015f2:	e72d      	b.n	8001450 <__aeabi_ddiv+0x37c>
 80015f4:	42a2      	cmp	r2, r4
 80015f6:	d800      	bhi.n	80015fa <__aeabi_ddiv+0x526>
 80015f8:	e72a      	b.n	8001450 <__aeabi_ddiv+0x37c>
 80015fa:	1e83      	subs	r3, r0, #2
 80015fc:	4464      	add	r4, ip
 80015fe:	e727      	b.n	8001450 <__aeabi_ddiv+0x37c>
 8001600:	4287      	cmp	r7, r0
 8001602:	d000      	beq.n	8001606 <__aeabi_ddiv+0x532>
 8001604:	e6fe      	b.n	8001404 <__aeabi_ddiv+0x330>
 8001606:	45a9      	cmp	r9, r5
 8001608:	d900      	bls.n	800160c <__aeabi_ddiv+0x538>
 800160a:	e6fb      	b.n	8001404 <__aeabi_ddiv+0x330>
 800160c:	e6f5      	b.n	80013fa <__aeabi_ddiv+0x326>
 800160e:	42a2      	cmp	r2, r4
 8001610:	d800      	bhi.n	8001614 <__aeabi_ddiv+0x540>
 8001612:	e6b9      	b.n	8001388 <__aeabi_ddiv+0x2b4>
 8001614:	1e83      	subs	r3, r0, #2
 8001616:	4464      	add	r4, ip
 8001618:	e6b6      	b.n	8001388 <__aeabi_ddiv+0x2b4>
 800161a:	428a      	cmp	r2, r1
 800161c:	d800      	bhi.n	8001620 <__aeabi_ddiv+0x54c>
 800161e:	e69f      	b.n	8001360 <__aeabi_ddiv+0x28c>
 8001620:	46bc      	mov	ip, r7
 8001622:	1e83      	subs	r3, r0, #2
 8001624:	4698      	mov	r8, r3
 8001626:	4461      	add	r1, ip
 8001628:	e69a      	b.n	8001360 <__aeabi_ddiv+0x28c>
 800162a:	000a      	movs	r2, r1
 800162c:	4284      	cmp	r4, r0
 800162e:	d000      	beq.n	8001632 <__aeabi_ddiv+0x55e>
 8001630:	e72e      	b.n	8001490 <__aeabi_ddiv+0x3bc>
 8001632:	454b      	cmp	r3, r9
 8001634:	d000      	beq.n	8001638 <__aeabi_ddiv+0x564>
 8001636:	e72b      	b.n	8001490 <__aeabi_ddiv+0x3bc>
 8001638:	0035      	movs	r5, r6
 800163a:	e72c      	b.n	8001496 <__aeabi_ddiv+0x3c2>
 800163c:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <__aeabi_ddiv+0x614>)
 800163e:	4a2f      	ldr	r2, [pc, #188]	@ (80016fc <__aeabi_ddiv+0x628>)
 8001640:	4453      	add	r3, sl
 8001642:	4592      	cmp	sl, r2
 8001644:	db43      	blt.n	80016ce <__aeabi_ddiv+0x5fa>
 8001646:	2201      	movs	r2, #1
 8001648:	2100      	movs	r1, #0
 800164a:	4493      	add	fp, r2
 800164c:	e72c      	b.n	80014a8 <__aeabi_ddiv+0x3d4>
 800164e:	42ac      	cmp	r4, r5
 8001650:	d800      	bhi.n	8001654 <__aeabi_ddiv+0x580>
 8001652:	e6d7      	b.n	8001404 <__aeabi_ddiv+0x330>
 8001654:	2302      	movs	r3, #2
 8001656:	425b      	negs	r3, r3
 8001658:	469c      	mov	ip, r3
 800165a:	9900      	ldr	r1, [sp, #0]
 800165c:	444d      	add	r5, r9
 800165e:	454d      	cmp	r5, r9
 8001660:	419b      	sbcs	r3, r3
 8001662:	44e3      	add	fp, ip
 8001664:	468c      	mov	ip, r1
 8001666:	425b      	negs	r3, r3
 8001668:	4463      	add	r3, ip
 800166a:	18c0      	adds	r0, r0, r3
 800166c:	e6cc      	b.n	8001408 <__aeabi_ddiv+0x334>
 800166e:	201f      	movs	r0, #31
 8001670:	4240      	negs	r0, r0
 8001672:	1ac3      	subs	r3, r0, r3
 8001674:	4658      	mov	r0, fp
 8001676:	40d8      	lsrs	r0, r3
 8001678:	2920      	cmp	r1, #32
 800167a:	d004      	beq.n	8001686 <__aeabi_ddiv+0x5b2>
 800167c:	4659      	mov	r1, fp
 800167e:	4b20      	ldr	r3, [pc, #128]	@ (8001700 <__aeabi_ddiv+0x62c>)
 8001680:	4453      	add	r3, sl
 8001682:	4099      	lsls	r1, r3
 8001684:	430a      	orrs	r2, r1
 8001686:	1e53      	subs	r3, r2, #1
 8001688:	419a      	sbcs	r2, r3
 800168a:	2307      	movs	r3, #7
 800168c:	0019      	movs	r1, r3
 800168e:	4302      	orrs	r2, r0
 8001690:	2400      	movs	r4, #0
 8001692:	4011      	ands	r1, r2
 8001694:	4213      	tst	r3, r2
 8001696:	d009      	beq.n	80016ac <__aeabi_ddiv+0x5d8>
 8001698:	3308      	adds	r3, #8
 800169a:	4013      	ands	r3, r2
 800169c:	2b04      	cmp	r3, #4
 800169e:	d01d      	beq.n	80016dc <__aeabi_ddiv+0x608>
 80016a0:	1d13      	adds	r3, r2, #4
 80016a2:	4293      	cmp	r3, r2
 80016a4:	4189      	sbcs	r1, r1
 80016a6:	001a      	movs	r2, r3
 80016a8:	4249      	negs	r1, r1
 80016aa:	0749      	lsls	r1, r1, #29
 80016ac:	08d2      	lsrs	r2, r2, #3
 80016ae:	430a      	orrs	r2, r1
 80016b0:	4690      	mov	r8, r2
 80016b2:	2300      	movs	r3, #0
 80016b4:	e57a      	b.n	80011ac <__aeabi_ddiv+0xd8>
 80016b6:	4649      	mov	r1, r9
 80016b8:	9f00      	ldr	r7, [sp, #0]
 80016ba:	004d      	lsls	r5, r1, #1
 80016bc:	454d      	cmp	r5, r9
 80016be:	4189      	sbcs	r1, r1
 80016c0:	46bc      	mov	ip, r7
 80016c2:	4249      	negs	r1, r1
 80016c4:	4461      	add	r1, ip
 80016c6:	46a9      	mov	r9, r5
 80016c8:	3a02      	subs	r2, #2
 80016ca:	1864      	adds	r4, r4, r1
 80016cc:	e7ae      	b.n	800162c <__aeabi_ddiv+0x558>
 80016ce:	2201      	movs	r2, #1
 80016d0:	4252      	negs	r2, r2
 80016d2:	e746      	b.n	8001562 <__aeabi_ddiv+0x48e>
 80016d4:	4599      	cmp	r9, r3
 80016d6:	d3ee      	bcc.n	80016b6 <__aeabi_ddiv+0x5e2>
 80016d8:	000a      	movs	r2, r1
 80016da:	e7aa      	b.n	8001632 <__aeabi_ddiv+0x55e>
 80016dc:	2100      	movs	r1, #0
 80016de:	e7e5      	b.n	80016ac <__aeabi_ddiv+0x5d8>
 80016e0:	0759      	lsls	r1, r3, #29
 80016e2:	025b      	lsls	r3, r3, #9
 80016e4:	0b1c      	lsrs	r4, r3, #12
 80016e6:	e7e1      	b.n	80016ac <__aeabi_ddiv+0x5d8>
 80016e8:	000003ff 	.word	0x000003ff
 80016ec:	feffffff 	.word	0xfeffffff
 80016f0:	000007fe 	.word	0x000007fe
 80016f4:	000007ff 	.word	0x000007ff
 80016f8:	0000041e 	.word	0x0000041e
 80016fc:	fffffc02 	.word	0xfffffc02
 8001700:	0000043e 	.word	0x0000043e

08001704 <__eqdf2>:
 8001704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001706:	4657      	mov	r7, sl
 8001708:	46de      	mov	lr, fp
 800170a:	464e      	mov	r6, r9
 800170c:	4645      	mov	r5, r8
 800170e:	b5e0      	push	{r5, r6, r7, lr}
 8001710:	000d      	movs	r5, r1
 8001712:	0004      	movs	r4, r0
 8001714:	0fe8      	lsrs	r0, r5, #31
 8001716:	4683      	mov	fp, r0
 8001718:	0309      	lsls	r1, r1, #12
 800171a:	0fd8      	lsrs	r0, r3, #31
 800171c:	0b09      	lsrs	r1, r1, #12
 800171e:	4682      	mov	sl, r0
 8001720:	4819      	ldr	r0, [pc, #100]	@ (8001788 <__eqdf2+0x84>)
 8001722:	468c      	mov	ip, r1
 8001724:	031f      	lsls	r7, r3, #12
 8001726:	0069      	lsls	r1, r5, #1
 8001728:	005e      	lsls	r6, r3, #1
 800172a:	0d49      	lsrs	r1, r1, #21
 800172c:	0b3f      	lsrs	r7, r7, #12
 800172e:	0d76      	lsrs	r6, r6, #21
 8001730:	4281      	cmp	r1, r0
 8001732:	d018      	beq.n	8001766 <__eqdf2+0x62>
 8001734:	4286      	cmp	r6, r0
 8001736:	d00f      	beq.n	8001758 <__eqdf2+0x54>
 8001738:	2001      	movs	r0, #1
 800173a:	42b1      	cmp	r1, r6
 800173c:	d10d      	bne.n	800175a <__eqdf2+0x56>
 800173e:	45bc      	cmp	ip, r7
 8001740:	d10b      	bne.n	800175a <__eqdf2+0x56>
 8001742:	4294      	cmp	r4, r2
 8001744:	d109      	bne.n	800175a <__eqdf2+0x56>
 8001746:	45d3      	cmp	fp, sl
 8001748:	d01c      	beq.n	8001784 <__eqdf2+0x80>
 800174a:	2900      	cmp	r1, #0
 800174c:	d105      	bne.n	800175a <__eqdf2+0x56>
 800174e:	4660      	mov	r0, ip
 8001750:	4320      	orrs	r0, r4
 8001752:	1e43      	subs	r3, r0, #1
 8001754:	4198      	sbcs	r0, r3
 8001756:	e000      	b.n	800175a <__eqdf2+0x56>
 8001758:	2001      	movs	r0, #1
 800175a:	bcf0      	pop	{r4, r5, r6, r7}
 800175c:	46bb      	mov	fp, r7
 800175e:	46b2      	mov	sl, r6
 8001760:	46a9      	mov	r9, r5
 8001762:	46a0      	mov	r8, r4
 8001764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001766:	2001      	movs	r0, #1
 8001768:	428e      	cmp	r6, r1
 800176a:	d1f6      	bne.n	800175a <__eqdf2+0x56>
 800176c:	4661      	mov	r1, ip
 800176e:	4339      	orrs	r1, r7
 8001770:	000f      	movs	r7, r1
 8001772:	4317      	orrs	r7, r2
 8001774:	4327      	orrs	r7, r4
 8001776:	d1f0      	bne.n	800175a <__eqdf2+0x56>
 8001778:	465b      	mov	r3, fp
 800177a:	4652      	mov	r2, sl
 800177c:	1a98      	subs	r0, r3, r2
 800177e:	1e43      	subs	r3, r0, #1
 8001780:	4198      	sbcs	r0, r3
 8001782:	e7ea      	b.n	800175a <__eqdf2+0x56>
 8001784:	2000      	movs	r0, #0
 8001786:	e7e8      	b.n	800175a <__eqdf2+0x56>
 8001788:	000007ff 	.word	0x000007ff

0800178c <__gedf2>:
 800178c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800178e:	4657      	mov	r7, sl
 8001790:	464e      	mov	r6, r9
 8001792:	4645      	mov	r5, r8
 8001794:	46de      	mov	lr, fp
 8001796:	b5e0      	push	{r5, r6, r7, lr}
 8001798:	000d      	movs	r5, r1
 800179a:	030e      	lsls	r6, r1, #12
 800179c:	0049      	lsls	r1, r1, #1
 800179e:	0d49      	lsrs	r1, r1, #21
 80017a0:	468a      	mov	sl, r1
 80017a2:	0fdf      	lsrs	r7, r3, #31
 80017a4:	0fe9      	lsrs	r1, r5, #31
 80017a6:	46bc      	mov	ip, r7
 80017a8:	b083      	sub	sp, #12
 80017aa:	4f2f      	ldr	r7, [pc, #188]	@ (8001868 <__gedf2+0xdc>)
 80017ac:	0004      	movs	r4, r0
 80017ae:	4680      	mov	r8, r0
 80017b0:	9101      	str	r1, [sp, #4]
 80017b2:	0058      	lsls	r0, r3, #1
 80017b4:	0319      	lsls	r1, r3, #12
 80017b6:	4691      	mov	r9, r2
 80017b8:	0b36      	lsrs	r6, r6, #12
 80017ba:	0b09      	lsrs	r1, r1, #12
 80017bc:	0d40      	lsrs	r0, r0, #21
 80017be:	45ba      	cmp	sl, r7
 80017c0:	d01d      	beq.n	80017fe <__gedf2+0x72>
 80017c2:	42b8      	cmp	r0, r7
 80017c4:	d00d      	beq.n	80017e2 <__gedf2+0x56>
 80017c6:	4657      	mov	r7, sl
 80017c8:	2f00      	cmp	r7, #0
 80017ca:	d12a      	bne.n	8001822 <__gedf2+0x96>
 80017cc:	4334      	orrs	r4, r6
 80017ce:	2800      	cmp	r0, #0
 80017d0:	d124      	bne.n	800181c <__gedf2+0x90>
 80017d2:	430a      	orrs	r2, r1
 80017d4:	d036      	beq.n	8001844 <__gedf2+0xb8>
 80017d6:	2c00      	cmp	r4, #0
 80017d8:	d141      	bne.n	800185e <__gedf2+0xd2>
 80017da:	4663      	mov	r3, ip
 80017dc:	0058      	lsls	r0, r3, #1
 80017de:	3801      	subs	r0, #1
 80017e0:	e015      	b.n	800180e <__gedf2+0x82>
 80017e2:	4311      	orrs	r1, r2
 80017e4:	d138      	bne.n	8001858 <__gedf2+0xcc>
 80017e6:	4653      	mov	r3, sl
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <__gedf2+0x64>
 80017ec:	4326      	orrs	r6, r4
 80017ee:	d0f4      	beq.n	80017da <__gedf2+0x4e>
 80017f0:	9b01      	ldr	r3, [sp, #4]
 80017f2:	4563      	cmp	r3, ip
 80017f4:	d107      	bne.n	8001806 <__gedf2+0x7a>
 80017f6:	9b01      	ldr	r3, [sp, #4]
 80017f8:	0058      	lsls	r0, r3, #1
 80017fa:	3801      	subs	r0, #1
 80017fc:	e007      	b.n	800180e <__gedf2+0x82>
 80017fe:	4326      	orrs	r6, r4
 8001800:	d12a      	bne.n	8001858 <__gedf2+0xcc>
 8001802:	4550      	cmp	r0, sl
 8001804:	d021      	beq.n	800184a <__gedf2+0xbe>
 8001806:	2001      	movs	r0, #1
 8001808:	9b01      	ldr	r3, [sp, #4]
 800180a:	425f      	negs	r7, r3
 800180c:	4338      	orrs	r0, r7
 800180e:	b003      	add	sp, #12
 8001810:	bcf0      	pop	{r4, r5, r6, r7}
 8001812:	46bb      	mov	fp, r7
 8001814:	46b2      	mov	sl, r6
 8001816:	46a9      	mov	r9, r5
 8001818:	46a0      	mov	r8, r4
 800181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181c:	2c00      	cmp	r4, #0
 800181e:	d0dc      	beq.n	80017da <__gedf2+0x4e>
 8001820:	e7e6      	b.n	80017f0 <__gedf2+0x64>
 8001822:	2800      	cmp	r0, #0
 8001824:	d0ef      	beq.n	8001806 <__gedf2+0x7a>
 8001826:	9b01      	ldr	r3, [sp, #4]
 8001828:	4563      	cmp	r3, ip
 800182a:	d1ec      	bne.n	8001806 <__gedf2+0x7a>
 800182c:	4582      	cmp	sl, r0
 800182e:	dcea      	bgt.n	8001806 <__gedf2+0x7a>
 8001830:	dbe1      	blt.n	80017f6 <__gedf2+0x6a>
 8001832:	428e      	cmp	r6, r1
 8001834:	d8e7      	bhi.n	8001806 <__gedf2+0x7a>
 8001836:	d1de      	bne.n	80017f6 <__gedf2+0x6a>
 8001838:	45c8      	cmp	r8, r9
 800183a:	d8e4      	bhi.n	8001806 <__gedf2+0x7a>
 800183c:	2000      	movs	r0, #0
 800183e:	45c8      	cmp	r8, r9
 8001840:	d2e5      	bcs.n	800180e <__gedf2+0x82>
 8001842:	e7d8      	b.n	80017f6 <__gedf2+0x6a>
 8001844:	2c00      	cmp	r4, #0
 8001846:	d0e2      	beq.n	800180e <__gedf2+0x82>
 8001848:	e7dd      	b.n	8001806 <__gedf2+0x7a>
 800184a:	4311      	orrs	r1, r2
 800184c:	d104      	bne.n	8001858 <__gedf2+0xcc>
 800184e:	9b01      	ldr	r3, [sp, #4]
 8001850:	4563      	cmp	r3, ip
 8001852:	d1d8      	bne.n	8001806 <__gedf2+0x7a>
 8001854:	2000      	movs	r0, #0
 8001856:	e7da      	b.n	800180e <__gedf2+0x82>
 8001858:	2002      	movs	r0, #2
 800185a:	4240      	negs	r0, r0
 800185c:	e7d7      	b.n	800180e <__gedf2+0x82>
 800185e:	9b01      	ldr	r3, [sp, #4]
 8001860:	4563      	cmp	r3, ip
 8001862:	d0e6      	beq.n	8001832 <__gedf2+0xa6>
 8001864:	e7cf      	b.n	8001806 <__gedf2+0x7a>
 8001866:	46c0      	nop			@ (mov r8, r8)
 8001868:	000007ff 	.word	0x000007ff

0800186c <__ledf2>:
 800186c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186e:	4657      	mov	r7, sl
 8001870:	464e      	mov	r6, r9
 8001872:	4645      	mov	r5, r8
 8001874:	46de      	mov	lr, fp
 8001876:	b5e0      	push	{r5, r6, r7, lr}
 8001878:	000d      	movs	r5, r1
 800187a:	030e      	lsls	r6, r1, #12
 800187c:	0049      	lsls	r1, r1, #1
 800187e:	0d49      	lsrs	r1, r1, #21
 8001880:	468a      	mov	sl, r1
 8001882:	0fdf      	lsrs	r7, r3, #31
 8001884:	0fe9      	lsrs	r1, r5, #31
 8001886:	46bc      	mov	ip, r7
 8001888:	b083      	sub	sp, #12
 800188a:	4f2e      	ldr	r7, [pc, #184]	@ (8001944 <__ledf2+0xd8>)
 800188c:	0004      	movs	r4, r0
 800188e:	4680      	mov	r8, r0
 8001890:	9101      	str	r1, [sp, #4]
 8001892:	0058      	lsls	r0, r3, #1
 8001894:	0319      	lsls	r1, r3, #12
 8001896:	4691      	mov	r9, r2
 8001898:	0b36      	lsrs	r6, r6, #12
 800189a:	0b09      	lsrs	r1, r1, #12
 800189c:	0d40      	lsrs	r0, r0, #21
 800189e:	45ba      	cmp	sl, r7
 80018a0:	d01e      	beq.n	80018e0 <__ledf2+0x74>
 80018a2:	42b8      	cmp	r0, r7
 80018a4:	d00d      	beq.n	80018c2 <__ledf2+0x56>
 80018a6:	4657      	mov	r7, sl
 80018a8:	2f00      	cmp	r7, #0
 80018aa:	d127      	bne.n	80018fc <__ledf2+0x90>
 80018ac:	4334      	orrs	r4, r6
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d133      	bne.n	800191a <__ledf2+0xae>
 80018b2:	430a      	orrs	r2, r1
 80018b4:	d034      	beq.n	8001920 <__ledf2+0xb4>
 80018b6:	2c00      	cmp	r4, #0
 80018b8:	d140      	bne.n	800193c <__ledf2+0xd0>
 80018ba:	4663      	mov	r3, ip
 80018bc:	0058      	lsls	r0, r3, #1
 80018be:	3801      	subs	r0, #1
 80018c0:	e015      	b.n	80018ee <__ledf2+0x82>
 80018c2:	4311      	orrs	r1, r2
 80018c4:	d112      	bne.n	80018ec <__ledf2+0x80>
 80018c6:	4653      	mov	r3, sl
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <__ledf2+0x64>
 80018cc:	4326      	orrs	r6, r4
 80018ce:	d0f4      	beq.n	80018ba <__ledf2+0x4e>
 80018d0:	9b01      	ldr	r3, [sp, #4]
 80018d2:	4563      	cmp	r3, ip
 80018d4:	d01d      	beq.n	8001912 <__ledf2+0xa6>
 80018d6:	2001      	movs	r0, #1
 80018d8:	9b01      	ldr	r3, [sp, #4]
 80018da:	425f      	negs	r7, r3
 80018dc:	4338      	orrs	r0, r7
 80018de:	e006      	b.n	80018ee <__ledf2+0x82>
 80018e0:	4326      	orrs	r6, r4
 80018e2:	d103      	bne.n	80018ec <__ledf2+0x80>
 80018e4:	4550      	cmp	r0, sl
 80018e6:	d1f6      	bne.n	80018d6 <__ledf2+0x6a>
 80018e8:	4311      	orrs	r1, r2
 80018ea:	d01c      	beq.n	8001926 <__ledf2+0xba>
 80018ec:	2002      	movs	r0, #2
 80018ee:	b003      	add	sp, #12
 80018f0:	bcf0      	pop	{r4, r5, r6, r7}
 80018f2:	46bb      	mov	fp, r7
 80018f4:	46b2      	mov	sl, r6
 80018f6:	46a9      	mov	r9, r5
 80018f8:	46a0      	mov	r8, r4
 80018fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d0ea      	beq.n	80018d6 <__ledf2+0x6a>
 8001900:	9b01      	ldr	r3, [sp, #4]
 8001902:	4563      	cmp	r3, ip
 8001904:	d1e7      	bne.n	80018d6 <__ledf2+0x6a>
 8001906:	4582      	cmp	sl, r0
 8001908:	dce5      	bgt.n	80018d6 <__ledf2+0x6a>
 800190a:	db02      	blt.n	8001912 <__ledf2+0xa6>
 800190c:	428e      	cmp	r6, r1
 800190e:	d8e2      	bhi.n	80018d6 <__ledf2+0x6a>
 8001910:	d00e      	beq.n	8001930 <__ledf2+0xc4>
 8001912:	9b01      	ldr	r3, [sp, #4]
 8001914:	0058      	lsls	r0, r3, #1
 8001916:	3801      	subs	r0, #1
 8001918:	e7e9      	b.n	80018ee <__ledf2+0x82>
 800191a:	2c00      	cmp	r4, #0
 800191c:	d0cd      	beq.n	80018ba <__ledf2+0x4e>
 800191e:	e7d7      	b.n	80018d0 <__ledf2+0x64>
 8001920:	2c00      	cmp	r4, #0
 8001922:	d0e4      	beq.n	80018ee <__ledf2+0x82>
 8001924:	e7d7      	b.n	80018d6 <__ledf2+0x6a>
 8001926:	9b01      	ldr	r3, [sp, #4]
 8001928:	2000      	movs	r0, #0
 800192a:	4563      	cmp	r3, ip
 800192c:	d0df      	beq.n	80018ee <__ledf2+0x82>
 800192e:	e7d2      	b.n	80018d6 <__ledf2+0x6a>
 8001930:	45c8      	cmp	r8, r9
 8001932:	d8d0      	bhi.n	80018d6 <__ledf2+0x6a>
 8001934:	2000      	movs	r0, #0
 8001936:	45c8      	cmp	r8, r9
 8001938:	d2d9      	bcs.n	80018ee <__ledf2+0x82>
 800193a:	e7ea      	b.n	8001912 <__ledf2+0xa6>
 800193c:	9b01      	ldr	r3, [sp, #4]
 800193e:	4563      	cmp	r3, ip
 8001940:	d0e4      	beq.n	800190c <__ledf2+0xa0>
 8001942:	e7c8      	b.n	80018d6 <__ledf2+0x6a>
 8001944:	000007ff 	.word	0x000007ff

08001948 <__aeabi_dmul>:
 8001948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194a:	4657      	mov	r7, sl
 800194c:	464e      	mov	r6, r9
 800194e:	46de      	mov	lr, fp
 8001950:	4645      	mov	r5, r8
 8001952:	b5e0      	push	{r5, r6, r7, lr}
 8001954:	001f      	movs	r7, r3
 8001956:	030b      	lsls	r3, r1, #12
 8001958:	0b1b      	lsrs	r3, r3, #12
 800195a:	0016      	movs	r6, r2
 800195c:	469a      	mov	sl, r3
 800195e:	0fca      	lsrs	r2, r1, #31
 8001960:	004b      	lsls	r3, r1, #1
 8001962:	0004      	movs	r4, r0
 8001964:	4691      	mov	r9, r2
 8001966:	b085      	sub	sp, #20
 8001968:	0d5b      	lsrs	r3, r3, #21
 800196a:	d100      	bne.n	800196e <__aeabi_dmul+0x26>
 800196c:	e1cf      	b.n	8001d0e <__aeabi_dmul+0x3c6>
 800196e:	4acd      	ldr	r2, [pc, #820]	@ (8001ca4 <__aeabi_dmul+0x35c>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d055      	beq.n	8001a20 <__aeabi_dmul+0xd8>
 8001974:	4651      	mov	r1, sl
 8001976:	0f42      	lsrs	r2, r0, #29
 8001978:	00c9      	lsls	r1, r1, #3
 800197a:	430a      	orrs	r2, r1
 800197c:	2180      	movs	r1, #128	@ 0x80
 800197e:	0409      	lsls	r1, r1, #16
 8001980:	4311      	orrs	r1, r2
 8001982:	00c2      	lsls	r2, r0, #3
 8001984:	4690      	mov	r8, r2
 8001986:	4ac8      	ldr	r2, [pc, #800]	@ (8001ca8 <__aeabi_dmul+0x360>)
 8001988:	468a      	mov	sl, r1
 800198a:	4693      	mov	fp, r2
 800198c:	449b      	add	fp, r3
 800198e:	2300      	movs	r3, #0
 8001990:	2500      	movs	r5, #0
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	033c      	lsls	r4, r7, #12
 8001996:	007b      	lsls	r3, r7, #1
 8001998:	0ffa      	lsrs	r2, r7, #31
 800199a:	9601      	str	r6, [sp, #4]
 800199c:	0b24      	lsrs	r4, r4, #12
 800199e:	0d5b      	lsrs	r3, r3, #21
 80019a0:	9200      	str	r2, [sp, #0]
 80019a2:	d100      	bne.n	80019a6 <__aeabi_dmul+0x5e>
 80019a4:	e188      	b.n	8001cb8 <__aeabi_dmul+0x370>
 80019a6:	4abf      	ldr	r2, [pc, #764]	@ (8001ca4 <__aeabi_dmul+0x35c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d100      	bne.n	80019ae <__aeabi_dmul+0x66>
 80019ac:	e092      	b.n	8001ad4 <__aeabi_dmul+0x18c>
 80019ae:	4abe      	ldr	r2, [pc, #760]	@ (8001ca8 <__aeabi_dmul+0x360>)
 80019b0:	4694      	mov	ip, r2
 80019b2:	4463      	add	r3, ip
 80019b4:	449b      	add	fp, r3
 80019b6:	2d0a      	cmp	r5, #10
 80019b8:	dc42      	bgt.n	8001a40 <__aeabi_dmul+0xf8>
 80019ba:	00e4      	lsls	r4, r4, #3
 80019bc:	0f73      	lsrs	r3, r6, #29
 80019be:	4323      	orrs	r3, r4
 80019c0:	2480      	movs	r4, #128	@ 0x80
 80019c2:	4649      	mov	r1, r9
 80019c4:	0424      	lsls	r4, r4, #16
 80019c6:	431c      	orrs	r4, r3
 80019c8:	00f3      	lsls	r3, r6, #3
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	9b00      	ldr	r3, [sp, #0]
 80019ce:	2000      	movs	r0, #0
 80019d0:	4059      	eors	r1, r3
 80019d2:	b2cb      	uxtb	r3, r1
 80019d4:	9303      	str	r3, [sp, #12]
 80019d6:	2d02      	cmp	r5, #2
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_dmul+0x94>
 80019da:	e094      	b.n	8001b06 <__aeabi_dmul+0x1be>
 80019dc:	2301      	movs	r3, #1
 80019de:	40ab      	lsls	r3, r5
 80019e0:	001d      	movs	r5, r3
 80019e2:	23a6      	movs	r3, #166	@ 0xa6
 80019e4:	002a      	movs	r2, r5
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	401a      	ands	r2, r3
 80019ea:	421d      	tst	r5, r3
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dmul+0xa8>
 80019ee:	e229      	b.n	8001e44 <__aeabi_dmul+0x4fc>
 80019f0:	2390      	movs	r3, #144	@ 0x90
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	421d      	tst	r5, r3
 80019f6:	d100      	bne.n	80019fa <__aeabi_dmul+0xb2>
 80019f8:	e24d      	b.n	8001e96 <__aeabi_dmul+0x54e>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2480      	movs	r4, #128	@ 0x80
 80019fe:	4699      	mov	r9, r3
 8001a00:	0324      	lsls	r4, r4, #12
 8001a02:	4ba8      	ldr	r3, [pc, #672]	@ (8001ca4 <__aeabi_dmul+0x35c>)
 8001a04:	0010      	movs	r0, r2
 8001a06:	464a      	mov	r2, r9
 8001a08:	051b      	lsls	r3, r3, #20
 8001a0a:	4323      	orrs	r3, r4
 8001a0c:	07d2      	lsls	r2, r2, #31
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	0019      	movs	r1, r3
 8001a12:	b005      	add	sp, #20
 8001a14:	bcf0      	pop	{r4, r5, r6, r7}
 8001a16:	46bb      	mov	fp, r7
 8001a18:	46b2      	mov	sl, r6
 8001a1a:	46a9      	mov	r9, r5
 8001a1c:	46a0      	mov	r8, r4
 8001a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a20:	4652      	mov	r2, sl
 8001a22:	4302      	orrs	r2, r0
 8001a24:	4690      	mov	r8, r2
 8001a26:	d000      	beq.n	8001a2a <__aeabi_dmul+0xe2>
 8001a28:	e1ac      	b.n	8001d84 <__aeabi_dmul+0x43c>
 8001a2a:	469b      	mov	fp, r3
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	4692      	mov	sl, r2
 8001a30:	2508      	movs	r5, #8
 8001a32:	9302      	str	r3, [sp, #8]
 8001a34:	e7ae      	b.n	8001994 <__aeabi_dmul+0x4c>
 8001a36:	9b00      	ldr	r3, [sp, #0]
 8001a38:	46a2      	mov	sl, r4
 8001a3a:	4699      	mov	r9, r3
 8001a3c:	9b01      	ldr	r3, [sp, #4]
 8001a3e:	4698      	mov	r8, r3
 8001a40:	9b02      	ldr	r3, [sp, #8]
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dmul+0x100>
 8001a46:	e1ca      	b.n	8001dde <__aeabi_dmul+0x496>
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dmul+0x106>
 8001a4c:	e192      	b.n	8001d74 <__aeabi_dmul+0x42c>
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d110      	bne.n	8001a74 <__aeabi_dmul+0x12c>
 8001a52:	2300      	movs	r3, #0
 8001a54:	2400      	movs	r4, #0
 8001a56:	2200      	movs	r2, #0
 8001a58:	e7d4      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	087b      	lsrs	r3, r7, #1
 8001a5e:	403a      	ands	r2, r7
 8001a60:	4313      	orrs	r3, r2
 8001a62:	4652      	mov	r2, sl
 8001a64:	07d2      	lsls	r2, r2, #31
 8001a66:	4313      	orrs	r3, r2
 8001a68:	4698      	mov	r8, r3
 8001a6a:	4653      	mov	r3, sl
 8001a6c:	085b      	lsrs	r3, r3, #1
 8001a6e:	469a      	mov	sl, r3
 8001a70:	9b03      	ldr	r3, [sp, #12]
 8001a72:	4699      	mov	r9, r3
 8001a74:	465b      	mov	r3, fp
 8001a76:	1c58      	adds	r0, r3, #1
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	445b      	add	r3, fp
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	dc00      	bgt.n	8001a84 <__aeabi_dmul+0x13c>
 8001a82:	e1b1      	b.n	8001de8 <__aeabi_dmul+0x4a0>
 8001a84:	4642      	mov	r2, r8
 8001a86:	0752      	lsls	r2, r2, #29
 8001a88:	d00b      	beq.n	8001aa2 <__aeabi_dmul+0x15a>
 8001a8a:	220f      	movs	r2, #15
 8001a8c:	4641      	mov	r1, r8
 8001a8e:	400a      	ands	r2, r1
 8001a90:	2a04      	cmp	r2, #4
 8001a92:	d006      	beq.n	8001aa2 <__aeabi_dmul+0x15a>
 8001a94:	4642      	mov	r2, r8
 8001a96:	1d11      	adds	r1, r2, #4
 8001a98:	4541      	cmp	r1, r8
 8001a9a:	4192      	sbcs	r2, r2
 8001a9c:	4688      	mov	r8, r1
 8001a9e:	4252      	negs	r2, r2
 8001aa0:	4492      	add	sl, r2
 8001aa2:	4652      	mov	r2, sl
 8001aa4:	01d2      	lsls	r2, r2, #7
 8001aa6:	d506      	bpl.n	8001ab6 <__aeabi_dmul+0x16e>
 8001aa8:	4652      	mov	r2, sl
 8001aaa:	4b80      	ldr	r3, [pc, #512]	@ (8001cac <__aeabi_dmul+0x364>)
 8001aac:	401a      	ands	r2, r3
 8001aae:	2380      	movs	r3, #128	@ 0x80
 8001ab0:	4692      	mov	sl, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	18c3      	adds	r3, r0, r3
 8001ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8001cb0 <__aeabi_dmul+0x368>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	dd00      	ble.n	8001abe <__aeabi_dmul+0x176>
 8001abc:	e18f      	b.n	8001dde <__aeabi_dmul+0x496>
 8001abe:	4642      	mov	r2, r8
 8001ac0:	08d1      	lsrs	r1, r2, #3
 8001ac2:	4652      	mov	r2, sl
 8001ac4:	0752      	lsls	r2, r2, #29
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	4651      	mov	r1, sl
 8001aca:	055b      	lsls	r3, r3, #21
 8001acc:	024c      	lsls	r4, r1, #9
 8001ace:	0b24      	lsrs	r4, r4, #12
 8001ad0:	0d5b      	lsrs	r3, r3, #21
 8001ad2:	e797      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001ad4:	4b73      	ldr	r3, [pc, #460]	@ (8001ca4 <__aeabi_dmul+0x35c>)
 8001ad6:	4326      	orrs	r6, r4
 8001ad8:	469c      	mov	ip, r3
 8001ada:	44e3      	add	fp, ip
 8001adc:	2e00      	cmp	r6, #0
 8001ade:	d100      	bne.n	8001ae2 <__aeabi_dmul+0x19a>
 8001ae0:	e16f      	b.n	8001dc2 <__aeabi_dmul+0x47a>
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	4649      	mov	r1, r9
 8001ae6:	431d      	orrs	r5, r3
 8001ae8:	9b00      	ldr	r3, [sp, #0]
 8001aea:	4059      	eors	r1, r3
 8001aec:	b2cb      	uxtb	r3, r1
 8001aee:	9303      	str	r3, [sp, #12]
 8001af0:	2d0a      	cmp	r5, #10
 8001af2:	dd00      	ble.n	8001af6 <__aeabi_dmul+0x1ae>
 8001af4:	e133      	b.n	8001d5e <__aeabi_dmul+0x416>
 8001af6:	2301      	movs	r3, #1
 8001af8:	40ab      	lsls	r3, r5
 8001afa:	001d      	movs	r5, r3
 8001afc:	2303      	movs	r3, #3
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	2288      	movs	r2, #136	@ 0x88
 8001b02:	422a      	tst	r2, r5
 8001b04:	d197      	bne.n	8001a36 <__aeabi_dmul+0xee>
 8001b06:	4642      	mov	r2, r8
 8001b08:	4643      	mov	r3, r8
 8001b0a:	0412      	lsls	r2, r2, #16
 8001b0c:	0c12      	lsrs	r2, r2, #16
 8001b0e:	0016      	movs	r6, r2
 8001b10:	9801      	ldr	r0, [sp, #4]
 8001b12:	0c1d      	lsrs	r5, r3, #16
 8001b14:	0c03      	lsrs	r3, r0, #16
 8001b16:	0400      	lsls	r0, r0, #16
 8001b18:	0c00      	lsrs	r0, r0, #16
 8001b1a:	4346      	muls	r6, r0
 8001b1c:	46b4      	mov	ip, r6
 8001b1e:	001e      	movs	r6, r3
 8001b20:	436e      	muls	r6, r5
 8001b22:	9600      	str	r6, [sp, #0]
 8001b24:	0016      	movs	r6, r2
 8001b26:	0007      	movs	r7, r0
 8001b28:	435e      	muls	r6, r3
 8001b2a:	4661      	mov	r1, ip
 8001b2c:	46b0      	mov	r8, r6
 8001b2e:	436f      	muls	r7, r5
 8001b30:	0c0e      	lsrs	r6, r1, #16
 8001b32:	44b8      	add	r8, r7
 8001b34:	4446      	add	r6, r8
 8001b36:	42b7      	cmp	r7, r6
 8001b38:	d905      	bls.n	8001b46 <__aeabi_dmul+0x1fe>
 8001b3a:	2180      	movs	r1, #128	@ 0x80
 8001b3c:	0249      	lsls	r1, r1, #9
 8001b3e:	4688      	mov	r8, r1
 8001b40:	9f00      	ldr	r7, [sp, #0]
 8001b42:	4447      	add	r7, r8
 8001b44:	9700      	str	r7, [sp, #0]
 8001b46:	4661      	mov	r1, ip
 8001b48:	0409      	lsls	r1, r1, #16
 8001b4a:	0c09      	lsrs	r1, r1, #16
 8001b4c:	0c37      	lsrs	r7, r6, #16
 8001b4e:	0436      	lsls	r6, r6, #16
 8001b50:	468c      	mov	ip, r1
 8001b52:	0031      	movs	r1, r6
 8001b54:	4461      	add	r1, ip
 8001b56:	9101      	str	r1, [sp, #4]
 8001b58:	0011      	movs	r1, r2
 8001b5a:	0c26      	lsrs	r6, r4, #16
 8001b5c:	0424      	lsls	r4, r4, #16
 8001b5e:	0c24      	lsrs	r4, r4, #16
 8001b60:	4361      	muls	r1, r4
 8001b62:	468c      	mov	ip, r1
 8001b64:	0021      	movs	r1, r4
 8001b66:	4369      	muls	r1, r5
 8001b68:	4689      	mov	r9, r1
 8001b6a:	4661      	mov	r1, ip
 8001b6c:	0c09      	lsrs	r1, r1, #16
 8001b6e:	4688      	mov	r8, r1
 8001b70:	4372      	muls	r2, r6
 8001b72:	444a      	add	r2, r9
 8001b74:	4442      	add	r2, r8
 8001b76:	4375      	muls	r5, r6
 8001b78:	4591      	cmp	r9, r2
 8001b7a:	d903      	bls.n	8001b84 <__aeabi_dmul+0x23c>
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0249      	lsls	r1, r1, #9
 8001b80:	4688      	mov	r8, r1
 8001b82:	4445      	add	r5, r8
 8001b84:	0c11      	lsrs	r1, r2, #16
 8001b86:	4688      	mov	r8, r1
 8001b88:	4661      	mov	r1, ip
 8001b8a:	0409      	lsls	r1, r1, #16
 8001b8c:	0c09      	lsrs	r1, r1, #16
 8001b8e:	468c      	mov	ip, r1
 8001b90:	0412      	lsls	r2, r2, #16
 8001b92:	4462      	add	r2, ip
 8001b94:	18b9      	adds	r1, r7, r2
 8001b96:	9102      	str	r1, [sp, #8]
 8001b98:	4651      	mov	r1, sl
 8001b9a:	0c09      	lsrs	r1, r1, #16
 8001b9c:	468c      	mov	ip, r1
 8001b9e:	4651      	mov	r1, sl
 8001ba0:	040f      	lsls	r7, r1, #16
 8001ba2:	0c3f      	lsrs	r7, r7, #16
 8001ba4:	0039      	movs	r1, r7
 8001ba6:	4341      	muls	r1, r0
 8001ba8:	4445      	add	r5, r8
 8001baa:	4688      	mov	r8, r1
 8001bac:	4661      	mov	r1, ip
 8001bae:	4341      	muls	r1, r0
 8001bb0:	468a      	mov	sl, r1
 8001bb2:	4641      	mov	r1, r8
 8001bb4:	4660      	mov	r0, ip
 8001bb6:	0c09      	lsrs	r1, r1, #16
 8001bb8:	4689      	mov	r9, r1
 8001bba:	4358      	muls	r0, r3
 8001bbc:	437b      	muls	r3, r7
 8001bbe:	4453      	add	r3, sl
 8001bc0:	444b      	add	r3, r9
 8001bc2:	459a      	cmp	sl, r3
 8001bc4:	d903      	bls.n	8001bce <__aeabi_dmul+0x286>
 8001bc6:	2180      	movs	r1, #128	@ 0x80
 8001bc8:	0249      	lsls	r1, r1, #9
 8001bca:	4689      	mov	r9, r1
 8001bcc:	4448      	add	r0, r9
 8001bce:	0c19      	lsrs	r1, r3, #16
 8001bd0:	4689      	mov	r9, r1
 8001bd2:	4641      	mov	r1, r8
 8001bd4:	0409      	lsls	r1, r1, #16
 8001bd6:	0c09      	lsrs	r1, r1, #16
 8001bd8:	4688      	mov	r8, r1
 8001bda:	0039      	movs	r1, r7
 8001bdc:	4361      	muls	r1, r4
 8001bde:	041b      	lsls	r3, r3, #16
 8001be0:	4443      	add	r3, r8
 8001be2:	4688      	mov	r8, r1
 8001be4:	4661      	mov	r1, ip
 8001be6:	434c      	muls	r4, r1
 8001be8:	4371      	muls	r1, r6
 8001bea:	468c      	mov	ip, r1
 8001bec:	4641      	mov	r1, r8
 8001bee:	4377      	muls	r7, r6
 8001bf0:	0c0e      	lsrs	r6, r1, #16
 8001bf2:	193f      	adds	r7, r7, r4
 8001bf4:	19f6      	adds	r6, r6, r7
 8001bf6:	4448      	add	r0, r9
 8001bf8:	42b4      	cmp	r4, r6
 8001bfa:	d903      	bls.n	8001c04 <__aeabi_dmul+0x2bc>
 8001bfc:	2180      	movs	r1, #128	@ 0x80
 8001bfe:	0249      	lsls	r1, r1, #9
 8001c00:	4689      	mov	r9, r1
 8001c02:	44cc      	add	ip, r9
 8001c04:	9902      	ldr	r1, [sp, #8]
 8001c06:	9f00      	ldr	r7, [sp, #0]
 8001c08:	4689      	mov	r9, r1
 8001c0a:	0431      	lsls	r1, r6, #16
 8001c0c:	444f      	add	r7, r9
 8001c0e:	4689      	mov	r9, r1
 8001c10:	4641      	mov	r1, r8
 8001c12:	4297      	cmp	r7, r2
 8001c14:	4192      	sbcs	r2, r2
 8001c16:	040c      	lsls	r4, r1, #16
 8001c18:	0c24      	lsrs	r4, r4, #16
 8001c1a:	444c      	add	r4, r9
 8001c1c:	18ff      	adds	r7, r7, r3
 8001c1e:	4252      	negs	r2, r2
 8001c20:	1964      	adds	r4, r4, r5
 8001c22:	18a1      	adds	r1, r4, r2
 8001c24:	429f      	cmp	r7, r3
 8001c26:	419b      	sbcs	r3, r3
 8001c28:	4688      	mov	r8, r1
 8001c2a:	4682      	mov	sl, r0
 8001c2c:	425b      	negs	r3, r3
 8001c2e:	4699      	mov	r9, r3
 8001c30:	4590      	cmp	r8, r2
 8001c32:	4192      	sbcs	r2, r2
 8001c34:	42ac      	cmp	r4, r5
 8001c36:	41a4      	sbcs	r4, r4
 8001c38:	44c2      	add	sl, r8
 8001c3a:	44d1      	add	r9, sl
 8001c3c:	4252      	negs	r2, r2
 8001c3e:	4264      	negs	r4, r4
 8001c40:	4314      	orrs	r4, r2
 8001c42:	4599      	cmp	r9, r3
 8001c44:	419b      	sbcs	r3, r3
 8001c46:	4582      	cmp	sl, r0
 8001c48:	4192      	sbcs	r2, r2
 8001c4a:	425b      	negs	r3, r3
 8001c4c:	4252      	negs	r2, r2
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	464a      	mov	r2, r9
 8001c52:	0c36      	lsrs	r6, r6, #16
 8001c54:	19a4      	adds	r4, r4, r6
 8001c56:	18e3      	adds	r3, r4, r3
 8001c58:	4463      	add	r3, ip
 8001c5a:	025b      	lsls	r3, r3, #9
 8001c5c:	0dd2      	lsrs	r2, r2, #23
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	9901      	ldr	r1, [sp, #4]
 8001c62:	4692      	mov	sl, r2
 8001c64:	027a      	lsls	r2, r7, #9
 8001c66:	430a      	orrs	r2, r1
 8001c68:	1e50      	subs	r0, r2, #1
 8001c6a:	4182      	sbcs	r2, r0
 8001c6c:	0dff      	lsrs	r7, r7, #23
 8001c6e:	4317      	orrs	r7, r2
 8001c70:	464a      	mov	r2, r9
 8001c72:	0252      	lsls	r2, r2, #9
 8001c74:	4317      	orrs	r7, r2
 8001c76:	46b8      	mov	r8, r7
 8001c78:	01db      	lsls	r3, r3, #7
 8001c7a:	d500      	bpl.n	8001c7e <__aeabi_dmul+0x336>
 8001c7c:	e6ed      	b.n	8001a5a <__aeabi_dmul+0x112>
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <__aeabi_dmul+0x36c>)
 8001c80:	9a03      	ldr	r2, [sp, #12]
 8001c82:	445b      	add	r3, fp
 8001c84:	4691      	mov	r9, r2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	dc00      	bgt.n	8001c8c <__aeabi_dmul+0x344>
 8001c8a:	e0ac      	b.n	8001de6 <__aeabi_dmul+0x49e>
 8001c8c:	003a      	movs	r2, r7
 8001c8e:	0752      	lsls	r2, r2, #29
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dmul+0x34c>
 8001c92:	e710      	b.n	8001ab6 <__aeabi_dmul+0x16e>
 8001c94:	220f      	movs	r2, #15
 8001c96:	4658      	mov	r0, fp
 8001c98:	403a      	ands	r2, r7
 8001c9a:	2a04      	cmp	r2, #4
 8001c9c:	d000      	beq.n	8001ca0 <__aeabi_dmul+0x358>
 8001c9e:	e6f9      	b.n	8001a94 <__aeabi_dmul+0x14c>
 8001ca0:	e709      	b.n	8001ab6 <__aeabi_dmul+0x16e>
 8001ca2:	46c0      	nop			@ (mov r8, r8)
 8001ca4:	000007ff 	.word	0x000007ff
 8001ca8:	fffffc01 	.word	0xfffffc01
 8001cac:	feffffff 	.word	0xfeffffff
 8001cb0:	000007fe 	.word	0x000007fe
 8001cb4:	000003ff 	.word	0x000003ff
 8001cb8:	0022      	movs	r2, r4
 8001cba:	4332      	orrs	r2, r6
 8001cbc:	d06f      	beq.n	8001d9e <__aeabi_dmul+0x456>
 8001cbe:	2c00      	cmp	r4, #0
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_dmul+0x37c>
 8001cc2:	e0c2      	b.n	8001e4a <__aeabi_dmul+0x502>
 8001cc4:	0020      	movs	r0, r4
 8001cc6:	f000 fe27 	bl	8002918 <__clzsi2>
 8001cca:	0002      	movs	r2, r0
 8001ccc:	0003      	movs	r3, r0
 8001cce:	3a0b      	subs	r2, #11
 8001cd0:	201d      	movs	r0, #29
 8001cd2:	1a82      	subs	r2, r0, r2
 8001cd4:	0030      	movs	r0, r6
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	40d0      	lsrs	r0, r2
 8001cda:	3908      	subs	r1, #8
 8001cdc:	408c      	lsls	r4, r1
 8001cde:	0002      	movs	r2, r0
 8001ce0:	4322      	orrs	r2, r4
 8001ce2:	0034      	movs	r4, r6
 8001ce4:	408c      	lsls	r4, r1
 8001ce6:	4659      	mov	r1, fp
 8001ce8:	1acb      	subs	r3, r1, r3
 8001cea:	4986      	ldr	r1, [pc, #536]	@ (8001f04 <__aeabi_dmul+0x5bc>)
 8001cec:	468b      	mov	fp, r1
 8001cee:	449b      	add	fp, r3
 8001cf0:	2d0a      	cmp	r5, #10
 8001cf2:	dd00      	ble.n	8001cf6 <__aeabi_dmul+0x3ae>
 8001cf4:	e6a4      	b.n	8001a40 <__aeabi_dmul+0xf8>
 8001cf6:	4649      	mov	r1, r9
 8001cf8:	9b00      	ldr	r3, [sp, #0]
 8001cfa:	9401      	str	r4, [sp, #4]
 8001cfc:	4059      	eors	r1, r3
 8001cfe:	b2cb      	uxtb	r3, r1
 8001d00:	0014      	movs	r4, r2
 8001d02:	2000      	movs	r0, #0
 8001d04:	9303      	str	r3, [sp, #12]
 8001d06:	2d02      	cmp	r5, #2
 8001d08:	dd00      	ble.n	8001d0c <__aeabi_dmul+0x3c4>
 8001d0a:	e667      	b.n	80019dc <__aeabi_dmul+0x94>
 8001d0c:	e6fb      	b.n	8001b06 <__aeabi_dmul+0x1be>
 8001d0e:	4653      	mov	r3, sl
 8001d10:	4303      	orrs	r3, r0
 8001d12:	4698      	mov	r8, r3
 8001d14:	d03c      	beq.n	8001d90 <__aeabi_dmul+0x448>
 8001d16:	4653      	mov	r3, sl
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dmul+0x3d6>
 8001d1c:	e0a3      	b.n	8001e66 <__aeabi_dmul+0x51e>
 8001d1e:	4650      	mov	r0, sl
 8001d20:	f000 fdfa 	bl	8002918 <__clzsi2>
 8001d24:	230b      	movs	r3, #11
 8001d26:	425b      	negs	r3, r3
 8001d28:	469c      	mov	ip, r3
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	4484      	add	ip, r0
 8001d2e:	0011      	movs	r1, r2
 8001d30:	4650      	mov	r0, sl
 8001d32:	3908      	subs	r1, #8
 8001d34:	4088      	lsls	r0, r1
 8001d36:	231d      	movs	r3, #29
 8001d38:	4680      	mov	r8, r0
 8001d3a:	4660      	mov	r0, ip
 8001d3c:	1a1b      	subs	r3, r3, r0
 8001d3e:	0020      	movs	r0, r4
 8001d40:	40d8      	lsrs	r0, r3
 8001d42:	0003      	movs	r3, r0
 8001d44:	4640      	mov	r0, r8
 8001d46:	4303      	orrs	r3, r0
 8001d48:	469a      	mov	sl, r3
 8001d4a:	0023      	movs	r3, r4
 8001d4c:	408b      	lsls	r3, r1
 8001d4e:	4698      	mov	r8, r3
 8001d50:	4b6c      	ldr	r3, [pc, #432]	@ (8001f04 <__aeabi_dmul+0x5bc>)
 8001d52:	2500      	movs	r5, #0
 8001d54:	1a9b      	subs	r3, r3, r2
 8001d56:	469b      	mov	fp, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	9302      	str	r3, [sp, #8]
 8001d5c:	e61a      	b.n	8001994 <__aeabi_dmul+0x4c>
 8001d5e:	2d0f      	cmp	r5, #15
 8001d60:	d000      	beq.n	8001d64 <__aeabi_dmul+0x41c>
 8001d62:	e0c9      	b.n	8001ef8 <__aeabi_dmul+0x5b0>
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	4652      	mov	r2, sl
 8001d68:	031b      	lsls	r3, r3, #12
 8001d6a:	421a      	tst	r2, r3
 8001d6c:	d002      	beq.n	8001d74 <__aeabi_dmul+0x42c>
 8001d6e:	421c      	tst	r4, r3
 8001d70:	d100      	bne.n	8001d74 <__aeabi_dmul+0x42c>
 8001d72:	e092      	b.n	8001e9a <__aeabi_dmul+0x552>
 8001d74:	2480      	movs	r4, #128	@ 0x80
 8001d76:	4653      	mov	r3, sl
 8001d78:	0324      	lsls	r4, r4, #12
 8001d7a:	431c      	orrs	r4, r3
 8001d7c:	0324      	lsls	r4, r4, #12
 8001d7e:	4642      	mov	r2, r8
 8001d80:	0b24      	lsrs	r4, r4, #12
 8001d82:	e63e      	b.n	8001a02 <__aeabi_dmul+0xba>
 8001d84:	469b      	mov	fp, r3
 8001d86:	2303      	movs	r3, #3
 8001d88:	4680      	mov	r8, r0
 8001d8a:	250c      	movs	r5, #12
 8001d8c:	9302      	str	r3, [sp, #8]
 8001d8e:	e601      	b.n	8001994 <__aeabi_dmul+0x4c>
 8001d90:	2300      	movs	r3, #0
 8001d92:	469a      	mov	sl, r3
 8001d94:	469b      	mov	fp, r3
 8001d96:	3301      	adds	r3, #1
 8001d98:	2504      	movs	r5, #4
 8001d9a:	9302      	str	r3, [sp, #8]
 8001d9c:	e5fa      	b.n	8001994 <__aeabi_dmul+0x4c>
 8001d9e:	2101      	movs	r1, #1
 8001da0:	430d      	orrs	r5, r1
 8001da2:	2d0a      	cmp	r5, #10
 8001da4:	dd00      	ble.n	8001da8 <__aeabi_dmul+0x460>
 8001da6:	e64b      	b.n	8001a40 <__aeabi_dmul+0xf8>
 8001da8:	4649      	mov	r1, r9
 8001daa:	9800      	ldr	r0, [sp, #0]
 8001dac:	4041      	eors	r1, r0
 8001dae:	b2c9      	uxtb	r1, r1
 8001db0:	9103      	str	r1, [sp, #12]
 8001db2:	2d02      	cmp	r5, #2
 8001db4:	dc00      	bgt.n	8001db8 <__aeabi_dmul+0x470>
 8001db6:	e096      	b.n	8001ee6 <__aeabi_dmul+0x59e>
 8001db8:	2300      	movs	r3, #0
 8001dba:	2400      	movs	r4, #0
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	e60c      	b.n	80019dc <__aeabi_dmul+0x94>
 8001dc2:	4649      	mov	r1, r9
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	9a00      	ldr	r2, [sp, #0]
 8001dc8:	432b      	orrs	r3, r5
 8001dca:	4051      	eors	r1, r2
 8001dcc:	b2ca      	uxtb	r2, r1
 8001dce:	9203      	str	r2, [sp, #12]
 8001dd0:	2b0a      	cmp	r3, #10
 8001dd2:	dd00      	ble.n	8001dd6 <__aeabi_dmul+0x48e>
 8001dd4:	e634      	b.n	8001a40 <__aeabi_dmul+0xf8>
 8001dd6:	2d00      	cmp	r5, #0
 8001dd8:	d157      	bne.n	8001e8a <__aeabi_dmul+0x542>
 8001dda:	9b03      	ldr	r3, [sp, #12]
 8001ddc:	4699      	mov	r9, r3
 8001dde:	2400      	movs	r4, #0
 8001de0:	2200      	movs	r2, #0
 8001de2:	4b49      	ldr	r3, [pc, #292]	@ (8001f08 <__aeabi_dmul+0x5c0>)
 8001de4:	e60e      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001de6:	4658      	mov	r0, fp
 8001de8:	2101      	movs	r1, #1
 8001dea:	1ac9      	subs	r1, r1, r3
 8001dec:	2938      	cmp	r1, #56	@ 0x38
 8001dee:	dd00      	ble.n	8001df2 <__aeabi_dmul+0x4aa>
 8001df0:	e62f      	b.n	8001a52 <__aeabi_dmul+0x10a>
 8001df2:	291f      	cmp	r1, #31
 8001df4:	dd56      	ble.n	8001ea4 <__aeabi_dmul+0x55c>
 8001df6:	221f      	movs	r2, #31
 8001df8:	4654      	mov	r4, sl
 8001dfa:	4252      	negs	r2, r2
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	40dc      	lsrs	r4, r3
 8001e00:	2920      	cmp	r1, #32
 8001e02:	d007      	beq.n	8001e14 <__aeabi_dmul+0x4cc>
 8001e04:	4b41      	ldr	r3, [pc, #260]	@ (8001f0c <__aeabi_dmul+0x5c4>)
 8001e06:	4642      	mov	r2, r8
 8001e08:	469c      	mov	ip, r3
 8001e0a:	4653      	mov	r3, sl
 8001e0c:	4460      	add	r0, ip
 8001e0e:	4083      	lsls	r3, r0
 8001e10:	431a      	orrs	r2, r3
 8001e12:	4690      	mov	r8, r2
 8001e14:	4642      	mov	r2, r8
 8001e16:	2107      	movs	r1, #7
 8001e18:	1e53      	subs	r3, r2, #1
 8001e1a:	419a      	sbcs	r2, r3
 8001e1c:	000b      	movs	r3, r1
 8001e1e:	4322      	orrs	r2, r4
 8001e20:	4013      	ands	r3, r2
 8001e22:	2400      	movs	r4, #0
 8001e24:	4211      	tst	r1, r2
 8001e26:	d009      	beq.n	8001e3c <__aeabi_dmul+0x4f4>
 8001e28:	230f      	movs	r3, #15
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b04      	cmp	r3, #4
 8001e2e:	d05d      	beq.n	8001eec <__aeabi_dmul+0x5a4>
 8001e30:	1d11      	adds	r1, r2, #4
 8001e32:	4291      	cmp	r1, r2
 8001e34:	419b      	sbcs	r3, r3
 8001e36:	000a      	movs	r2, r1
 8001e38:	425b      	negs	r3, r3
 8001e3a:	075b      	lsls	r3, r3, #29
 8001e3c:	08d2      	lsrs	r2, r2, #3
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	2300      	movs	r3, #0
 8001e42:	e5df      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001e44:	9b03      	ldr	r3, [sp, #12]
 8001e46:	4699      	mov	r9, r3
 8001e48:	e5fa      	b.n	8001a40 <__aeabi_dmul+0xf8>
 8001e4a:	9801      	ldr	r0, [sp, #4]
 8001e4c:	f000 fd64 	bl	8002918 <__clzsi2>
 8001e50:	0002      	movs	r2, r0
 8001e52:	0003      	movs	r3, r0
 8001e54:	3215      	adds	r2, #21
 8001e56:	3320      	adds	r3, #32
 8001e58:	2a1c      	cmp	r2, #28
 8001e5a:	dc00      	bgt.n	8001e5e <__aeabi_dmul+0x516>
 8001e5c:	e738      	b.n	8001cd0 <__aeabi_dmul+0x388>
 8001e5e:	9a01      	ldr	r2, [sp, #4]
 8001e60:	3808      	subs	r0, #8
 8001e62:	4082      	lsls	r2, r0
 8001e64:	e73f      	b.n	8001ce6 <__aeabi_dmul+0x39e>
 8001e66:	f000 fd57 	bl	8002918 <__clzsi2>
 8001e6a:	2315      	movs	r3, #21
 8001e6c:	469c      	mov	ip, r3
 8001e6e:	4484      	add	ip, r0
 8001e70:	0002      	movs	r2, r0
 8001e72:	4663      	mov	r3, ip
 8001e74:	3220      	adds	r2, #32
 8001e76:	2b1c      	cmp	r3, #28
 8001e78:	dc00      	bgt.n	8001e7c <__aeabi_dmul+0x534>
 8001e7a:	e758      	b.n	8001d2e <__aeabi_dmul+0x3e6>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	4698      	mov	r8, r3
 8001e80:	0023      	movs	r3, r4
 8001e82:	3808      	subs	r0, #8
 8001e84:	4083      	lsls	r3, r0
 8001e86:	469a      	mov	sl, r3
 8001e88:	e762      	b.n	8001d50 <__aeabi_dmul+0x408>
 8001e8a:	001d      	movs	r5, r3
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	2400      	movs	r4, #0
 8001e90:	2002      	movs	r0, #2
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	e5a2      	b.n	80019dc <__aeabi_dmul+0x94>
 8001e96:	9002      	str	r0, [sp, #8]
 8001e98:	e632      	b.n	8001b00 <__aeabi_dmul+0x1b8>
 8001e9a:	431c      	orrs	r4, r3
 8001e9c:	9b00      	ldr	r3, [sp, #0]
 8001e9e:	9a01      	ldr	r2, [sp, #4]
 8001ea0:	4699      	mov	r9, r3
 8001ea2:	e5ae      	b.n	8001a02 <__aeabi_dmul+0xba>
 8001ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f10 <__aeabi_dmul+0x5c8>)
 8001ea6:	4652      	mov	r2, sl
 8001ea8:	18c3      	adds	r3, r0, r3
 8001eaa:	4640      	mov	r0, r8
 8001eac:	409a      	lsls	r2, r3
 8001eae:	40c8      	lsrs	r0, r1
 8001eb0:	4302      	orrs	r2, r0
 8001eb2:	4640      	mov	r0, r8
 8001eb4:	4098      	lsls	r0, r3
 8001eb6:	0003      	movs	r3, r0
 8001eb8:	1e58      	subs	r0, r3, #1
 8001eba:	4183      	sbcs	r3, r0
 8001ebc:	4654      	mov	r4, sl
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	40cc      	lsrs	r4, r1
 8001ec2:	0753      	lsls	r3, r2, #29
 8001ec4:	d009      	beq.n	8001eda <__aeabi_dmul+0x592>
 8001ec6:	230f      	movs	r3, #15
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d005      	beq.n	8001eda <__aeabi_dmul+0x592>
 8001ece:	1d13      	adds	r3, r2, #4
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	4192      	sbcs	r2, r2
 8001ed4:	4252      	negs	r2, r2
 8001ed6:	18a4      	adds	r4, r4, r2
 8001ed8:	001a      	movs	r2, r3
 8001eda:	0223      	lsls	r3, r4, #8
 8001edc:	d508      	bpl.n	8001ef0 <__aeabi_dmul+0x5a8>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	2400      	movs	r4, #0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	e58e      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001ee6:	4689      	mov	r9, r1
 8001ee8:	2400      	movs	r4, #0
 8001eea:	e58b      	b.n	8001a04 <__aeabi_dmul+0xbc>
 8001eec:	2300      	movs	r3, #0
 8001eee:	e7a5      	b.n	8001e3c <__aeabi_dmul+0x4f4>
 8001ef0:	0763      	lsls	r3, r4, #29
 8001ef2:	0264      	lsls	r4, r4, #9
 8001ef4:	0b24      	lsrs	r4, r4, #12
 8001ef6:	e7a1      	b.n	8001e3c <__aeabi_dmul+0x4f4>
 8001ef8:	9b00      	ldr	r3, [sp, #0]
 8001efa:	46a2      	mov	sl, r4
 8001efc:	4699      	mov	r9, r3
 8001efe:	9b01      	ldr	r3, [sp, #4]
 8001f00:	4698      	mov	r8, r3
 8001f02:	e737      	b.n	8001d74 <__aeabi_dmul+0x42c>
 8001f04:	fffffc0d 	.word	0xfffffc0d
 8001f08:	000007ff 	.word	0x000007ff
 8001f0c:	0000043e 	.word	0x0000043e
 8001f10:	0000041e 	.word	0x0000041e

08001f14 <__aeabi_dsub>:
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	4657      	mov	r7, sl
 8001f18:	464e      	mov	r6, r9
 8001f1a:	4645      	mov	r5, r8
 8001f1c:	46de      	mov	lr, fp
 8001f1e:	b5e0      	push	{r5, r6, r7, lr}
 8001f20:	b083      	sub	sp, #12
 8001f22:	9000      	str	r0, [sp, #0]
 8001f24:	9101      	str	r1, [sp, #4]
 8001f26:	030c      	lsls	r4, r1, #12
 8001f28:	004d      	lsls	r5, r1, #1
 8001f2a:	0fce      	lsrs	r6, r1, #31
 8001f2c:	0a61      	lsrs	r1, r4, #9
 8001f2e:	9c00      	ldr	r4, [sp, #0]
 8001f30:	005f      	lsls	r7, r3, #1
 8001f32:	0f64      	lsrs	r4, r4, #29
 8001f34:	430c      	orrs	r4, r1
 8001f36:	9900      	ldr	r1, [sp, #0]
 8001f38:	9200      	str	r2, [sp, #0]
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	00c8      	lsls	r0, r1, #3
 8001f3e:	0319      	lsls	r1, r3, #12
 8001f40:	0d7b      	lsrs	r3, r7, #21
 8001f42:	4699      	mov	r9, r3
 8001f44:	9b01      	ldr	r3, [sp, #4]
 8001f46:	4fcc      	ldr	r7, [pc, #816]	@ (8002278 <__aeabi_dsub+0x364>)
 8001f48:	0fdb      	lsrs	r3, r3, #31
 8001f4a:	469c      	mov	ip, r3
 8001f4c:	0a4b      	lsrs	r3, r1, #9
 8001f4e:	9900      	ldr	r1, [sp, #0]
 8001f50:	4680      	mov	r8, r0
 8001f52:	0f49      	lsrs	r1, r1, #29
 8001f54:	4319      	orrs	r1, r3
 8001f56:	9b00      	ldr	r3, [sp, #0]
 8001f58:	468b      	mov	fp, r1
 8001f5a:	00da      	lsls	r2, r3, #3
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	0d6d      	lsrs	r5, r5, #21
 8001f60:	45b9      	cmp	r9, r7
 8001f62:	d100      	bne.n	8001f66 <__aeabi_dsub+0x52>
 8001f64:	e0bf      	b.n	80020e6 <__aeabi_dsub+0x1d2>
 8001f66:	2301      	movs	r3, #1
 8001f68:	4661      	mov	r1, ip
 8001f6a:	4059      	eors	r1, r3
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	468c      	mov	ip, r1
 8001f70:	1aeb      	subs	r3, r5, r3
 8001f72:	428e      	cmp	r6, r1
 8001f74:	d075      	beq.n	8002062 <__aeabi_dsub+0x14e>
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	dc00      	bgt.n	8001f7c <__aeabi_dsub+0x68>
 8001f7a:	e2a3      	b.n	80024c4 <__aeabi_dsub+0x5b0>
 8001f7c:	4649      	mov	r1, r9
 8001f7e:	2900      	cmp	r1, #0
 8001f80:	d100      	bne.n	8001f84 <__aeabi_dsub+0x70>
 8001f82:	e0ce      	b.n	8002122 <__aeabi_dsub+0x20e>
 8001f84:	42bd      	cmp	r5, r7
 8001f86:	d100      	bne.n	8001f8a <__aeabi_dsub+0x76>
 8001f88:	e200      	b.n	800238c <__aeabi_dsub+0x478>
 8001f8a:	2701      	movs	r7, #1
 8001f8c:	2b38      	cmp	r3, #56	@ 0x38
 8001f8e:	dc19      	bgt.n	8001fc4 <__aeabi_dsub+0xb0>
 8001f90:	2780      	movs	r7, #128	@ 0x80
 8001f92:	4659      	mov	r1, fp
 8001f94:	043f      	lsls	r7, r7, #16
 8001f96:	4339      	orrs	r1, r7
 8001f98:	468b      	mov	fp, r1
 8001f9a:	2b1f      	cmp	r3, #31
 8001f9c:	dd00      	ble.n	8001fa0 <__aeabi_dsub+0x8c>
 8001f9e:	e1fa      	b.n	8002396 <__aeabi_dsub+0x482>
 8001fa0:	2720      	movs	r7, #32
 8001fa2:	1af9      	subs	r1, r7, r3
 8001fa4:	468c      	mov	ip, r1
 8001fa6:	4659      	mov	r1, fp
 8001fa8:	4667      	mov	r7, ip
 8001faa:	40b9      	lsls	r1, r7
 8001fac:	000f      	movs	r7, r1
 8001fae:	0011      	movs	r1, r2
 8001fb0:	40d9      	lsrs	r1, r3
 8001fb2:	430f      	orrs	r7, r1
 8001fb4:	4661      	mov	r1, ip
 8001fb6:	408a      	lsls	r2, r1
 8001fb8:	1e51      	subs	r1, r2, #1
 8001fba:	418a      	sbcs	r2, r1
 8001fbc:	4659      	mov	r1, fp
 8001fbe:	40d9      	lsrs	r1, r3
 8001fc0:	4317      	orrs	r7, r2
 8001fc2:	1a64      	subs	r4, r4, r1
 8001fc4:	1bc7      	subs	r7, r0, r7
 8001fc6:	42b8      	cmp	r0, r7
 8001fc8:	4180      	sbcs	r0, r0
 8001fca:	4240      	negs	r0, r0
 8001fcc:	1a24      	subs	r4, r4, r0
 8001fce:	0223      	lsls	r3, r4, #8
 8001fd0:	d400      	bmi.n	8001fd4 <__aeabi_dsub+0xc0>
 8001fd2:	e140      	b.n	8002256 <__aeabi_dsub+0x342>
 8001fd4:	0264      	lsls	r4, r4, #9
 8001fd6:	0a64      	lsrs	r4, r4, #9
 8001fd8:	2c00      	cmp	r4, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0xca>
 8001fdc:	e154      	b.n	8002288 <__aeabi_dsub+0x374>
 8001fde:	0020      	movs	r0, r4
 8001fe0:	f000 fc9a 	bl	8002918 <__clzsi2>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	3b08      	subs	r3, #8
 8001fe8:	2120      	movs	r1, #32
 8001fea:	0038      	movs	r0, r7
 8001fec:	1aca      	subs	r2, r1, r3
 8001fee:	40d0      	lsrs	r0, r2
 8001ff0:	409c      	lsls	r4, r3
 8001ff2:	0002      	movs	r2, r0
 8001ff4:	409f      	lsls	r7, r3
 8001ff6:	4322      	orrs	r2, r4
 8001ff8:	429d      	cmp	r5, r3
 8001ffa:	dd00      	ble.n	8001ffe <__aeabi_dsub+0xea>
 8001ffc:	e1a6      	b.n	800234c <__aeabi_dsub+0x438>
 8001ffe:	1b58      	subs	r0, r3, r5
 8002000:	3001      	adds	r0, #1
 8002002:	1a09      	subs	r1, r1, r0
 8002004:	003c      	movs	r4, r7
 8002006:	408f      	lsls	r7, r1
 8002008:	40c4      	lsrs	r4, r0
 800200a:	1e7b      	subs	r3, r7, #1
 800200c:	419f      	sbcs	r7, r3
 800200e:	0013      	movs	r3, r2
 8002010:	408b      	lsls	r3, r1
 8002012:	4327      	orrs	r7, r4
 8002014:	431f      	orrs	r7, r3
 8002016:	40c2      	lsrs	r2, r0
 8002018:	003b      	movs	r3, r7
 800201a:	0014      	movs	r4, r2
 800201c:	2500      	movs	r5, #0
 800201e:	4313      	orrs	r3, r2
 8002020:	d100      	bne.n	8002024 <__aeabi_dsub+0x110>
 8002022:	e1f7      	b.n	8002414 <__aeabi_dsub+0x500>
 8002024:	077b      	lsls	r3, r7, #29
 8002026:	d100      	bne.n	800202a <__aeabi_dsub+0x116>
 8002028:	e377      	b.n	800271a <__aeabi_dsub+0x806>
 800202a:	230f      	movs	r3, #15
 800202c:	0038      	movs	r0, r7
 800202e:	403b      	ands	r3, r7
 8002030:	2b04      	cmp	r3, #4
 8002032:	d004      	beq.n	800203e <__aeabi_dsub+0x12a>
 8002034:	1d38      	adds	r0, r7, #4
 8002036:	42b8      	cmp	r0, r7
 8002038:	41bf      	sbcs	r7, r7
 800203a:	427f      	negs	r7, r7
 800203c:	19e4      	adds	r4, r4, r7
 800203e:	0223      	lsls	r3, r4, #8
 8002040:	d400      	bmi.n	8002044 <__aeabi_dsub+0x130>
 8002042:	e368      	b.n	8002716 <__aeabi_dsub+0x802>
 8002044:	4b8c      	ldr	r3, [pc, #560]	@ (8002278 <__aeabi_dsub+0x364>)
 8002046:	3501      	adds	r5, #1
 8002048:	429d      	cmp	r5, r3
 800204a:	d100      	bne.n	800204e <__aeabi_dsub+0x13a>
 800204c:	e0f4      	b.n	8002238 <__aeabi_dsub+0x324>
 800204e:	4b8b      	ldr	r3, [pc, #556]	@ (800227c <__aeabi_dsub+0x368>)
 8002050:	056d      	lsls	r5, r5, #21
 8002052:	401c      	ands	r4, r3
 8002054:	0d6d      	lsrs	r5, r5, #21
 8002056:	0767      	lsls	r7, r4, #29
 8002058:	08c0      	lsrs	r0, r0, #3
 800205a:	0264      	lsls	r4, r4, #9
 800205c:	4307      	orrs	r7, r0
 800205e:	0b24      	lsrs	r4, r4, #12
 8002060:	e0ec      	b.n	800223c <__aeabi_dsub+0x328>
 8002062:	2b00      	cmp	r3, #0
 8002064:	dc00      	bgt.n	8002068 <__aeabi_dsub+0x154>
 8002066:	e329      	b.n	80026bc <__aeabi_dsub+0x7a8>
 8002068:	4649      	mov	r1, r9
 800206a:	2900      	cmp	r1, #0
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x15c>
 800206e:	e0d6      	b.n	800221e <__aeabi_dsub+0x30a>
 8002070:	4659      	mov	r1, fp
 8002072:	4311      	orrs	r1, r2
 8002074:	d100      	bne.n	8002078 <__aeabi_dsub+0x164>
 8002076:	e12e      	b.n	80022d6 <__aeabi_dsub+0x3c2>
 8002078:	1e59      	subs	r1, r3, #1
 800207a:	2b01      	cmp	r3, #1
 800207c:	d100      	bne.n	8002080 <__aeabi_dsub+0x16c>
 800207e:	e1e6      	b.n	800244e <__aeabi_dsub+0x53a>
 8002080:	42bb      	cmp	r3, r7
 8002082:	d100      	bne.n	8002086 <__aeabi_dsub+0x172>
 8002084:	e182      	b.n	800238c <__aeabi_dsub+0x478>
 8002086:	2701      	movs	r7, #1
 8002088:	000b      	movs	r3, r1
 800208a:	2938      	cmp	r1, #56	@ 0x38
 800208c:	dc14      	bgt.n	80020b8 <__aeabi_dsub+0x1a4>
 800208e:	2b1f      	cmp	r3, #31
 8002090:	dd00      	ble.n	8002094 <__aeabi_dsub+0x180>
 8002092:	e23c      	b.n	800250e <__aeabi_dsub+0x5fa>
 8002094:	2720      	movs	r7, #32
 8002096:	1af9      	subs	r1, r7, r3
 8002098:	468c      	mov	ip, r1
 800209a:	4659      	mov	r1, fp
 800209c:	4667      	mov	r7, ip
 800209e:	40b9      	lsls	r1, r7
 80020a0:	000f      	movs	r7, r1
 80020a2:	0011      	movs	r1, r2
 80020a4:	40d9      	lsrs	r1, r3
 80020a6:	430f      	orrs	r7, r1
 80020a8:	4661      	mov	r1, ip
 80020aa:	408a      	lsls	r2, r1
 80020ac:	1e51      	subs	r1, r2, #1
 80020ae:	418a      	sbcs	r2, r1
 80020b0:	4659      	mov	r1, fp
 80020b2:	40d9      	lsrs	r1, r3
 80020b4:	4317      	orrs	r7, r2
 80020b6:	1864      	adds	r4, r4, r1
 80020b8:	183f      	adds	r7, r7, r0
 80020ba:	4287      	cmp	r7, r0
 80020bc:	4180      	sbcs	r0, r0
 80020be:	4240      	negs	r0, r0
 80020c0:	1824      	adds	r4, r4, r0
 80020c2:	0223      	lsls	r3, r4, #8
 80020c4:	d400      	bmi.n	80020c8 <__aeabi_dsub+0x1b4>
 80020c6:	e0c6      	b.n	8002256 <__aeabi_dsub+0x342>
 80020c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002278 <__aeabi_dsub+0x364>)
 80020ca:	3501      	adds	r5, #1
 80020cc:	429d      	cmp	r5, r3
 80020ce:	d100      	bne.n	80020d2 <__aeabi_dsub+0x1be>
 80020d0:	e0b2      	b.n	8002238 <__aeabi_dsub+0x324>
 80020d2:	2101      	movs	r1, #1
 80020d4:	4b69      	ldr	r3, [pc, #420]	@ (800227c <__aeabi_dsub+0x368>)
 80020d6:	087a      	lsrs	r2, r7, #1
 80020d8:	401c      	ands	r4, r3
 80020da:	4039      	ands	r1, r7
 80020dc:	430a      	orrs	r2, r1
 80020de:	07e7      	lsls	r7, r4, #31
 80020e0:	4317      	orrs	r7, r2
 80020e2:	0864      	lsrs	r4, r4, #1
 80020e4:	e79e      	b.n	8002024 <__aeabi_dsub+0x110>
 80020e6:	4b66      	ldr	r3, [pc, #408]	@ (8002280 <__aeabi_dsub+0x36c>)
 80020e8:	4311      	orrs	r1, r2
 80020ea:	468a      	mov	sl, r1
 80020ec:	18eb      	adds	r3, r5, r3
 80020ee:	2900      	cmp	r1, #0
 80020f0:	d028      	beq.n	8002144 <__aeabi_dsub+0x230>
 80020f2:	4566      	cmp	r6, ip
 80020f4:	d02c      	beq.n	8002150 <__aeabi_dsub+0x23c>
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d05b      	beq.n	80021b2 <__aeabi_dsub+0x29e>
 80020fa:	2d00      	cmp	r5, #0
 80020fc:	d100      	bne.n	8002100 <__aeabi_dsub+0x1ec>
 80020fe:	e12c      	b.n	800235a <__aeabi_dsub+0x446>
 8002100:	465b      	mov	r3, fp
 8002102:	4666      	mov	r6, ip
 8002104:	075f      	lsls	r7, r3, #29
 8002106:	08d2      	lsrs	r2, r2, #3
 8002108:	4317      	orrs	r7, r2
 800210a:	08dd      	lsrs	r5, r3, #3
 800210c:	003b      	movs	r3, r7
 800210e:	432b      	orrs	r3, r5
 8002110:	d100      	bne.n	8002114 <__aeabi_dsub+0x200>
 8002112:	e0e2      	b.n	80022da <__aeabi_dsub+0x3c6>
 8002114:	2480      	movs	r4, #128	@ 0x80
 8002116:	0324      	lsls	r4, r4, #12
 8002118:	432c      	orrs	r4, r5
 800211a:	0324      	lsls	r4, r4, #12
 800211c:	4d56      	ldr	r5, [pc, #344]	@ (8002278 <__aeabi_dsub+0x364>)
 800211e:	0b24      	lsrs	r4, r4, #12
 8002120:	e08c      	b.n	800223c <__aeabi_dsub+0x328>
 8002122:	4659      	mov	r1, fp
 8002124:	4311      	orrs	r1, r2
 8002126:	d100      	bne.n	800212a <__aeabi_dsub+0x216>
 8002128:	e0d5      	b.n	80022d6 <__aeabi_dsub+0x3c2>
 800212a:	1e59      	subs	r1, r3, #1
 800212c:	2b01      	cmp	r3, #1
 800212e:	d100      	bne.n	8002132 <__aeabi_dsub+0x21e>
 8002130:	e1b9      	b.n	80024a6 <__aeabi_dsub+0x592>
 8002132:	42bb      	cmp	r3, r7
 8002134:	d100      	bne.n	8002138 <__aeabi_dsub+0x224>
 8002136:	e1b1      	b.n	800249c <__aeabi_dsub+0x588>
 8002138:	2701      	movs	r7, #1
 800213a:	000b      	movs	r3, r1
 800213c:	2938      	cmp	r1, #56	@ 0x38
 800213e:	dd00      	ble.n	8002142 <__aeabi_dsub+0x22e>
 8002140:	e740      	b.n	8001fc4 <__aeabi_dsub+0xb0>
 8002142:	e72a      	b.n	8001f9a <__aeabi_dsub+0x86>
 8002144:	4661      	mov	r1, ip
 8002146:	2701      	movs	r7, #1
 8002148:	4079      	eors	r1, r7
 800214a:	468c      	mov	ip, r1
 800214c:	4566      	cmp	r6, ip
 800214e:	d1d2      	bne.n	80020f6 <__aeabi_dsub+0x1e2>
 8002150:	2b00      	cmp	r3, #0
 8002152:	d100      	bne.n	8002156 <__aeabi_dsub+0x242>
 8002154:	e0c5      	b.n	80022e2 <__aeabi_dsub+0x3ce>
 8002156:	2d00      	cmp	r5, #0
 8002158:	d000      	beq.n	800215c <__aeabi_dsub+0x248>
 800215a:	e155      	b.n	8002408 <__aeabi_dsub+0x4f4>
 800215c:	464b      	mov	r3, r9
 800215e:	0025      	movs	r5, r4
 8002160:	4305      	orrs	r5, r0
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0x252>
 8002164:	e212      	b.n	800258c <__aeabi_dsub+0x678>
 8002166:	1e59      	subs	r1, r3, #1
 8002168:	468c      	mov	ip, r1
 800216a:	2b01      	cmp	r3, #1
 800216c:	d100      	bne.n	8002170 <__aeabi_dsub+0x25c>
 800216e:	e249      	b.n	8002604 <__aeabi_dsub+0x6f0>
 8002170:	4d41      	ldr	r5, [pc, #260]	@ (8002278 <__aeabi_dsub+0x364>)
 8002172:	42ab      	cmp	r3, r5
 8002174:	d100      	bne.n	8002178 <__aeabi_dsub+0x264>
 8002176:	e28f      	b.n	8002698 <__aeabi_dsub+0x784>
 8002178:	2701      	movs	r7, #1
 800217a:	2938      	cmp	r1, #56	@ 0x38
 800217c:	dc11      	bgt.n	80021a2 <__aeabi_dsub+0x28e>
 800217e:	4663      	mov	r3, ip
 8002180:	2b1f      	cmp	r3, #31
 8002182:	dd00      	ble.n	8002186 <__aeabi_dsub+0x272>
 8002184:	e25b      	b.n	800263e <__aeabi_dsub+0x72a>
 8002186:	4661      	mov	r1, ip
 8002188:	2320      	movs	r3, #32
 800218a:	0027      	movs	r7, r4
 800218c:	1a5b      	subs	r3, r3, r1
 800218e:	0005      	movs	r5, r0
 8002190:	4098      	lsls	r0, r3
 8002192:	409f      	lsls	r7, r3
 8002194:	40cd      	lsrs	r5, r1
 8002196:	1e43      	subs	r3, r0, #1
 8002198:	4198      	sbcs	r0, r3
 800219a:	40cc      	lsrs	r4, r1
 800219c:	432f      	orrs	r7, r5
 800219e:	4307      	orrs	r7, r0
 80021a0:	44a3      	add	fp, r4
 80021a2:	18bf      	adds	r7, r7, r2
 80021a4:	4297      	cmp	r7, r2
 80021a6:	4192      	sbcs	r2, r2
 80021a8:	4252      	negs	r2, r2
 80021aa:	445a      	add	r2, fp
 80021ac:	0014      	movs	r4, r2
 80021ae:	464d      	mov	r5, r9
 80021b0:	e787      	b.n	80020c2 <__aeabi_dsub+0x1ae>
 80021b2:	4f34      	ldr	r7, [pc, #208]	@ (8002284 <__aeabi_dsub+0x370>)
 80021b4:	1c6b      	adds	r3, r5, #1
 80021b6:	423b      	tst	r3, r7
 80021b8:	d000      	beq.n	80021bc <__aeabi_dsub+0x2a8>
 80021ba:	e0b6      	b.n	800232a <__aeabi_dsub+0x416>
 80021bc:	4659      	mov	r1, fp
 80021be:	0023      	movs	r3, r4
 80021c0:	4311      	orrs	r1, r2
 80021c2:	000f      	movs	r7, r1
 80021c4:	4303      	orrs	r3, r0
 80021c6:	2d00      	cmp	r5, #0
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x2b8>
 80021ca:	e126      	b.n	800241a <__aeabi_dsub+0x506>
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d100      	bne.n	80021d2 <__aeabi_dsub+0x2be>
 80021d0:	e1c0      	b.n	8002554 <__aeabi_dsub+0x640>
 80021d2:	2900      	cmp	r1, #0
 80021d4:	d100      	bne.n	80021d8 <__aeabi_dsub+0x2c4>
 80021d6:	e0a1      	b.n	800231c <__aeabi_dsub+0x408>
 80021d8:	1a83      	subs	r3, r0, r2
 80021da:	4698      	mov	r8, r3
 80021dc:	465b      	mov	r3, fp
 80021de:	4540      	cmp	r0, r8
 80021e0:	41ad      	sbcs	r5, r5
 80021e2:	1ae3      	subs	r3, r4, r3
 80021e4:	426d      	negs	r5, r5
 80021e6:	1b5b      	subs	r3, r3, r5
 80021e8:	2580      	movs	r5, #128	@ 0x80
 80021ea:	042d      	lsls	r5, r5, #16
 80021ec:	422b      	tst	r3, r5
 80021ee:	d100      	bne.n	80021f2 <__aeabi_dsub+0x2de>
 80021f0:	e14b      	b.n	800248a <__aeabi_dsub+0x576>
 80021f2:	465b      	mov	r3, fp
 80021f4:	1a10      	subs	r0, r2, r0
 80021f6:	4282      	cmp	r2, r0
 80021f8:	4192      	sbcs	r2, r2
 80021fa:	1b1c      	subs	r4, r3, r4
 80021fc:	0007      	movs	r7, r0
 80021fe:	2601      	movs	r6, #1
 8002200:	4663      	mov	r3, ip
 8002202:	4252      	negs	r2, r2
 8002204:	1aa4      	subs	r4, r4, r2
 8002206:	4327      	orrs	r7, r4
 8002208:	401e      	ands	r6, r3
 800220a:	2f00      	cmp	r7, #0
 800220c:	d100      	bne.n	8002210 <__aeabi_dsub+0x2fc>
 800220e:	e142      	b.n	8002496 <__aeabi_dsub+0x582>
 8002210:	422c      	tst	r4, r5
 8002212:	d100      	bne.n	8002216 <__aeabi_dsub+0x302>
 8002214:	e26d      	b.n	80026f2 <__aeabi_dsub+0x7de>
 8002216:	4b19      	ldr	r3, [pc, #100]	@ (800227c <__aeabi_dsub+0x368>)
 8002218:	2501      	movs	r5, #1
 800221a:	401c      	ands	r4, r3
 800221c:	e71b      	b.n	8002056 <__aeabi_dsub+0x142>
 800221e:	42bd      	cmp	r5, r7
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x310>
 8002222:	e13b      	b.n	800249c <__aeabi_dsub+0x588>
 8002224:	2701      	movs	r7, #1
 8002226:	2b38      	cmp	r3, #56	@ 0x38
 8002228:	dd00      	ble.n	800222c <__aeabi_dsub+0x318>
 800222a:	e745      	b.n	80020b8 <__aeabi_dsub+0x1a4>
 800222c:	2780      	movs	r7, #128	@ 0x80
 800222e:	4659      	mov	r1, fp
 8002230:	043f      	lsls	r7, r7, #16
 8002232:	4339      	orrs	r1, r7
 8002234:	468b      	mov	fp, r1
 8002236:	e72a      	b.n	800208e <__aeabi_dsub+0x17a>
 8002238:	2400      	movs	r4, #0
 800223a:	2700      	movs	r7, #0
 800223c:	052d      	lsls	r5, r5, #20
 800223e:	4325      	orrs	r5, r4
 8002240:	07f6      	lsls	r6, r6, #31
 8002242:	4335      	orrs	r5, r6
 8002244:	0038      	movs	r0, r7
 8002246:	0029      	movs	r1, r5
 8002248:	b003      	add	sp, #12
 800224a:	bcf0      	pop	{r4, r5, r6, r7}
 800224c:	46bb      	mov	fp, r7
 800224e:	46b2      	mov	sl, r6
 8002250:	46a9      	mov	r9, r5
 8002252:	46a0      	mov	r8, r4
 8002254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002256:	077b      	lsls	r3, r7, #29
 8002258:	d004      	beq.n	8002264 <__aeabi_dsub+0x350>
 800225a:	230f      	movs	r3, #15
 800225c:	403b      	ands	r3, r7
 800225e:	2b04      	cmp	r3, #4
 8002260:	d000      	beq.n	8002264 <__aeabi_dsub+0x350>
 8002262:	e6e7      	b.n	8002034 <__aeabi_dsub+0x120>
 8002264:	002b      	movs	r3, r5
 8002266:	08f8      	lsrs	r0, r7, #3
 8002268:	4a03      	ldr	r2, [pc, #12]	@ (8002278 <__aeabi_dsub+0x364>)
 800226a:	0767      	lsls	r7, r4, #29
 800226c:	4307      	orrs	r7, r0
 800226e:	08e5      	lsrs	r5, r4, #3
 8002270:	4293      	cmp	r3, r2
 8002272:	d100      	bne.n	8002276 <__aeabi_dsub+0x362>
 8002274:	e74a      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002276:	e0a5      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002278:	000007ff 	.word	0x000007ff
 800227c:	ff7fffff 	.word	0xff7fffff
 8002280:	fffff801 	.word	0xfffff801
 8002284:	000007fe 	.word	0x000007fe
 8002288:	0038      	movs	r0, r7
 800228a:	f000 fb45 	bl	8002918 <__clzsi2>
 800228e:	0003      	movs	r3, r0
 8002290:	3318      	adds	r3, #24
 8002292:	2b1f      	cmp	r3, #31
 8002294:	dc00      	bgt.n	8002298 <__aeabi_dsub+0x384>
 8002296:	e6a7      	b.n	8001fe8 <__aeabi_dsub+0xd4>
 8002298:	003a      	movs	r2, r7
 800229a:	3808      	subs	r0, #8
 800229c:	4082      	lsls	r2, r0
 800229e:	429d      	cmp	r5, r3
 80022a0:	dd00      	ble.n	80022a4 <__aeabi_dsub+0x390>
 80022a2:	e08a      	b.n	80023ba <__aeabi_dsub+0x4a6>
 80022a4:	1b5b      	subs	r3, r3, r5
 80022a6:	1c58      	adds	r0, r3, #1
 80022a8:	281f      	cmp	r0, #31
 80022aa:	dc00      	bgt.n	80022ae <__aeabi_dsub+0x39a>
 80022ac:	e1d8      	b.n	8002660 <__aeabi_dsub+0x74c>
 80022ae:	0017      	movs	r7, r2
 80022b0:	3b1f      	subs	r3, #31
 80022b2:	40df      	lsrs	r7, r3
 80022b4:	2820      	cmp	r0, #32
 80022b6:	d005      	beq.n	80022c4 <__aeabi_dsub+0x3b0>
 80022b8:	2340      	movs	r3, #64	@ 0x40
 80022ba:	1a1b      	subs	r3, r3, r0
 80022bc:	409a      	lsls	r2, r3
 80022be:	1e53      	subs	r3, r2, #1
 80022c0:	419a      	sbcs	r2, r3
 80022c2:	4317      	orrs	r7, r2
 80022c4:	2500      	movs	r5, #0
 80022c6:	2f00      	cmp	r7, #0
 80022c8:	d100      	bne.n	80022cc <__aeabi_dsub+0x3b8>
 80022ca:	e0e5      	b.n	8002498 <__aeabi_dsub+0x584>
 80022cc:	077b      	lsls	r3, r7, #29
 80022ce:	d000      	beq.n	80022d2 <__aeabi_dsub+0x3be>
 80022d0:	e6ab      	b.n	800202a <__aeabi_dsub+0x116>
 80022d2:	002c      	movs	r4, r5
 80022d4:	e7c6      	b.n	8002264 <__aeabi_dsub+0x350>
 80022d6:	08c0      	lsrs	r0, r0, #3
 80022d8:	e7c6      	b.n	8002268 <__aeabi_dsub+0x354>
 80022da:	2700      	movs	r7, #0
 80022dc:	2400      	movs	r4, #0
 80022de:	4dd1      	ldr	r5, [pc, #836]	@ (8002624 <__aeabi_dsub+0x710>)
 80022e0:	e7ac      	b.n	800223c <__aeabi_dsub+0x328>
 80022e2:	4fd1      	ldr	r7, [pc, #836]	@ (8002628 <__aeabi_dsub+0x714>)
 80022e4:	1c6b      	adds	r3, r5, #1
 80022e6:	423b      	tst	r3, r7
 80022e8:	d171      	bne.n	80023ce <__aeabi_dsub+0x4ba>
 80022ea:	0023      	movs	r3, r4
 80022ec:	4303      	orrs	r3, r0
 80022ee:	2d00      	cmp	r5, #0
 80022f0:	d000      	beq.n	80022f4 <__aeabi_dsub+0x3e0>
 80022f2:	e14e      	b.n	8002592 <__aeabi_dsub+0x67e>
 80022f4:	4657      	mov	r7, sl
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d100      	bne.n	80022fc <__aeabi_dsub+0x3e8>
 80022fa:	e1b5      	b.n	8002668 <__aeabi_dsub+0x754>
 80022fc:	2f00      	cmp	r7, #0
 80022fe:	d00d      	beq.n	800231c <__aeabi_dsub+0x408>
 8002300:	1883      	adds	r3, r0, r2
 8002302:	4283      	cmp	r3, r0
 8002304:	4180      	sbcs	r0, r0
 8002306:	445c      	add	r4, fp
 8002308:	4240      	negs	r0, r0
 800230a:	1824      	adds	r4, r4, r0
 800230c:	0222      	lsls	r2, r4, #8
 800230e:	d500      	bpl.n	8002312 <__aeabi_dsub+0x3fe>
 8002310:	e1c8      	b.n	80026a4 <__aeabi_dsub+0x790>
 8002312:	001f      	movs	r7, r3
 8002314:	4698      	mov	r8, r3
 8002316:	4327      	orrs	r7, r4
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x408>
 800231a:	e0bc      	b.n	8002496 <__aeabi_dsub+0x582>
 800231c:	4643      	mov	r3, r8
 800231e:	0767      	lsls	r7, r4, #29
 8002320:	08db      	lsrs	r3, r3, #3
 8002322:	431f      	orrs	r7, r3
 8002324:	08e5      	lsrs	r5, r4, #3
 8002326:	2300      	movs	r3, #0
 8002328:	e04c      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 800232a:	1a83      	subs	r3, r0, r2
 800232c:	4698      	mov	r8, r3
 800232e:	465b      	mov	r3, fp
 8002330:	4540      	cmp	r0, r8
 8002332:	41bf      	sbcs	r7, r7
 8002334:	1ae3      	subs	r3, r4, r3
 8002336:	427f      	negs	r7, r7
 8002338:	1bdb      	subs	r3, r3, r7
 800233a:	021f      	lsls	r7, r3, #8
 800233c:	d47c      	bmi.n	8002438 <__aeabi_dsub+0x524>
 800233e:	4647      	mov	r7, r8
 8002340:	431f      	orrs	r7, r3
 8002342:	d100      	bne.n	8002346 <__aeabi_dsub+0x432>
 8002344:	e0a6      	b.n	8002494 <__aeabi_dsub+0x580>
 8002346:	001c      	movs	r4, r3
 8002348:	4647      	mov	r7, r8
 800234a:	e645      	b.n	8001fd8 <__aeabi_dsub+0xc4>
 800234c:	4cb7      	ldr	r4, [pc, #732]	@ (800262c <__aeabi_dsub+0x718>)
 800234e:	1aed      	subs	r5, r5, r3
 8002350:	4014      	ands	r4, r2
 8002352:	077b      	lsls	r3, r7, #29
 8002354:	d000      	beq.n	8002358 <__aeabi_dsub+0x444>
 8002356:	e780      	b.n	800225a <__aeabi_dsub+0x346>
 8002358:	e784      	b.n	8002264 <__aeabi_dsub+0x350>
 800235a:	464b      	mov	r3, r9
 800235c:	0025      	movs	r5, r4
 800235e:	4305      	orrs	r5, r0
 8002360:	d066      	beq.n	8002430 <__aeabi_dsub+0x51c>
 8002362:	1e5f      	subs	r7, r3, #1
 8002364:	2b01      	cmp	r3, #1
 8002366:	d100      	bne.n	800236a <__aeabi_dsub+0x456>
 8002368:	e0fc      	b.n	8002564 <__aeabi_dsub+0x650>
 800236a:	4dae      	ldr	r5, [pc, #696]	@ (8002624 <__aeabi_dsub+0x710>)
 800236c:	42ab      	cmp	r3, r5
 800236e:	d100      	bne.n	8002372 <__aeabi_dsub+0x45e>
 8002370:	e15e      	b.n	8002630 <__aeabi_dsub+0x71c>
 8002372:	4666      	mov	r6, ip
 8002374:	2f38      	cmp	r7, #56	@ 0x38
 8002376:	dc00      	bgt.n	800237a <__aeabi_dsub+0x466>
 8002378:	e0b4      	b.n	80024e4 <__aeabi_dsub+0x5d0>
 800237a:	2001      	movs	r0, #1
 800237c:	1a17      	subs	r7, r2, r0
 800237e:	42ba      	cmp	r2, r7
 8002380:	4192      	sbcs	r2, r2
 8002382:	465b      	mov	r3, fp
 8002384:	4252      	negs	r2, r2
 8002386:	464d      	mov	r5, r9
 8002388:	1a9c      	subs	r4, r3, r2
 800238a:	e620      	b.n	8001fce <__aeabi_dsub+0xba>
 800238c:	0767      	lsls	r7, r4, #29
 800238e:	08c0      	lsrs	r0, r0, #3
 8002390:	4307      	orrs	r7, r0
 8002392:	08e5      	lsrs	r5, r4, #3
 8002394:	e6ba      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002396:	001f      	movs	r7, r3
 8002398:	4659      	mov	r1, fp
 800239a:	3f20      	subs	r7, #32
 800239c:	40f9      	lsrs	r1, r7
 800239e:	000f      	movs	r7, r1
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d005      	beq.n	80023b0 <__aeabi_dsub+0x49c>
 80023a4:	2140      	movs	r1, #64	@ 0x40
 80023a6:	1acb      	subs	r3, r1, r3
 80023a8:	4659      	mov	r1, fp
 80023aa:	4099      	lsls	r1, r3
 80023ac:	430a      	orrs	r2, r1
 80023ae:	4692      	mov	sl, r2
 80023b0:	4653      	mov	r3, sl
 80023b2:	1e5a      	subs	r2, r3, #1
 80023b4:	4193      	sbcs	r3, r2
 80023b6:	431f      	orrs	r7, r3
 80023b8:	e604      	b.n	8001fc4 <__aeabi_dsub+0xb0>
 80023ba:	1aeb      	subs	r3, r5, r3
 80023bc:	4d9b      	ldr	r5, [pc, #620]	@ (800262c <__aeabi_dsub+0x718>)
 80023be:	4015      	ands	r5, r2
 80023c0:	076f      	lsls	r7, r5, #29
 80023c2:	08ed      	lsrs	r5, r5, #3
 80023c4:	032c      	lsls	r4, r5, #12
 80023c6:	055d      	lsls	r5, r3, #21
 80023c8:	0b24      	lsrs	r4, r4, #12
 80023ca:	0d6d      	lsrs	r5, r5, #21
 80023cc:	e736      	b.n	800223c <__aeabi_dsub+0x328>
 80023ce:	4d95      	ldr	r5, [pc, #596]	@ (8002624 <__aeabi_dsub+0x710>)
 80023d0:	42ab      	cmp	r3, r5
 80023d2:	d100      	bne.n	80023d6 <__aeabi_dsub+0x4c2>
 80023d4:	e0d6      	b.n	8002584 <__aeabi_dsub+0x670>
 80023d6:	1882      	adds	r2, r0, r2
 80023d8:	0021      	movs	r1, r4
 80023da:	4282      	cmp	r2, r0
 80023dc:	4180      	sbcs	r0, r0
 80023de:	4459      	add	r1, fp
 80023e0:	4240      	negs	r0, r0
 80023e2:	1808      	adds	r0, r1, r0
 80023e4:	07c7      	lsls	r7, r0, #31
 80023e6:	0852      	lsrs	r2, r2, #1
 80023e8:	4317      	orrs	r7, r2
 80023ea:	0844      	lsrs	r4, r0, #1
 80023ec:	0752      	lsls	r2, r2, #29
 80023ee:	d400      	bmi.n	80023f2 <__aeabi_dsub+0x4de>
 80023f0:	e185      	b.n	80026fe <__aeabi_dsub+0x7ea>
 80023f2:	220f      	movs	r2, #15
 80023f4:	001d      	movs	r5, r3
 80023f6:	403a      	ands	r2, r7
 80023f8:	2a04      	cmp	r2, #4
 80023fa:	d000      	beq.n	80023fe <__aeabi_dsub+0x4ea>
 80023fc:	e61a      	b.n	8002034 <__aeabi_dsub+0x120>
 80023fe:	08ff      	lsrs	r7, r7, #3
 8002400:	0764      	lsls	r4, r4, #29
 8002402:	4327      	orrs	r7, r4
 8002404:	0905      	lsrs	r5, r0, #4
 8002406:	e7dd      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002408:	465b      	mov	r3, fp
 800240a:	08d2      	lsrs	r2, r2, #3
 800240c:	075f      	lsls	r7, r3, #29
 800240e:	4317      	orrs	r7, r2
 8002410:	08dd      	lsrs	r5, r3, #3
 8002412:	e67b      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002414:	2700      	movs	r7, #0
 8002416:	2400      	movs	r4, #0
 8002418:	e710      	b.n	800223c <__aeabi_dsub+0x328>
 800241a:	2b00      	cmp	r3, #0
 800241c:	d000      	beq.n	8002420 <__aeabi_dsub+0x50c>
 800241e:	e0d6      	b.n	80025ce <__aeabi_dsub+0x6ba>
 8002420:	2900      	cmp	r1, #0
 8002422:	d000      	beq.n	8002426 <__aeabi_dsub+0x512>
 8002424:	e12f      	b.n	8002686 <__aeabi_dsub+0x772>
 8002426:	2480      	movs	r4, #128	@ 0x80
 8002428:	2600      	movs	r6, #0
 800242a:	4d7e      	ldr	r5, [pc, #504]	@ (8002624 <__aeabi_dsub+0x710>)
 800242c:	0324      	lsls	r4, r4, #12
 800242e:	e705      	b.n	800223c <__aeabi_dsub+0x328>
 8002430:	4666      	mov	r6, ip
 8002432:	465c      	mov	r4, fp
 8002434:	08d0      	lsrs	r0, r2, #3
 8002436:	e717      	b.n	8002268 <__aeabi_dsub+0x354>
 8002438:	465b      	mov	r3, fp
 800243a:	1a17      	subs	r7, r2, r0
 800243c:	42ba      	cmp	r2, r7
 800243e:	4192      	sbcs	r2, r2
 8002440:	1b1c      	subs	r4, r3, r4
 8002442:	2601      	movs	r6, #1
 8002444:	4663      	mov	r3, ip
 8002446:	4252      	negs	r2, r2
 8002448:	1aa4      	subs	r4, r4, r2
 800244a:	401e      	ands	r6, r3
 800244c:	e5c4      	b.n	8001fd8 <__aeabi_dsub+0xc4>
 800244e:	1883      	adds	r3, r0, r2
 8002450:	4283      	cmp	r3, r0
 8002452:	4180      	sbcs	r0, r0
 8002454:	445c      	add	r4, fp
 8002456:	4240      	negs	r0, r0
 8002458:	1825      	adds	r5, r4, r0
 800245a:	022a      	lsls	r2, r5, #8
 800245c:	d400      	bmi.n	8002460 <__aeabi_dsub+0x54c>
 800245e:	e0da      	b.n	8002616 <__aeabi_dsub+0x702>
 8002460:	4a72      	ldr	r2, [pc, #456]	@ (800262c <__aeabi_dsub+0x718>)
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	4015      	ands	r5, r2
 8002466:	07ea      	lsls	r2, r5, #31
 8002468:	431a      	orrs	r2, r3
 800246a:	0869      	lsrs	r1, r5, #1
 800246c:	075b      	lsls	r3, r3, #29
 800246e:	d400      	bmi.n	8002472 <__aeabi_dsub+0x55e>
 8002470:	e14a      	b.n	8002708 <__aeabi_dsub+0x7f4>
 8002472:	230f      	movs	r3, #15
 8002474:	4013      	ands	r3, r2
 8002476:	2b04      	cmp	r3, #4
 8002478:	d100      	bne.n	800247c <__aeabi_dsub+0x568>
 800247a:	e0fc      	b.n	8002676 <__aeabi_dsub+0x762>
 800247c:	1d17      	adds	r7, r2, #4
 800247e:	4297      	cmp	r7, r2
 8002480:	41a4      	sbcs	r4, r4
 8002482:	4264      	negs	r4, r4
 8002484:	2502      	movs	r5, #2
 8002486:	1864      	adds	r4, r4, r1
 8002488:	e6ec      	b.n	8002264 <__aeabi_dsub+0x350>
 800248a:	4647      	mov	r7, r8
 800248c:	001c      	movs	r4, r3
 800248e:	431f      	orrs	r7, r3
 8002490:	d000      	beq.n	8002494 <__aeabi_dsub+0x580>
 8002492:	e743      	b.n	800231c <__aeabi_dsub+0x408>
 8002494:	2600      	movs	r6, #0
 8002496:	2500      	movs	r5, #0
 8002498:	2400      	movs	r4, #0
 800249a:	e6cf      	b.n	800223c <__aeabi_dsub+0x328>
 800249c:	08c0      	lsrs	r0, r0, #3
 800249e:	0767      	lsls	r7, r4, #29
 80024a0:	4307      	orrs	r7, r0
 80024a2:	08e5      	lsrs	r5, r4, #3
 80024a4:	e632      	b.n	800210c <__aeabi_dsub+0x1f8>
 80024a6:	1a87      	subs	r7, r0, r2
 80024a8:	465b      	mov	r3, fp
 80024aa:	42b8      	cmp	r0, r7
 80024ac:	4180      	sbcs	r0, r0
 80024ae:	1ae4      	subs	r4, r4, r3
 80024b0:	4240      	negs	r0, r0
 80024b2:	1a24      	subs	r4, r4, r0
 80024b4:	0223      	lsls	r3, r4, #8
 80024b6:	d428      	bmi.n	800250a <__aeabi_dsub+0x5f6>
 80024b8:	0763      	lsls	r3, r4, #29
 80024ba:	08ff      	lsrs	r7, r7, #3
 80024bc:	431f      	orrs	r7, r3
 80024be:	08e5      	lsrs	r5, r4, #3
 80024c0:	2301      	movs	r3, #1
 80024c2:	e77f      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d100      	bne.n	80024ca <__aeabi_dsub+0x5b6>
 80024c8:	e673      	b.n	80021b2 <__aeabi_dsub+0x29e>
 80024ca:	464b      	mov	r3, r9
 80024cc:	1b5f      	subs	r7, r3, r5
 80024ce:	003b      	movs	r3, r7
 80024d0:	2d00      	cmp	r5, #0
 80024d2:	d100      	bne.n	80024d6 <__aeabi_dsub+0x5c2>
 80024d4:	e742      	b.n	800235c <__aeabi_dsub+0x448>
 80024d6:	2f38      	cmp	r7, #56	@ 0x38
 80024d8:	dd00      	ble.n	80024dc <__aeabi_dsub+0x5c8>
 80024da:	e0ec      	b.n	80026b6 <__aeabi_dsub+0x7a2>
 80024dc:	2380      	movs	r3, #128	@ 0x80
 80024de:	000e      	movs	r6, r1
 80024e0:	041b      	lsls	r3, r3, #16
 80024e2:	431c      	orrs	r4, r3
 80024e4:	2f1f      	cmp	r7, #31
 80024e6:	dc25      	bgt.n	8002534 <__aeabi_dsub+0x620>
 80024e8:	2520      	movs	r5, #32
 80024ea:	0023      	movs	r3, r4
 80024ec:	1bed      	subs	r5, r5, r7
 80024ee:	0001      	movs	r1, r0
 80024f0:	40a8      	lsls	r0, r5
 80024f2:	40ab      	lsls	r3, r5
 80024f4:	40f9      	lsrs	r1, r7
 80024f6:	1e45      	subs	r5, r0, #1
 80024f8:	41a8      	sbcs	r0, r5
 80024fa:	430b      	orrs	r3, r1
 80024fc:	40fc      	lsrs	r4, r7
 80024fe:	4318      	orrs	r0, r3
 8002500:	465b      	mov	r3, fp
 8002502:	1b1b      	subs	r3, r3, r4
 8002504:	469b      	mov	fp, r3
 8002506:	e739      	b.n	800237c <__aeabi_dsub+0x468>
 8002508:	4666      	mov	r6, ip
 800250a:	2501      	movs	r5, #1
 800250c:	e562      	b.n	8001fd4 <__aeabi_dsub+0xc0>
 800250e:	001f      	movs	r7, r3
 8002510:	4659      	mov	r1, fp
 8002512:	3f20      	subs	r7, #32
 8002514:	40f9      	lsrs	r1, r7
 8002516:	468c      	mov	ip, r1
 8002518:	2b20      	cmp	r3, #32
 800251a:	d005      	beq.n	8002528 <__aeabi_dsub+0x614>
 800251c:	2740      	movs	r7, #64	@ 0x40
 800251e:	4659      	mov	r1, fp
 8002520:	1afb      	subs	r3, r7, r3
 8002522:	4099      	lsls	r1, r3
 8002524:	430a      	orrs	r2, r1
 8002526:	4692      	mov	sl, r2
 8002528:	4657      	mov	r7, sl
 800252a:	1e7b      	subs	r3, r7, #1
 800252c:	419f      	sbcs	r7, r3
 800252e:	4663      	mov	r3, ip
 8002530:	431f      	orrs	r7, r3
 8002532:	e5c1      	b.n	80020b8 <__aeabi_dsub+0x1a4>
 8002534:	003b      	movs	r3, r7
 8002536:	0025      	movs	r5, r4
 8002538:	3b20      	subs	r3, #32
 800253a:	40dd      	lsrs	r5, r3
 800253c:	2f20      	cmp	r7, #32
 800253e:	d004      	beq.n	800254a <__aeabi_dsub+0x636>
 8002540:	2340      	movs	r3, #64	@ 0x40
 8002542:	1bdb      	subs	r3, r3, r7
 8002544:	409c      	lsls	r4, r3
 8002546:	4320      	orrs	r0, r4
 8002548:	4680      	mov	r8, r0
 800254a:	4640      	mov	r0, r8
 800254c:	1e43      	subs	r3, r0, #1
 800254e:	4198      	sbcs	r0, r3
 8002550:	4328      	orrs	r0, r5
 8002552:	e713      	b.n	800237c <__aeabi_dsub+0x468>
 8002554:	2900      	cmp	r1, #0
 8002556:	d09d      	beq.n	8002494 <__aeabi_dsub+0x580>
 8002558:	2601      	movs	r6, #1
 800255a:	4663      	mov	r3, ip
 800255c:	465c      	mov	r4, fp
 800255e:	4690      	mov	r8, r2
 8002560:	401e      	ands	r6, r3
 8002562:	e6db      	b.n	800231c <__aeabi_dsub+0x408>
 8002564:	1a17      	subs	r7, r2, r0
 8002566:	465b      	mov	r3, fp
 8002568:	42ba      	cmp	r2, r7
 800256a:	4192      	sbcs	r2, r2
 800256c:	1b1c      	subs	r4, r3, r4
 800256e:	4252      	negs	r2, r2
 8002570:	1aa4      	subs	r4, r4, r2
 8002572:	0223      	lsls	r3, r4, #8
 8002574:	d4c8      	bmi.n	8002508 <__aeabi_dsub+0x5f4>
 8002576:	0763      	lsls	r3, r4, #29
 8002578:	08ff      	lsrs	r7, r7, #3
 800257a:	431f      	orrs	r7, r3
 800257c:	4666      	mov	r6, ip
 800257e:	2301      	movs	r3, #1
 8002580:	08e5      	lsrs	r5, r4, #3
 8002582:	e71f      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002584:	001d      	movs	r5, r3
 8002586:	2400      	movs	r4, #0
 8002588:	2700      	movs	r7, #0
 800258a:	e657      	b.n	800223c <__aeabi_dsub+0x328>
 800258c:	465c      	mov	r4, fp
 800258e:	08d0      	lsrs	r0, r2, #3
 8002590:	e66a      	b.n	8002268 <__aeabi_dsub+0x354>
 8002592:	2b00      	cmp	r3, #0
 8002594:	d100      	bne.n	8002598 <__aeabi_dsub+0x684>
 8002596:	e737      	b.n	8002408 <__aeabi_dsub+0x4f4>
 8002598:	4653      	mov	r3, sl
 800259a:	08c0      	lsrs	r0, r0, #3
 800259c:	0767      	lsls	r7, r4, #29
 800259e:	4307      	orrs	r7, r0
 80025a0:	08e5      	lsrs	r5, r4, #3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d100      	bne.n	80025a8 <__aeabi_dsub+0x694>
 80025a6:	e5b1      	b.n	800210c <__aeabi_dsub+0x1f8>
 80025a8:	2380      	movs	r3, #128	@ 0x80
 80025aa:	031b      	lsls	r3, r3, #12
 80025ac:	421d      	tst	r5, r3
 80025ae:	d008      	beq.n	80025c2 <__aeabi_dsub+0x6ae>
 80025b0:	4659      	mov	r1, fp
 80025b2:	08c8      	lsrs	r0, r1, #3
 80025b4:	4218      	tst	r0, r3
 80025b6:	d104      	bne.n	80025c2 <__aeabi_dsub+0x6ae>
 80025b8:	08d2      	lsrs	r2, r2, #3
 80025ba:	0749      	lsls	r1, r1, #29
 80025bc:	430a      	orrs	r2, r1
 80025be:	0017      	movs	r7, r2
 80025c0:	0005      	movs	r5, r0
 80025c2:	0f7b      	lsrs	r3, r7, #29
 80025c4:	00ff      	lsls	r7, r7, #3
 80025c6:	08ff      	lsrs	r7, r7, #3
 80025c8:	075b      	lsls	r3, r3, #29
 80025ca:	431f      	orrs	r7, r3
 80025cc:	e59e      	b.n	800210c <__aeabi_dsub+0x1f8>
 80025ce:	08c0      	lsrs	r0, r0, #3
 80025d0:	0763      	lsls	r3, r4, #29
 80025d2:	4318      	orrs	r0, r3
 80025d4:	08e5      	lsrs	r5, r4, #3
 80025d6:	2900      	cmp	r1, #0
 80025d8:	d053      	beq.n	8002682 <__aeabi_dsub+0x76e>
 80025da:	2380      	movs	r3, #128	@ 0x80
 80025dc:	031b      	lsls	r3, r3, #12
 80025de:	421d      	tst	r5, r3
 80025e0:	d00a      	beq.n	80025f8 <__aeabi_dsub+0x6e4>
 80025e2:	4659      	mov	r1, fp
 80025e4:	08cc      	lsrs	r4, r1, #3
 80025e6:	421c      	tst	r4, r3
 80025e8:	d106      	bne.n	80025f8 <__aeabi_dsub+0x6e4>
 80025ea:	2601      	movs	r6, #1
 80025ec:	4663      	mov	r3, ip
 80025ee:	0025      	movs	r5, r4
 80025f0:	08d0      	lsrs	r0, r2, #3
 80025f2:	0749      	lsls	r1, r1, #29
 80025f4:	4308      	orrs	r0, r1
 80025f6:	401e      	ands	r6, r3
 80025f8:	0f47      	lsrs	r7, r0, #29
 80025fa:	00c0      	lsls	r0, r0, #3
 80025fc:	08c0      	lsrs	r0, r0, #3
 80025fe:	077f      	lsls	r7, r7, #29
 8002600:	4307      	orrs	r7, r0
 8002602:	e583      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002604:	1883      	adds	r3, r0, r2
 8002606:	4293      	cmp	r3, r2
 8002608:	4192      	sbcs	r2, r2
 800260a:	445c      	add	r4, fp
 800260c:	4252      	negs	r2, r2
 800260e:	18a5      	adds	r5, r4, r2
 8002610:	022a      	lsls	r2, r5, #8
 8002612:	d500      	bpl.n	8002616 <__aeabi_dsub+0x702>
 8002614:	e724      	b.n	8002460 <__aeabi_dsub+0x54c>
 8002616:	076f      	lsls	r7, r5, #29
 8002618:	08db      	lsrs	r3, r3, #3
 800261a:	431f      	orrs	r7, r3
 800261c:	08ed      	lsrs	r5, r5, #3
 800261e:	2301      	movs	r3, #1
 8002620:	e6d0      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	000007ff 	.word	0x000007ff
 8002628:	000007fe 	.word	0x000007fe
 800262c:	ff7fffff 	.word	0xff7fffff
 8002630:	465b      	mov	r3, fp
 8002632:	08d2      	lsrs	r2, r2, #3
 8002634:	075f      	lsls	r7, r3, #29
 8002636:	4666      	mov	r6, ip
 8002638:	4317      	orrs	r7, r2
 800263a:	08dd      	lsrs	r5, r3, #3
 800263c:	e566      	b.n	800210c <__aeabi_dsub+0x1f8>
 800263e:	0025      	movs	r5, r4
 8002640:	3b20      	subs	r3, #32
 8002642:	40dd      	lsrs	r5, r3
 8002644:	4663      	mov	r3, ip
 8002646:	2b20      	cmp	r3, #32
 8002648:	d005      	beq.n	8002656 <__aeabi_dsub+0x742>
 800264a:	2340      	movs	r3, #64	@ 0x40
 800264c:	4661      	mov	r1, ip
 800264e:	1a5b      	subs	r3, r3, r1
 8002650:	409c      	lsls	r4, r3
 8002652:	4320      	orrs	r0, r4
 8002654:	4680      	mov	r8, r0
 8002656:	4647      	mov	r7, r8
 8002658:	1e7b      	subs	r3, r7, #1
 800265a:	419f      	sbcs	r7, r3
 800265c:	432f      	orrs	r7, r5
 800265e:	e5a0      	b.n	80021a2 <__aeabi_dsub+0x28e>
 8002660:	2120      	movs	r1, #32
 8002662:	2700      	movs	r7, #0
 8002664:	1a09      	subs	r1, r1, r0
 8002666:	e4d2      	b.n	800200e <__aeabi_dsub+0xfa>
 8002668:	2f00      	cmp	r7, #0
 800266a:	d100      	bne.n	800266e <__aeabi_dsub+0x75a>
 800266c:	e713      	b.n	8002496 <__aeabi_dsub+0x582>
 800266e:	465c      	mov	r4, fp
 8002670:	0017      	movs	r7, r2
 8002672:	2500      	movs	r5, #0
 8002674:	e5f6      	b.n	8002264 <__aeabi_dsub+0x350>
 8002676:	08d7      	lsrs	r7, r2, #3
 8002678:	0749      	lsls	r1, r1, #29
 800267a:	2302      	movs	r3, #2
 800267c:	430f      	orrs	r7, r1
 800267e:	092d      	lsrs	r5, r5, #4
 8002680:	e6a0      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002682:	0007      	movs	r7, r0
 8002684:	e542      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002686:	465b      	mov	r3, fp
 8002688:	2601      	movs	r6, #1
 800268a:	075f      	lsls	r7, r3, #29
 800268c:	08dd      	lsrs	r5, r3, #3
 800268e:	4663      	mov	r3, ip
 8002690:	08d2      	lsrs	r2, r2, #3
 8002692:	4317      	orrs	r7, r2
 8002694:	401e      	ands	r6, r3
 8002696:	e539      	b.n	800210c <__aeabi_dsub+0x1f8>
 8002698:	465b      	mov	r3, fp
 800269a:	08d2      	lsrs	r2, r2, #3
 800269c:	075f      	lsls	r7, r3, #29
 800269e:	4317      	orrs	r7, r2
 80026a0:	08dd      	lsrs	r5, r3, #3
 80026a2:	e533      	b.n	800210c <__aeabi_dsub+0x1f8>
 80026a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002720 <__aeabi_dsub+0x80c>)
 80026a6:	08db      	lsrs	r3, r3, #3
 80026a8:	4022      	ands	r2, r4
 80026aa:	0757      	lsls	r7, r2, #29
 80026ac:	0252      	lsls	r2, r2, #9
 80026ae:	2501      	movs	r5, #1
 80026b0:	431f      	orrs	r7, r3
 80026b2:	0b14      	lsrs	r4, r2, #12
 80026b4:	e5c2      	b.n	800223c <__aeabi_dsub+0x328>
 80026b6:	000e      	movs	r6, r1
 80026b8:	2001      	movs	r0, #1
 80026ba:	e65f      	b.n	800237c <__aeabi_dsub+0x468>
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00d      	beq.n	80026dc <__aeabi_dsub+0x7c8>
 80026c0:	464b      	mov	r3, r9
 80026c2:	1b5b      	subs	r3, r3, r5
 80026c4:	469c      	mov	ip, r3
 80026c6:	2d00      	cmp	r5, #0
 80026c8:	d100      	bne.n	80026cc <__aeabi_dsub+0x7b8>
 80026ca:	e548      	b.n	800215e <__aeabi_dsub+0x24a>
 80026cc:	2701      	movs	r7, #1
 80026ce:	2b38      	cmp	r3, #56	@ 0x38
 80026d0:	dd00      	ble.n	80026d4 <__aeabi_dsub+0x7c0>
 80026d2:	e566      	b.n	80021a2 <__aeabi_dsub+0x28e>
 80026d4:	2380      	movs	r3, #128	@ 0x80
 80026d6:	041b      	lsls	r3, r3, #16
 80026d8:	431c      	orrs	r4, r3
 80026da:	e550      	b.n	800217e <__aeabi_dsub+0x26a>
 80026dc:	1c6b      	adds	r3, r5, #1
 80026de:	4d11      	ldr	r5, [pc, #68]	@ (8002724 <__aeabi_dsub+0x810>)
 80026e0:	422b      	tst	r3, r5
 80026e2:	d000      	beq.n	80026e6 <__aeabi_dsub+0x7d2>
 80026e4:	e673      	b.n	80023ce <__aeabi_dsub+0x4ba>
 80026e6:	4659      	mov	r1, fp
 80026e8:	0023      	movs	r3, r4
 80026ea:	4311      	orrs	r1, r2
 80026ec:	468a      	mov	sl, r1
 80026ee:	4303      	orrs	r3, r0
 80026f0:	e600      	b.n	80022f4 <__aeabi_dsub+0x3e0>
 80026f2:	0767      	lsls	r7, r4, #29
 80026f4:	08c0      	lsrs	r0, r0, #3
 80026f6:	2300      	movs	r3, #0
 80026f8:	4307      	orrs	r7, r0
 80026fa:	08e5      	lsrs	r5, r4, #3
 80026fc:	e662      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 80026fe:	0764      	lsls	r4, r4, #29
 8002700:	08ff      	lsrs	r7, r7, #3
 8002702:	4327      	orrs	r7, r4
 8002704:	0905      	lsrs	r5, r0, #4
 8002706:	e65d      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002708:	08d2      	lsrs	r2, r2, #3
 800270a:	0749      	lsls	r1, r1, #29
 800270c:	4311      	orrs	r1, r2
 800270e:	000f      	movs	r7, r1
 8002710:	2302      	movs	r3, #2
 8002712:	092d      	lsrs	r5, r5, #4
 8002714:	e656      	b.n	80023c4 <__aeabi_dsub+0x4b0>
 8002716:	0007      	movs	r7, r0
 8002718:	e5a4      	b.n	8002264 <__aeabi_dsub+0x350>
 800271a:	0038      	movs	r0, r7
 800271c:	e48f      	b.n	800203e <__aeabi_dsub+0x12a>
 800271e:	46c0      	nop			@ (mov r8, r8)
 8002720:	ff7fffff 	.word	0xff7fffff
 8002724:	000007fe 	.word	0x000007fe

08002728 <__aeabi_dcmpun>:
 8002728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800272a:	46c6      	mov	lr, r8
 800272c:	031e      	lsls	r6, r3, #12
 800272e:	0b36      	lsrs	r6, r6, #12
 8002730:	46b0      	mov	r8, r6
 8002732:	4e0d      	ldr	r6, [pc, #52]	@ (8002768 <__aeabi_dcmpun+0x40>)
 8002734:	030c      	lsls	r4, r1, #12
 8002736:	004d      	lsls	r5, r1, #1
 8002738:	005f      	lsls	r7, r3, #1
 800273a:	b500      	push	{lr}
 800273c:	0b24      	lsrs	r4, r4, #12
 800273e:	0d6d      	lsrs	r5, r5, #21
 8002740:	0d7f      	lsrs	r7, r7, #21
 8002742:	42b5      	cmp	r5, r6
 8002744:	d00b      	beq.n	800275e <__aeabi_dcmpun+0x36>
 8002746:	4908      	ldr	r1, [pc, #32]	@ (8002768 <__aeabi_dcmpun+0x40>)
 8002748:	2000      	movs	r0, #0
 800274a:	428f      	cmp	r7, r1
 800274c:	d104      	bne.n	8002758 <__aeabi_dcmpun+0x30>
 800274e:	4646      	mov	r6, r8
 8002750:	4316      	orrs	r6, r2
 8002752:	0030      	movs	r0, r6
 8002754:	1e43      	subs	r3, r0, #1
 8002756:	4198      	sbcs	r0, r3
 8002758:	bc80      	pop	{r7}
 800275a:	46b8      	mov	r8, r7
 800275c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800275e:	4304      	orrs	r4, r0
 8002760:	2001      	movs	r0, #1
 8002762:	2c00      	cmp	r4, #0
 8002764:	d1f8      	bne.n	8002758 <__aeabi_dcmpun+0x30>
 8002766:	e7ee      	b.n	8002746 <__aeabi_dcmpun+0x1e>
 8002768:	000007ff 	.word	0x000007ff

0800276c <__aeabi_d2iz>:
 800276c:	000b      	movs	r3, r1
 800276e:	0002      	movs	r2, r0
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	4d16      	ldr	r5, [pc, #88]	@ (80027cc <__aeabi_d2iz+0x60>)
 8002774:	030c      	lsls	r4, r1, #12
 8002776:	b082      	sub	sp, #8
 8002778:	0049      	lsls	r1, r1, #1
 800277a:	2000      	movs	r0, #0
 800277c:	9200      	str	r2, [sp, #0]
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	0b24      	lsrs	r4, r4, #12
 8002782:	0d49      	lsrs	r1, r1, #21
 8002784:	0fde      	lsrs	r6, r3, #31
 8002786:	42a9      	cmp	r1, r5
 8002788:	dd04      	ble.n	8002794 <__aeabi_d2iz+0x28>
 800278a:	4811      	ldr	r0, [pc, #68]	@ (80027d0 <__aeabi_d2iz+0x64>)
 800278c:	4281      	cmp	r1, r0
 800278e:	dd03      	ble.n	8002798 <__aeabi_d2iz+0x2c>
 8002790:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <__aeabi_d2iz+0x68>)
 8002792:	18f0      	adds	r0, r6, r3
 8002794:	b002      	add	sp, #8
 8002796:	bd70      	pop	{r4, r5, r6, pc}
 8002798:	2080      	movs	r0, #128	@ 0x80
 800279a:	0340      	lsls	r0, r0, #13
 800279c:	4320      	orrs	r0, r4
 800279e:	4c0e      	ldr	r4, [pc, #56]	@ (80027d8 <__aeabi_d2iz+0x6c>)
 80027a0:	1a64      	subs	r4, r4, r1
 80027a2:	2c1f      	cmp	r4, #31
 80027a4:	dd08      	ble.n	80027b8 <__aeabi_d2iz+0x4c>
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <__aeabi_d2iz+0x70>)
 80027a8:	1a5b      	subs	r3, r3, r1
 80027aa:	40d8      	lsrs	r0, r3
 80027ac:	0003      	movs	r3, r0
 80027ae:	4258      	negs	r0, r3
 80027b0:	2e00      	cmp	r6, #0
 80027b2:	d1ef      	bne.n	8002794 <__aeabi_d2iz+0x28>
 80027b4:	0018      	movs	r0, r3
 80027b6:	e7ed      	b.n	8002794 <__aeabi_d2iz+0x28>
 80027b8:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <__aeabi_d2iz+0x74>)
 80027ba:	9a00      	ldr	r2, [sp, #0]
 80027bc:	469c      	mov	ip, r3
 80027be:	0003      	movs	r3, r0
 80027c0:	4461      	add	r1, ip
 80027c2:	408b      	lsls	r3, r1
 80027c4:	40e2      	lsrs	r2, r4
 80027c6:	4313      	orrs	r3, r2
 80027c8:	e7f1      	b.n	80027ae <__aeabi_d2iz+0x42>
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	000003fe 	.word	0x000003fe
 80027d0:	0000041d 	.word	0x0000041d
 80027d4:	7fffffff 	.word	0x7fffffff
 80027d8:	00000433 	.word	0x00000433
 80027dc:	00000413 	.word	0x00000413
 80027e0:	fffffbed 	.word	0xfffffbed

080027e4 <__aeabi_i2d>:
 80027e4:	b570      	push	{r4, r5, r6, lr}
 80027e6:	2800      	cmp	r0, #0
 80027e8:	d016      	beq.n	8002818 <__aeabi_i2d+0x34>
 80027ea:	17c3      	asrs	r3, r0, #31
 80027ec:	18c5      	adds	r5, r0, r3
 80027ee:	405d      	eors	r5, r3
 80027f0:	0fc4      	lsrs	r4, r0, #31
 80027f2:	0028      	movs	r0, r5
 80027f4:	f000 f890 	bl	8002918 <__clzsi2>
 80027f8:	4b10      	ldr	r3, [pc, #64]	@ (800283c <__aeabi_i2d+0x58>)
 80027fa:	1a1b      	subs	r3, r3, r0
 80027fc:	055b      	lsls	r3, r3, #21
 80027fe:	0d5b      	lsrs	r3, r3, #21
 8002800:	280a      	cmp	r0, #10
 8002802:	dc14      	bgt.n	800282e <__aeabi_i2d+0x4a>
 8002804:	0002      	movs	r2, r0
 8002806:	002e      	movs	r6, r5
 8002808:	3215      	adds	r2, #21
 800280a:	4096      	lsls	r6, r2
 800280c:	220b      	movs	r2, #11
 800280e:	1a12      	subs	r2, r2, r0
 8002810:	40d5      	lsrs	r5, r2
 8002812:	032d      	lsls	r5, r5, #12
 8002814:	0b2d      	lsrs	r5, r5, #12
 8002816:	e003      	b.n	8002820 <__aeabi_i2d+0x3c>
 8002818:	2400      	movs	r4, #0
 800281a:	2300      	movs	r3, #0
 800281c:	2500      	movs	r5, #0
 800281e:	2600      	movs	r6, #0
 8002820:	051b      	lsls	r3, r3, #20
 8002822:	432b      	orrs	r3, r5
 8002824:	07e4      	lsls	r4, r4, #31
 8002826:	4323      	orrs	r3, r4
 8002828:	0030      	movs	r0, r6
 800282a:	0019      	movs	r1, r3
 800282c:	bd70      	pop	{r4, r5, r6, pc}
 800282e:	380b      	subs	r0, #11
 8002830:	4085      	lsls	r5, r0
 8002832:	032d      	lsls	r5, r5, #12
 8002834:	2600      	movs	r6, #0
 8002836:	0b2d      	lsrs	r5, r5, #12
 8002838:	e7f2      	b.n	8002820 <__aeabi_i2d+0x3c>
 800283a:	46c0      	nop			@ (mov r8, r8)
 800283c:	0000041e 	.word	0x0000041e

08002840 <__aeabi_ui2d>:
 8002840:	b510      	push	{r4, lr}
 8002842:	1e04      	subs	r4, r0, #0
 8002844:	d010      	beq.n	8002868 <__aeabi_ui2d+0x28>
 8002846:	f000 f867 	bl	8002918 <__clzsi2>
 800284a:	4b0e      	ldr	r3, [pc, #56]	@ (8002884 <__aeabi_ui2d+0x44>)
 800284c:	1a1b      	subs	r3, r3, r0
 800284e:	055b      	lsls	r3, r3, #21
 8002850:	0d5b      	lsrs	r3, r3, #21
 8002852:	280a      	cmp	r0, #10
 8002854:	dc0f      	bgt.n	8002876 <__aeabi_ui2d+0x36>
 8002856:	220b      	movs	r2, #11
 8002858:	0021      	movs	r1, r4
 800285a:	1a12      	subs	r2, r2, r0
 800285c:	40d1      	lsrs	r1, r2
 800285e:	3015      	adds	r0, #21
 8002860:	030a      	lsls	r2, r1, #12
 8002862:	4084      	lsls	r4, r0
 8002864:	0b12      	lsrs	r2, r2, #12
 8002866:	e001      	b.n	800286c <__aeabi_ui2d+0x2c>
 8002868:	2300      	movs	r3, #0
 800286a:	2200      	movs	r2, #0
 800286c:	051b      	lsls	r3, r3, #20
 800286e:	4313      	orrs	r3, r2
 8002870:	0020      	movs	r0, r4
 8002872:	0019      	movs	r1, r3
 8002874:	bd10      	pop	{r4, pc}
 8002876:	0022      	movs	r2, r4
 8002878:	380b      	subs	r0, #11
 800287a:	4082      	lsls	r2, r0
 800287c:	0312      	lsls	r2, r2, #12
 800287e:	2400      	movs	r4, #0
 8002880:	0b12      	lsrs	r2, r2, #12
 8002882:	e7f3      	b.n	800286c <__aeabi_ui2d+0x2c>
 8002884:	0000041e 	.word	0x0000041e

08002888 <__aeabi_f2d>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	0242      	lsls	r2, r0, #9
 800288c:	0043      	lsls	r3, r0, #1
 800288e:	0fc4      	lsrs	r4, r0, #31
 8002890:	20fe      	movs	r0, #254	@ 0xfe
 8002892:	0e1b      	lsrs	r3, r3, #24
 8002894:	1c59      	adds	r1, r3, #1
 8002896:	0a55      	lsrs	r5, r2, #9
 8002898:	4208      	tst	r0, r1
 800289a:	d00c      	beq.n	80028b6 <__aeabi_f2d+0x2e>
 800289c:	21e0      	movs	r1, #224	@ 0xe0
 800289e:	0089      	lsls	r1, r1, #2
 80028a0:	468c      	mov	ip, r1
 80028a2:	076d      	lsls	r5, r5, #29
 80028a4:	0b12      	lsrs	r2, r2, #12
 80028a6:	4463      	add	r3, ip
 80028a8:	051b      	lsls	r3, r3, #20
 80028aa:	4313      	orrs	r3, r2
 80028ac:	07e4      	lsls	r4, r4, #31
 80028ae:	4323      	orrs	r3, r4
 80028b0:	0028      	movs	r0, r5
 80028b2:	0019      	movs	r1, r3
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d114      	bne.n	80028e4 <__aeabi_f2d+0x5c>
 80028ba:	2d00      	cmp	r5, #0
 80028bc:	d01b      	beq.n	80028f6 <__aeabi_f2d+0x6e>
 80028be:	0028      	movs	r0, r5
 80028c0:	f000 f82a 	bl	8002918 <__clzsi2>
 80028c4:	280a      	cmp	r0, #10
 80028c6:	dc1c      	bgt.n	8002902 <__aeabi_f2d+0x7a>
 80028c8:	230b      	movs	r3, #11
 80028ca:	002a      	movs	r2, r5
 80028cc:	1a1b      	subs	r3, r3, r0
 80028ce:	40da      	lsrs	r2, r3
 80028d0:	0003      	movs	r3, r0
 80028d2:	3315      	adds	r3, #21
 80028d4:	409d      	lsls	r5, r3
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <__aeabi_f2d+0x88>)
 80028d8:	0312      	lsls	r2, r2, #12
 80028da:	1a1b      	subs	r3, r3, r0
 80028dc:	055b      	lsls	r3, r3, #21
 80028de:	0b12      	lsrs	r2, r2, #12
 80028e0:	0d5b      	lsrs	r3, r3, #21
 80028e2:	e7e1      	b.n	80028a8 <__aeabi_f2d+0x20>
 80028e4:	2d00      	cmp	r5, #0
 80028e6:	d009      	beq.n	80028fc <__aeabi_f2d+0x74>
 80028e8:	0b13      	lsrs	r3, r2, #12
 80028ea:	2280      	movs	r2, #128	@ 0x80
 80028ec:	0312      	lsls	r2, r2, #12
 80028ee:	431a      	orrs	r2, r3
 80028f0:	076d      	lsls	r5, r5, #29
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <__aeabi_f2d+0x8c>)
 80028f4:	e7d8      	b.n	80028a8 <__aeabi_f2d+0x20>
 80028f6:	2300      	movs	r3, #0
 80028f8:	2200      	movs	r2, #0
 80028fa:	e7d5      	b.n	80028a8 <__aeabi_f2d+0x20>
 80028fc:	2200      	movs	r2, #0
 80028fe:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <__aeabi_f2d+0x8c>)
 8002900:	e7d2      	b.n	80028a8 <__aeabi_f2d+0x20>
 8002902:	0003      	movs	r3, r0
 8002904:	002a      	movs	r2, r5
 8002906:	3b0b      	subs	r3, #11
 8002908:	409a      	lsls	r2, r3
 800290a:	2500      	movs	r5, #0
 800290c:	e7e3      	b.n	80028d6 <__aeabi_f2d+0x4e>
 800290e:	46c0      	nop			@ (mov r8, r8)
 8002910:	00000389 	.word	0x00000389
 8002914:	000007ff 	.word	0x000007ff

08002918 <__clzsi2>:
 8002918:	211c      	movs	r1, #28
 800291a:	2301      	movs	r3, #1
 800291c:	041b      	lsls	r3, r3, #16
 800291e:	4298      	cmp	r0, r3
 8002920:	d301      	bcc.n	8002926 <__clzsi2+0xe>
 8002922:	0c00      	lsrs	r0, r0, #16
 8002924:	3910      	subs	r1, #16
 8002926:	0a1b      	lsrs	r3, r3, #8
 8002928:	4298      	cmp	r0, r3
 800292a:	d301      	bcc.n	8002930 <__clzsi2+0x18>
 800292c:	0a00      	lsrs	r0, r0, #8
 800292e:	3908      	subs	r1, #8
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	4298      	cmp	r0, r3
 8002934:	d301      	bcc.n	800293a <__clzsi2+0x22>
 8002936:	0900      	lsrs	r0, r0, #4
 8002938:	3904      	subs	r1, #4
 800293a:	a202      	add	r2, pc, #8	@ (adr r2, 8002944 <__clzsi2+0x2c>)
 800293c:	5c10      	ldrb	r0, [r2, r0]
 800293e:	1840      	adds	r0, r0, r1
 8002940:	4770      	bx	lr
 8002942:	46c0      	nop			@ (mov r8, r8)
 8002944:	02020304 	.word	0x02020304
 8002948:	01010101 	.word	0x01010101
	...

08002954 <__clzdi2>:
 8002954:	b510      	push	{r4, lr}
 8002956:	2900      	cmp	r1, #0
 8002958:	d103      	bne.n	8002962 <__clzdi2+0xe>
 800295a:	f7ff ffdd 	bl	8002918 <__clzsi2>
 800295e:	3020      	adds	r0, #32
 8002960:	e002      	b.n	8002968 <__clzdi2+0x14>
 8002962:	0008      	movs	r0, r1
 8002964:	f7ff ffd8 	bl	8002918 <__clzsi2>
 8002968:	bd10      	pop	{r4, pc}
 800296a:	46c0      	nop			@ (mov r8, r8)

0800296c <EE24_Delay>:
void EE24_UnLock(EE24_HandleTypeDef *Handle);

/***********************************************************************************************************/

void EE24_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
#if EE24_RTOS == EE24_RTOS_DISABLE
  HAL_Delay(Delay);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	0018      	movs	r0, r3
 8002978:	f001 f93e 	bl	8003bf8 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 800297c:	46c0      	nop			@ (mov r8, r8)
 800297e:	46bd      	mov	sp, r7
 8002980:	b002      	add	sp, #8
 8002982:	bd80      	pop	{r7, pc}

08002984 <EE24_Lock>:

/***********************************************************************************************************/

void EE24_Lock(EE24_HandleTypeDef *Handle)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 800298c:	e002      	b.n	8002994 <EE24_Lock+0x10>
  {
    EE24_Delay(1);
 800298e:	2001      	movs	r0, #1
 8002990:	f7ff ffec 	bl	800296c <EE24_Delay>
  while (Handle->Lock)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	795b      	ldrb	r3, [r3, #5]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1f8      	bne.n	800298e <EE24_Lock+0xa>
  }
  Handle->Lock = 1;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	715a      	strb	r2, [r3, #5]
}
 80029a2:	46c0      	nop			@ (mov r8, r8)
 80029a4:	46bd      	mov	sp, r7
 80029a6:	b002      	add	sp, #8
 80029a8:	bd80      	pop	{r7, pc}

080029aa <EE24_UnLock>:

/***********************************************************************************************************/

void EE24_UnLock(EE24_HandleTypeDef *Handle)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	715a      	strb	r2, [r3, #5]
}
 80029b8:	46c0      	nop			@ (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b002      	add	sp, #8
 80029be:	bd80      	pop	{r7, pc}

080029c0 <EE24_Init>:
  * @param  I2CAddress: I2C Memory address
  *
  * @retval bool: true or false
  */
bool EE24_Init(EE24_HandleTypeDef *Handle, I2C_HandleTypeDef *HI2c, uint8_t I2CAddress)
{
 80029c0:	b590      	push	{r4, r7, lr}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	1dfb      	adds	r3, r7, #7
 80029cc:	701a      	strb	r2, [r3, #0]
  bool answer = false;
 80029ce:	2417      	movs	r4, #23
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
  do
  {
    if ((Handle == NULL) || (HI2c == NULL))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d017      	beq.n	8002a0c <EE24_Init+0x4c>
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d014      	beq.n	8002a0c <EE24_Init+0x4c>
    {
      break;
    }
    Handle->HI2c = HI2c;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	68ba      	ldr	r2, [r7, #8]
 80029e6:	601a      	str	r2, [r3, #0]
    Handle->Address = I2CAddress;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	1dfa      	adds	r2, r7, #7
 80029ec:	7812      	ldrb	r2, [r2, #0]
 80029ee:	711a      	strb	r2, [r3, #4]
    if (HAL_I2C_IsDeviceReady(Handle->HI2c, Handle->Address, 2, 100) == HAL_OK)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	791b      	ldrb	r3, [r3, #4]
 80029f8:	0019      	movs	r1, r3
 80029fa:	2364      	movs	r3, #100	@ 0x64
 80029fc:	2202      	movs	r2, #2
 80029fe:	f002 f8ed 	bl	8004bdc <HAL_I2C_IsDeviceReady>
 8002a02:	1e03      	subs	r3, r0, #0
 8002a04:	d102      	bne.n	8002a0c <EE24_Init+0x4c>
    {
      answer = true;
 8002a06:	193b      	adds	r3, r7, r4
 8002a08:	2201      	movs	r2, #1
 8002a0a:	701a      	strb	r2, [r3, #0]
    }
  }
  while (0);

  return answer;
 8002a0c:	2317      	movs	r3, #23
 8002a0e:	18fb      	adds	r3, r7, r3
 8002a10:	781b      	ldrb	r3, [r3, #0]
}
 8002a12:	0018      	movs	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b007      	add	sp, #28
 8002a18:	bd90      	pop	{r4, r7, pc}

08002a1a <EE24_Read>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_Read(EE24_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8002a1a:	b5b0      	push	{r4, r5, r7, lr}
 8002a1c:	b08a      	sub	sp, #40	@ 0x28
 8002a1e:	af04      	add	r7, sp, #16
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	603b      	str	r3, [r7, #0]
  EE24_Lock(Handle);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f7ff ffaa 	bl	8002984 <EE24_Lock>
  bool answer = false;
 8002a30:	2517      	movs	r5, #23
 8002a32:	197b      	adds	r3, r7, r5
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]
#elif (EE24_SIZE == EE24_8KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0300) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#elif (EE24_SIZE == EE24_16KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0700) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#else
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address, Address, I2C_MEMADD_SIZE_16BIT, Data, Len, Timeout) == HAL_OK)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	791b      	ldrb	r3, [r3, #4]
 8002a40:	001c      	movs	r4, r3
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	b299      	uxth	r1, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a4c:	9202      	str	r2, [sp, #8]
 8002a4e:	9301      	str	r3, [sp, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2302      	movs	r3, #2
 8002a56:	000a      	movs	r2, r1
 8002a58:	0021      	movs	r1, r4
 8002a5a:	f001 ff8b 	bl	8004974 <HAL_I2C_Mem_Read>
 8002a5e:	1e03      	subs	r3, r0, #0
 8002a60:	d102      	bne.n	8002a68 <EE24_Read+0x4e>
#endif
    {
      answer = true;
 8002a62:	197b      	adds	r3, r7, r5
 8002a64:	2201      	movs	r2, #1
 8002a66:	701a      	strb	r2, [r3, #0]
    }
  }
  while (0);

  EE24_UnLock(Handle);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f7ff ff9d 	bl	80029aa <EE24_UnLock>
  return answer;
 8002a70:	2317      	movs	r3, #23
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	781b      	ldrb	r3, [r3, #0]
}
 8002a76:	0018      	movs	r0, r3
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	b006      	add	sp, #24
 8002a7c:	bdb0      	pop	{r4, r5, r7, pc}

08002a7e <EE24_Write>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_Write(EE24_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8002a7e:	b590      	push	{r4, r7, lr}
 8002a80:	b08b      	sub	sp, #44	@ 0x2c
 8002a82:	af04      	add	r7, sp, #16
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	603b      	str	r3, [r7, #0]
  EE24_Lock(Handle);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f7ff ff78 	bl	8002984 <EE24_Lock>
  bool answer = false;
 8002a94:	2317      	movs	r3, #23
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
  do
  {
    uint16_t w;
    uint32_t startTime = HAL_GetTick();
 8002a9c:	f001 f8a2 	bl	8003be4 <HAL_GetTick>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	613b      	str	r3, [r7, #16]
#if EE24_USE_WP_PIN == true
    HAL_GPIO_WritePin(Handle->WpGpio, Handle->WpPin, GPIO_PIN_RESET);
#endif
    while (1)
    {
      w = EE24_PSIZE - (Address  % EE24_PSIZE);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	223f      	movs	r2, #63	@ 0x3f
 8002aaa:	4013      	ands	r3, r2
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	2014      	movs	r0, #20
 8002ab0:	183b      	adds	r3, r7, r0
 8002ab2:	2140      	movs	r1, #64	@ 0x40
 8002ab4:	1a8a      	subs	r2, r1, r2
 8002ab6:	801a      	strh	r2, [r3, #0]
      if (w > Len)
 8002ab8:	183b      	adds	r3, r7, r0
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d202      	bcs.n	8002ac8 <EE24_Write+0x4a>
      {
        w = Len;
 8002ac2:	183b      	adds	r3, r7, r0
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	801a      	strh	r2, [r3, #0]
#elif (EE24_SIZE == EE24_8KBIT)
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address | ((Address & 0x0300) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, w, Timeout) == HAL_OK)
#elif (EE24_SIZE == EE24_16KBIT)
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address | ((Address & 0x0700) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, w, Timeout) == HAL_OK)
#else
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address, Address, I2C_MEMADD_SIZE_16BIT, Data, w, Timeout) == HAL_OK)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	791b      	ldrb	r3, [r3, #4]
 8002ad0:	0019      	movs	r1, r3
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad8:	9302      	str	r3, [sp, #8]
 8002ada:	2414      	movs	r4, #20
 8002adc:	193b      	adds	r3, r7, r4
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	9301      	str	r3, [sp, #4]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	f001 fe16 	bl	8004718 <HAL_I2C_Mem_Write>
 8002aec:	1e03      	subs	r3, r0, #0
 8002aee:	d122      	bne.n	8002b36 <EE24_Write+0xb8>
#endif
      {
        EE24_Delay(10);
 8002af0:	200a      	movs	r0, #10
 8002af2:	f7ff ff3b 	bl	800296c <EE24_Delay>
        Len -= w;
 8002af6:	193b      	adds	r3, r7, r4
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	603b      	str	r3, [r7, #0]
        Data += w;
 8002b00:	193b      	adds	r3, r7, r4
 8002b02:	881b      	ldrh	r3, [r3, #0]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	18d3      	adds	r3, r2, r3
 8002b08:	607b      	str	r3, [r7, #4]
        Address += w;
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	18d3      	adds	r3, r2, r3
 8002b12:	60bb      	str	r3, [r7, #8]
        if (Len == 0)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d104      	bne.n	8002b24 <EE24_Write+0xa6>
        {
          answer = true;
 8002b1a:	2317      	movs	r3, #23
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	2201      	movs	r2, #1
 8002b20:	701a      	strb	r2, [r3, #0]
          break;
 8002b22:	e00b      	b.n	8002b3c <EE24_Write+0xbe>
        }
        if (HAL_GetTick() - startTime >= Timeout)
 8002b24:	f001 f85e 	bl	8003be4 <HAL_GetTick>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d902      	bls.n	8002b3a <EE24_Write+0xbc>
      w = EE24_PSIZE - (Address  % EE24_PSIZE);
 8002b34:	e7b6      	b.n	8002aa4 <EE24_Write+0x26>
          break;
        }
      }
      else
      {
        break;
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	e000      	b.n	8002b3c <EE24_Write+0xbe>
          break;
 8002b3a:	46c0      	nop			@ (mov r8, r8)
  while (0);

#if EE24_USE_WP_PIN == true
    HAL_GPIO_WritePin(Handle->WpGpio, Handle->WpPin, GPIO_PIN_SET);
#endif
  EE24_UnLock(Handle);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff ff33 	bl	80029aa <EE24_UnLock>
  return answer;
 8002b44:	2317      	movs	r3, #23
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	781b      	ldrb	r3, [r3, #0]
}
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b007      	add	sp, #28
 8002b50:	bd90      	pop	{r4, r7, pc}
	...

08002b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b56:	46d6      	mov	lr, sl
 8002b58:	464f      	mov	r7, r9
 8002b5a:	4646      	mov	r6, r8
 8002b5c:	b5c0      	push	{r6, r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b62:	f000 ffc3 	bl	8003aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b66:	f000 f913 	bl	8002d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b6a:	f000 fa39 	bl	8002fe0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002b6e:	f000 f9e9 	bl	8002f44 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002b72:	f000 f979 	bl	8002e68 <MX_I2C1_Init>
  MX_RTC_Init();
 8002b76:	f000 f9b7 	bl	8002ee8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  scd4x_init(0x62); //scd4x INIT
 8002b7a:	2062      	movs	r0, #98	@ 0x62
 8002b7c:	f000 fac6 	bl	800310c <scd4x_init>
  scd4x_start_periodic_measurement(); //needed
 8002b80:	f000 fad4 	bl	800312c <scd4x_start_periodic_measurement>
  HAL_Delay(5000);
 8002b84:	4b6a      	ldr	r3, [pc, #424]	@ (8002d30 <main+0x1dc>)
 8002b86:	0018      	movs	r0, r3
 8002b88:	f001 f836 	bl	8003bf8 <HAL_Delay>


  EE24_Init(&ee24,&hi2c1,EE24_ADDRESS_DEFAULT); //eeprom init
 8002b8c:	4969      	ldr	r1, [pc, #420]	@ (8002d34 <main+0x1e0>)
 8002b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8002d38 <main+0x1e4>)
 8002b90:	22a0      	movs	r2, #160	@ 0xa0
 8002b92:	0018      	movs	r0, r3
 8002b94:	f7ff ff14 	bl	80029c0 <EE24_Init>
    /* USER CODE BEGIN 3 */




	  if(flag==0){
 8002b98:	4b68      	ldr	r3, [pc, #416]	@ (8002d3c <main+0x1e8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d000      	beq.n	8002ba2 <main+0x4e>
 8002ba0:	e094      	b.n	8002ccc <main+0x178>
		  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002ba2:	4967      	ldr	r1, [pc, #412]	@ (8002d40 <main+0x1ec>)
 8002ba4:	4b67      	ldr	r3, [pc, #412]	@ (8002d44 <main+0x1f0>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f003 fd19 	bl	80065e0 <HAL_RTC_GetDate>
		  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);   //for timestamp
 8002bae:	4966      	ldr	r1, [pc, #408]	@ (8002d48 <main+0x1f4>)
 8002bb0:	4b64      	ldr	r3, [pc, #400]	@ (8002d44 <main+0x1f0>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f003 fcb7 	bl	8006528 <HAL_RTC_GetTime>
		 			      hours= gTime.Hours;
 8002bba:	4b63      	ldr	r3, [pc, #396]	@ (8002d48 <main+0x1f4>)
 8002bbc:	781a      	ldrb	r2, [r3, #0]
 8002bbe:	4b63      	ldr	r3, [pc, #396]	@ (8002d4c <main+0x1f8>)
 8002bc0:	701a      	strb	r2, [r3, #0]
		 			      minutes=gTime.Minutes;
 8002bc2:	4b61      	ldr	r3, [pc, #388]	@ (8002d48 <main+0x1f4>)
 8002bc4:	785a      	ldrb	r2, [r3, #1]
 8002bc6:	4b62      	ldr	r3, [pc, #392]	@ (8002d50 <main+0x1fc>)
 8002bc8:	701a      	strb	r2, [r3, #0]
		 			      seconds=gTime.Seconds;
 8002bca:	4b5f      	ldr	r3, [pc, #380]	@ (8002d48 <main+0x1f4>)
 8002bcc:	789a      	ldrb	r2, [r3, #2]
 8002bce:	4b61      	ldr	r3, [pc, #388]	@ (8002d54 <main+0x200>)
 8002bd0:	701a      	strb	r2, [r3, #0]

		  if(HAL_GetTick()-last_time>=5000){
 8002bd2:	f001 f807 	bl	8003be4 <HAL_GetTick>
 8002bd6:	0002      	movs	r2, r0
 8002bd8:	4b5f      	ldr	r3, [pc, #380]	@ (8002d58 <main+0x204>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	4a5f      	ldr	r2, [pc, #380]	@ (8002d5c <main+0x208>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d973      	bls.n	8002ccc <main+0x178>





			  scd4x_read_measurement(&co2_raw, &temp_raw, &humidity_raw);
 8002be4:	4a5e      	ldr	r2, [pc, #376]	@ (8002d60 <main+0x20c>)
 8002be6:	495f      	ldr	r1, [pc, #380]	@ (8002d64 <main+0x210>)
 8002be8:	4b5f      	ldr	r3, [pc, #380]	@ (8002d68 <main+0x214>)
 8002bea:	0018      	movs	r0, r3
 8002bec:	f000 fb46 	bl	800327c <scd4x_read_measurement>
			  	  co2=co2_raw;
 8002bf0:	4b5d      	ldr	r3, [pc, #372]	@ (8002d68 <main+0x214>)
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	001a      	movs	r2, r3
 8002bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d6c <main+0x218>)
 8002bf8:	601a      	str	r2, [r3, #0]
			  	  temp=temp_raw/1000.0f;
 8002bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8002d64 <main+0x210>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f7fd fe52 	bl	80008a8 <__aeabi_i2f>
 8002c04:	1c03      	adds	r3, r0, #0
 8002c06:	495a      	ldr	r1, [pc, #360]	@ (8002d70 <main+0x21c>)
 8002c08:	1c18      	adds	r0, r3, #0
 8002c0a:	f7fd fd37 	bl	800067c <__aeabi_fdiv>
 8002c0e:	1c03      	adds	r3, r0, #0
 8002c10:	1c1a      	adds	r2, r3, #0
 8002c12:	4b58      	ldr	r3, [pc, #352]	@ (8002d74 <main+0x220>)
 8002c14:	601a      	str	r2, [r3, #0]
			  	  humidity=humidity_raw/1000.0f;
 8002c16:	4b52      	ldr	r3, [pc, #328]	@ (8002d60 <main+0x20c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	f7fd fe44 	bl	80008a8 <__aeabi_i2f>
 8002c20:	1c03      	adds	r3, r0, #0
 8002c22:	4953      	ldr	r1, [pc, #332]	@ (8002d70 <main+0x21c>)
 8002c24:	1c18      	adds	r0, r3, #0
 8002c26:	f7fd fd29 	bl	800067c <__aeabi_fdiv>
 8002c2a:	1c03      	adds	r3, r0, #0
 8002c2c:	1c1a      	adds	r2, r3, #0
 8002c2e:	4b52      	ldr	r3, [pc, #328]	@ (8002d78 <main+0x224>)
 8002c30:	601a      	str	r2, [r3, #0]

			  	  sprintf(data_send,"Time:%02d:%02d:%02d, Co2: %ld ppm, Temp= %.2f C, Humidity= %.2f percent\r\n",hours,minutes,seconds,co2,temp,humidity);
 8002c32:	4b46      	ldr	r3, [pc, #280]	@ (8002d4c <main+0x1f8>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	4699      	mov	r9, r3
 8002c38:	4b45      	ldr	r3, [pc, #276]	@ (8002d50 <main+0x1fc>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	469a      	mov	sl, r3
 8002c3e:	4b45      	ldr	r3, [pc, #276]	@ (8002d54 <main+0x200>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	4698      	mov	r8, r3
 8002c44:	4b49      	ldr	r3, [pc, #292]	@ (8002d6c <main+0x218>)
 8002c46:	681e      	ldr	r6, [r3, #0]
 8002c48:	4b4a      	ldr	r3, [pc, #296]	@ (8002d74 <main+0x220>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	1c18      	adds	r0, r3, #0
 8002c4e:	f7ff fe1b 	bl	8002888 <__aeabi_f2d>
 8002c52:	0004      	movs	r4, r0
 8002c54:	000d      	movs	r5, r1
 8002c56:	4b48      	ldr	r3, [pc, #288]	@ (8002d78 <main+0x224>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	1c18      	adds	r0, r3, #0
 8002c5c:	f7ff fe14 	bl	8002888 <__aeabi_f2d>
 8002c60:	0002      	movs	r2, r0
 8002c62:	000b      	movs	r3, r1
 8002c64:	4945      	ldr	r1, [pc, #276]	@ (8002d7c <main+0x228>)
 8002c66:	4846      	ldr	r0, [pc, #280]	@ (8002d80 <main+0x22c>)
 8002c68:	9204      	str	r2, [sp, #16]
 8002c6a:	9305      	str	r3, [sp, #20]
 8002c6c:	9402      	str	r4, [sp, #8]
 8002c6e:	9503      	str	r5, [sp, #12]
 8002c70:	9601      	str	r6, [sp, #4]
 8002c72:	4643      	mov	r3, r8
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4653      	mov	r3, sl
 8002c78:	464a      	mov	r2, r9
 8002c7a:	f005 f9f3 	bl	8008064 <siprintf>
			  	  EE24_Write(&ee24,eeprom_address,(uint8_t *)data_send,strlen(data_send),100);
 8002c7e:	4b41      	ldr	r3, [pc, #260]	@ (8002d84 <main+0x230>)
 8002c80:	681c      	ldr	r4, [r3, #0]
 8002c82:	4b3f      	ldr	r3, [pc, #252]	@ (8002d80 <main+0x22c>)
 8002c84:	0018      	movs	r0, r3
 8002c86:	f7fd fa3d 	bl	8000104 <strlen>
 8002c8a:	0001      	movs	r1, r0
 8002c8c:	4a3c      	ldr	r2, [pc, #240]	@ (8002d80 <main+0x22c>)
 8002c8e:	482a      	ldr	r0, [pc, #168]	@ (8002d38 <main+0x1e4>)
 8002c90:	2364      	movs	r3, #100	@ 0x64
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	000b      	movs	r3, r1
 8002c96:	0021      	movs	r1, r4
 8002c98:	f7ff fef1 	bl	8002a7e <EE24_Write>


			  	  eeprom_address+=strlen(data_send);
 8002c9c:	4b38      	ldr	r3, [pc, #224]	@ (8002d80 <main+0x22c>)
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f7fd fa30 	bl	8000104 <strlen>
 8002ca4:	0002      	movs	r2, r0
 8002ca6:	4b37      	ldr	r3, [pc, #220]	@ (8002d84 <main+0x230>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	18d2      	adds	r2, r2, r3
 8002cac:	4b35      	ldr	r3, [pc, #212]	@ (8002d84 <main+0x230>)
 8002cae:	601a      	str	r2, [r3, #0]

			  	  if(eeprom_address>=EEPROM_MAX_ADDRESS){ //if it overflows reset address
 8002cb0:	4b34      	ldr	r3, [pc, #208]	@ (8002d84 <main+0x230>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	2380      	movs	r3, #128	@ 0x80
 8002cb6:	021b      	lsls	r3, r3, #8
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d302      	bcc.n	8002cc2 <main+0x16e>
			  		  eeprom_address=0;
 8002cbc:	4b31      	ldr	r3, [pc, #196]	@ (8002d84 <main+0x230>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
			  	  }



			  last_time=HAL_GetTick();
 8002cc2:	f000 ff8f 	bl	8003be4 <HAL_GetTick>
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	4b23      	ldr	r3, [pc, #140]	@ (8002d58 <main+0x204>)
 8002cca:	601a      	str	r2, [r3, #0]

	  }



	  if(flag==1){
 8002ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d3c <main+0x1e8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d000      	beq.n	8002cd6 <main+0x182>
 8002cd4:	e760      	b.n	8002b98 <main+0x44>
		  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002cd6:	491a      	ldr	r1, [pc, #104]	@ (8002d40 <main+0x1ec>)
 8002cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <main+0x1f0>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f003 fc7f 	bl	80065e0 <HAL_RTC_GetDate>
		  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);   //for timestamp
 8002ce2:	4919      	ldr	r1, [pc, #100]	@ (8002d48 <main+0x1f4>)
 8002ce4:	4b17      	ldr	r3, [pc, #92]	@ (8002d44 <main+0x1f0>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f003 fc1d 	bl	8006528 <HAL_RTC_GetTime>
		 			      hours= gTime.Hours;
 8002cee:	4b16      	ldr	r3, [pc, #88]	@ (8002d48 <main+0x1f4>)
 8002cf0:	781a      	ldrb	r2, [r3, #0]
 8002cf2:	4b16      	ldr	r3, [pc, #88]	@ (8002d4c <main+0x1f8>)
 8002cf4:	701a      	strb	r2, [r3, #0]
		 			      minutes=gTime.Minutes;
 8002cf6:	4b14      	ldr	r3, [pc, #80]	@ (8002d48 <main+0x1f4>)
 8002cf8:	785a      	ldrb	r2, [r3, #1]
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <main+0x1fc>)
 8002cfc:	701a      	strb	r2, [r3, #0]
		 			      seconds=gTime.Seconds;
 8002cfe:	4b12      	ldr	r3, [pc, #72]	@ (8002d48 <main+0x1f4>)
 8002d00:	789a      	ldrb	r2, [r3, #2]
 8002d02:	4b14      	ldr	r3, [pc, #80]	@ (8002d54 <main+0x200>)
 8002d04:	701a      	strb	r2, [r3, #0]


		  EE24_Read(&ee24,0,(uint8_t*)data_received,eeprom_address,100);
 8002d06:	4b1f      	ldr	r3, [pc, #124]	@ (8002d84 <main+0x230>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d88 <main+0x234>)
 8002d0c:	480a      	ldr	r0, [pc, #40]	@ (8002d38 <main+0x1e4>)
 8002d0e:	2164      	movs	r1, #100	@ 0x64
 8002d10:	9100      	str	r1, [sp, #0]
 8002d12:	2100      	movs	r1, #0
 8002d14:	f7ff fe81 	bl	8002a1a <EE24_Read>
		  		HAL_UART_Transmit(&huart2,(uint8_t*)data_received,eeprom_address,100);
 8002d18:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <main+0x230>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	491a      	ldr	r1, [pc, #104]	@ (8002d88 <main+0x234>)
 8002d20:	481a      	ldr	r0, [pc, #104]	@ (8002d8c <main+0x238>)
 8002d22:	2364      	movs	r3, #100	@ 0x64
 8002d24:	f003 fdca 	bl	80068bc <HAL_UART_Transmit>




		  		flag=0;
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <main+0x1e8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
	  if(flag==0){
 8002d2e:	e733      	b.n	8002b98 <main+0x44>
 8002d30:	00001388 	.word	0x00001388
 8002d34:	200001f0 	.word	0x200001f0
 8002d38:	20000304 	.word	0x20000304
 8002d3c:	2000033c 	.word	0x2000033c
 8002d40:	20000320 	.word	0x20000320
 8002d44:	20000244 	.word	0x20000244
 8002d48:	2000030c 	.word	0x2000030c
 8002d4c:	200007a8 	.word	0x200007a8
 8002d50:	200007a9 	.word	0x200007a9
 8002d54:	200007aa 	.word	0x200007aa
 8002d58:	20000338 	.word	0x20000338
 8002d5c:	00001387 	.word	0x00001387
 8002d60:	200007a4 	.word	0x200007a4
 8002d64:	200007a0 	.word	0x200007a0
 8002d68:	2000079c 	.word	0x2000079c
 8002d6c:	20000790 	.word	0x20000790
 8002d70:	447a0000 	.word	0x447a0000
 8002d74:	20000794 	.word	0x20000794
 8002d78:	20000798 	.word	0x20000798
 8002d7c:	0800a418 	.word	0x0800a418
 8002d80:	20000728 	.word	0x20000728
 8002d84:	2000078c 	.word	0x2000078c
 8002d88:	20000340 	.word	0x20000340
 8002d8c:	20000270 	.word	0x20000270

08002d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b093      	sub	sp, #76	@ 0x4c
 8002d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d96:	2410      	movs	r4, #16
 8002d98:	193b      	adds	r3, r7, r4
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	2338      	movs	r3, #56	@ 0x38
 8002d9e:	001a      	movs	r2, r3
 8002da0:	2100      	movs	r1, #0
 8002da2:	f005 f9cd 	bl	8008140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da6:	003b      	movs	r3, r7
 8002da8:	0018      	movs	r0, r3
 8002daa:	2310      	movs	r3, #16
 8002dac:	001a      	movs	r2, r3
 8002dae:	2100      	movs	r1, #0
 8002db0:	f005 f9c6 	bl	8008140 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	0018      	movs	r0, r3
 8002dba:	f002 fc4b 	bl	8005654 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002dbe:	f002 fc3b 	bl	8005638 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002dc2:	4b28      	ldr	r3, [pc, #160]	@ (8002e64 <SystemClock_Config+0xd4>)
 8002dc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dc6:	4b27      	ldr	r3, [pc, #156]	@ (8002e64 <SystemClock_Config+0xd4>)
 8002dc8:	2118      	movs	r1, #24
 8002dca:	438a      	bics	r2, r1
 8002dcc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002dce:	193b      	adds	r3, r7, r4
 8002dd0:	2206      	movs	r2, #6
 8002dd2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002dd4:	193b      	adds	r3, r7, r4
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dda:	193b      	adds	r3, r7, r4
 8002ddc:	2280      	movs	r2, #128	@ 0x80
 8002dde:	0052      	lsls	r2, r2, #1
 8002de0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002de2:	0021      	movs	r1, r4
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2240      	movs	r2, #64	@ 0x40
 8002dee:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002df0:	187b      	adds	r3, r7, r1
 8002df2:	2202      	movs	r2, #2
 8002df4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002df6:	187b      	adds	r3, r7, r1
 8002df8:	2202      	movs	r2, #2
 8002dfa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002dfc:	187b      	adds	r3, r7, r1
 8002dfe:	2200      	movs	r2, #0
 8002e00:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002e02:	187b      	adds	r3, r7, r1
 8002e04:	2208      	movs	r2, #8
 8002e06:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	2280      	movs	r2, #128	@ 0x80
 8002e0c:	0292      	lsls	r2, r2, #10
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002e10:	187b      	adds	r3, r7, r1
 8002e12:	2280      	movs	r2, #128	@ 0x80
 8002e14:	0492      	lsls	r2, r2, #18
 8002e16:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002e18:	187b      	adds	r3, r7, r1
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	0592      	lsls	r2, r2, #22
 8002e1e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	0018      	movs	r0, r3
 8002e24:	f002 fc62 	bl	80056ec <HAL_RCC_OscConfig>
 8002e28:	1e03      	subs	r3, r0, #0
 8002e2a:	d001      	beq.n	8002e30 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002e2c:	f000 f968 	bl	8003100 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e30:	003b      	movs	r3, r7
 8002e32:	2207      	movs	r2, #7
 8002e34:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e36:	003b      	movs	r3, r7
 8002e38:	2202      	movs	r2, #2
 8002e3a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e3c:	003b      	movs	r3, r7
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e42:	003b      	movs	r3, r7
 8002e44:	2200      	movs	r2, #0
 8002e46:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e48:	003b      	movs	r3, r7
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f002 ff67 	bl	8005d20 <HAL_RCC_ClockConfig>
 8002e52:	1e03      	subs	r3, r0, #0
 8002e54:	d001      	beq.n	8002e5a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002e56:	f000 f953 	bl	8003100 <Error_Handler>
  }
}
 8002e5a:	46c0      	nop			@ (mov r8, r8)
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	b013      	add	sp, #76	@ 0x4c
 8002e60:	bd90      	pop	{r4, r7, pc}
 8002e62:	46c0      	nop			@ (mov r8, r8)
 8002e64:	40021000 	.word	0x40021000

08002e68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee0 <MX_I2C1_Init+0x78>)
 8002e70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C12166;
 8002e72:	4b1a      	ldr	r3, [pc, #104]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee4 <MX_I2C1_Init+0x7c>)
 8002e76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e78:	4b18      	ldr	r3, [pc, #96]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e7e:	4b17      	ldr	r3, [pc, #92]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e84:	4b15      	ldr	r3, [pc, #84]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e8a:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e90:	4b12      	ldr	r3, [pc, #72]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e96:	4b11      	ldr	r3, [pc, #68]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f001 f95f 	bl	8004168 <HAL_I2C_Init>
 8002eaa:	1e03      	subs	r3, r0, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002eae:	f000 f927 	bl	8003100 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	f002 fb26 	bl	8005508 <HAL_I2CEx_ConfigAnalogFilter>
 8002ebc:	1e03      	subs	r3, r0, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ec0:	f000 f91e 	bl	8003100 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ec4:	4b05      	ldr	r3, [pc, #20]	@ (8002edc <MX_I2C1_Init+0x74>)
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f002 fb69 	bl	80055a0 <HAL_I2CEx_ConfigDigitalFilter>
 8002ece:	1e03      	subs	r3, r0, #0
 8002ed0:	d001      	beq.n	8002ed6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ed2:	f000 f915 	bl	8003100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	200001f0 	.word	0x200001f0
 8002ee0:	40005400 	.word	0x40005400
 8002ee4:	00c12166 	.word	0x00c12166

08002ee8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002eec:	4b13      	ldr	r3, [pc, #76]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002eee:	4a14      	ldr	r2, [pc, #80]	@ (8002f40 <MX_RTC_Init+0x58>)
 8002ef0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ef2:	4b12      	ldr	r3, [pc, #72]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002ef8:	4b10      	ldr	r3, [pc, #64]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002efa:	227f      	movs	r2, #127	@ 0x7f
 8002efc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002efe:	4b0f      	ldr	r3, [pc, #60]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f00:	22ff      	movs	r2, #255	@ 0xff
 8002f02:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002f04:	4b0d      	ldr	r3, [pc, #52]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002f10:	4b0a      	ldr	r3, [pc, #40]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002f16:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	05d2      	lsls	r2, r2, #23
 8002f1c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002f1e:	4b07      	ldr	r3, [pc, #28]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002f24:	4b05      	ldr	r3, [pc, #20]	@ (8002f3c <MX_RTC_Init+0x54>)
 8002f26:	0018      	movs	r0, r3
 8002f28:	f003 fa5c 	bl	80063e4 <HAL_RTC_Init>
 8002f2c:	1e03      	subs	r3, r0, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8002f30:	f000 f8e6 	bl	8003100 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002f34:	46c0      	nop			@ (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	20000244 	.word	0x20000244
 8002f40:	40002800 	.word	0x40002800

08002f44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f48:	4b23      	ldr	r3, [pc, #140]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f4a:	4a24      	ldr	r2, [pc, #144]	@ (8002fdc <MX_USART2_UART_Init+0x98>)
 8002f4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f4e:	4b22      	ldr	r3, [pc, #136]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f50:	22e1      	movs	r2, #225	@ 0xe1
 8002f52:	0252      	lsls	r2, r2, #9
 8002f54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f56:	4b20      	ldr	r3, [pc, #128]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f62:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f68:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f6a:	220c      	movs	r2, #12
 8002f6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f74:	4b18      	ldr	r3, [pc, #96]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f7a:	4b17      	ldr	r3, [pc, #92]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f80:	4b15      	ldr	r3, [pc, #84]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f86:	4b14      	ldr	r3, [pc, #80]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f8c:	4b12      	ldr	r3, [pc, #72]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f003 fc3e 	bl	8006810 <HAL_UART_Init>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d001      	beq.n	8002f9c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002f98:	f000 f8b2 	bl	8003100 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f004 fa5b 	bl	800745c <HAL_UARTEx_SetTxFifoThreshold>
 8002fa6:	1e03      	subs	r3, r0, #0
 8002fa8:	d001      	beq.n	8002fae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002faa:	f000 f8a9 	bl	8003100 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fae:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f004 fa92 	bl	80074dc <HAL_UARTEx_SetRxFifoThreshold>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d001      	beq.n	8002fc0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002fbc:	f000 f8a0 	bl	8003100 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002fc0:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <MX_USART2_UART_Init+0x94>)
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f004 fa10 	bl	80073e8 <HAL_UARTEx_DisableFifoMode>
 8002fc8:	1e03      	subs	r3, r0, #0
 8002fca:	d001      	beq.n	8002fd0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002fcc:	f000 f898 	bl	8003100 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fd0:	46c0      	nop			@ (mov r8, r8)
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	20000270 	.word	0x20000270
 8002fdc:	40004400 	.word	0x40004400

08002fe0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b089      	sub	sp, #36	@ 0x24
 8002fe4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe6:	240c      	movs	r4, #12
 8002fe8:	193b      	adds	r3, r7, r4
 8002fea:	0018      	movs	r0, r3
 8002fec:	2314      	movs	r3, #20
 8002fee:	001a      	movs	r2, r3
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	f005 f8a5 	bl	8008140 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ff6:	4b2e      	ldr	r3, [pc, #184]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8002ff8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8002ffc:	2104      	movs	r1, #4
 8002ffe:	430a      	orrs	r2, r1
 8003000:	635a      	str	r2, [r3, #52]	@ 0x34
 8003002:	4b2b      	ldr	r3, [pc, #172]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8003004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003006:	2204      	movs	r2, #4
 8003008:	4013      	ands	r3, r2
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800300e:	4b28      	ldr	r3, [pc, #160]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8003010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003012:	4b27      	ldr	r3, [pc, #156]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8003014:	2120      	movs	r1, #32
 8003016:	430a      	orrs	r2, r1
 8003018:	635a      	str	r2, [r3, #52]	@ 0x34
 800301a:	4b25      	ldr	r3, [pc, #148]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 800301c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800301e:	2220      	movs	r2, #32
 8003020:	4013      	ands	r3, r2
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003026:	4b22      	ldr	r3, [pc, #136]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8003028:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800302a:	4b21      	ldr	r3, [pc, #132]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 800302c:	2101      	movs	r1, #1
 800302e:	430a      	orrs	r2, r1
 8003030:	635a      	str	r2, [r3, #52]	@ 0x34
 8003032:	4b1f      	ldr	r3, [pc, #124]	@ (80030b0 <MX_GPIO_Init+0xd0>)
 8003034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003036:	2201      	movs	r2, #1
 8003038:	4013      	ands	r3, r2
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800303e:	23a0      	movs	r3, #160	@ 0xa0
 8003040:	05db      	lsls	r3, r3, #23
 8003042:	2200      	movs	r2, #0
 8003044:	2120      	movs	r1, #32
 8003046:	0018      	movs	r0, r3
 8003048:	f001 f83c 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800304c:	193b      	adds	r3, r7, r4
 800304e:	2280      	movs	r2, #128	@ 0x80
 8003050:	0192      	lsls	r2, r2, #6
 8003052:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003054:	193b      	adds	r3, r7, r4
 8003056:	2288      	movs	r2, #136	@ 0x88
 8003058:	0352      	lsls	r2, r2, #13
 800305a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305c:	193b      	adds	r3, r7, r4
 800305e:	2200      	movs	r2, #0
 8003060:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003062:	193b      	adds	r3, r7, r4
 8003064:	4a13      	ldr	r2, [pc, #76]	@ (80030b4 <MX_GPIO_Init+0xd4>)
 8003066:	0019      	movs	r1, r3
 8003068:	0010      	movs	r0, r2
 800306a:	f000 fec7 	bl	8003dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800306e:	0021      	movs	r1, r4
 8003070:	187b      	adds	r3, r7, r1
 8003072:	2220      	movs	r2, #32
 8003074:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003076:	187b      	adds	r3, r7, r1
 8003078:	2201      	movs	r2, #1
 800307a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	187b      	adds	r3, r7, r1
 800307e:	2200      	movs	r2, #0
 8003080:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003082:	187b      	adds	r3, r7, r1
 8003084:	2202      	movs	r2, #2
 8003086:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003088:	187a      	adds	r2, r7, r1
 800308a:	23a0      	movs	r3, #160	@ 0xa0
 800308c:	05db      	lsls	r3, r3, #23
 800308e:	0011      	movs	r1, r2
 8003090:	0018      	movs	r0, r3
 8003092:	f000 feb3 	bl	8003dfc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003096:	2200      	movs	r2, #0
 8003098:	2100      	movs	r1, #0
 800309a:	2007      	movs	r0, #7
 800309c:	f000 fe7c 	bl	8003d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80030a0:	2007      	movs	r0, #7
 80030a2:	f000 fe8e 	bl	8003dc2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b009      	add	sp, #36	@ 0x24
 80030ac:	bd90      	pop	{r4, r7, pc}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	40021000 	.word	0x40021000
 80030b4:	50000800 	.word	0x50000800

080030b8 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	0002      	movs	r2, r0
 80030c0:	1dbb      	adds	r3, r7, #6
 80030c2:	801a      	strh	r2, [r3, #0]

	if(HAL_GetTick()-debounce_time>=20){
 80030c4:	f000 fd8e 	bl	8003be4 <HAL_GetTick>
 80030c8:	0002      	movs	r2, r0
 80030ca:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_GPIO_EXTI_Rising_Callback+0x40>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b13      	cmp	r3, #19
 80030d2:	d90d      	bls.n	80030f0 <HAL_GPIO_EXTI_Rising_Callback+0x38>
	debounce_time=HAL_GetTick();
 80030d4:	f000 fd86 	bl	8003be4 <HAL_GetTick>
 80030d8:	0002      	movs	r2, r0
 80030da:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <HAL_GPIO_EXTI_Rising_Callback+0x40>)
 80030dc:	601a      	str	r2, [r3, #0]

	if(GPIO_Pin==GPIO_PIN_13){
 80030de:	1dbb      	adds	r3, r7, #6
 80030e0:	881a      	ldrh	r2, [r3, #0]
 80030e2:	2380      	movs	r3, #128	@ 0x80
 80030e4:	019b      	lsls	r3, r3, #6
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d102      	bne.n	80030f0 <HAL_GPIO_EXTI_Rising_Callback+0x38>
		// ADD HERE UART AND EEPROM READ OR A FLAG
		flag=1;
 80030ea:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <HAL_GPIO_EXTI_Rising_Callback+0x44>)
 80030ec:	2201      	movs	r2, #1
 80030ee:	601a      	str	r2, [r3, #0]


	}

	}
}
 80030f0:	46c0      	nop			@ (mov r8, r8)
 80030f2:	46bd      	mov	sp, r7
 80030f4:	b002      	add	sp, #8
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000334 	.word	0x20000334
 80030fc:	2000033c 	.word	0x2000033c

08003100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003104:	b672      	cpsid	i
}
 8003106:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003108:	46c0      	nop			@ (mov r8, r8)
 800310a:	e7fd      	b.n	8003108 <Error_Handler+0x8>

0800310c <scd4x_init>:

static uint8_t communication_buffer[9] = {0};

static uint8_t _i2c_address;

void scd4x_init(uint8_t i2c_address) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	0002      	movs	r2, r0
 8003114:	1dfb      	adds	r3, r7, #7
 8003116:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8003118:	4b03      	ldr	r3, [pc, #12]	@ (8003128 <scd4x_init+0x1c>)
 800311a:	1dfa      	adds	r2, r7, #7
 800311c:	7812      	ldrb	r2, [r2, #0]
 800311e:	701a      	strb	r2, [r3, #0]
}
 8003120:	46c0      	nop			@ (mov r8, r8)
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}
 8003128:	200007b5 	.word	0x200007b5

0800312c <scd4x_start_periodic_measurement>:
    }
    *a_sensor_variant = ret_val;
    return local_error;
}

int16_t scd4x_start_periodic_measurement() {
 800312c:	b5b0      	push	{r4, r5, r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 8003132:	250e      	movs	r5, #14
 8003134:	197b      	adds	r3, r7, r5
 8003136:	2200      	movs	r2, #0
 8003138:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <scd4x_start_periodic_measurement+0x64>)
 800313c:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 800313e:	1dbb      	adds	r3, r7, #6
 8003140:	2200      	movs	r2, #0
 8003142:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command16_to_buffer(buffer_ptr, local_offset, 0x21b1);
 8003144:	1dbc      	adds	r4, r7, #6
 8003146:	4a13      	ldr	r2, [pc, #76]	@ (8003194 <scd4x_start_periodic_measurement+0x68>)
 8003148:	1dbb      	adds	r3, r7, #6
 800314a:	8819      	ldrh	r1, [r3, #0]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	0018      	movs	r0, r3
 8003150:	f000 f959 	bl	8003406 <sensirion_i2c_add_command16_to_buffer>
 8003154:	0003      	movs	r3, r0
 8003156:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8003158:	4b0f      	ldr	r3, [pc, #60]	@ (8003198 <scd4x_start_periodic_measurement+0x6c>)
 800315a:	7818      	ldrb	r0, [r3, #0]
 800315c:	197c      	adds	r4, r7, r5
 800315e:	1dbb      	adds	r3, r7, #6
 8003160:	881a      	ldrh	r2, [r3, #0]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	0019      	movs	r1, r3
 8003166:	f000 f97a 	bl	800345e <sensirion_i2c_write_data>
 800316a:	0003      	movs	r3, r0
 800316c:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 800316e:	197b      	adds	r3, r7, r5
 8003170:	2200      	movs	r2, #0
 8003172:	5e9b      	ldrsh	r3, [r3, r2]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <scd4x_start_periodic_measurement+0x54>
        return local_error;
 8003178:	197b      	adds	r3, r7, r5
 800317a:	2200      	movs	r2, #0
 800317c:	5e9b      	ldrsh	r3, [r3, r2]
 800317e:	e003      	b.n	8003188 <scd4x_start_periodic_measurement+0x5c>
    }
    return local_error;
 8003180:	230e      	movs	r3, #14
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	2200      	movs	r2, #0
 8003186:	5e9b      	ldrsh	r3, [r3, r2]
}
 8003188:	0018      	movs	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	b004      	add	sp, #16
 800318e:	bdb0      	pop	{r4, r5, r7, pc}
 8003190:	200007ac 	.word	0x200007ac
 8003194:	000021b1 	.word	0x000021b1
 8003198:	200007b5 	.word	0x200007b5

0800319c <scd4x_read_measurement_raw>:

int16_t scd4x_read_measurement_raw(uint16_t* co2_concentration,
                                   uint16_t* temperature,
                                   uint16_t* relative_humidity) {
 800319c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800319e:	b089      	sub	sp, #36	@ 0x24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
    int16_t local_error = NO_ERROR;
 80031a8:	251e      	movs	r5, #30
 80031aa:	197b      	adds	r3, r7, r5
 80031ac:	2200      	movs	r2, #0
 80031ae:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 80031b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003270 <scd4x_read_measurement_raw+0xd4>)
 80031b2:	61bb      	str	r3, [r7, #24]
    uint16_t local_offset = 0;
 80031b4:	2616      	movs	r6, #22
 80031b6:	19bb      	adds	r3, r7, r6
 80031b8:	2200      	movs	r2, #0
 80031ba:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command16_to_buffer(buffer_ptr, local_offset, 0xec05);
 80031bc:	19bc      	adds	r4, r7, r6
 80031be:	4a2d      	ldr	r2, [pc, #180]	@ (8003274 <scd4x_read_measurement_raw+0xd8>)
 80031c0:	19bb      	adds	r3, r7, r6
 80031c2:	8819      	ldrh	r1, [r3, #0]
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	0018      	movs	r0, r3
 80031c8:	f000 f91d 	bl	8003406 <sensirion_i2c_add_command16_to_buffer>
 80031cc:	0003      	movs	r3, r0
 80031ce:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80031d0:	4b29      	ldr	r3, [pc, #164]	@ (8003278 <scd4x_read_measurement_raw+0xdc>)
 80031d2:	7818      	ldrb	r0, [r3, #0]
 80031d4:	197c      	adds	r4, r7, r5
 80031d6:	19bb      	adds	r3, r7, r6
 80031d8:	881a      	ldrh	r2, [r3, #0]
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	0019      	movs	r1, r3
 80031de:	f000 f93e 	bl	800345e <sensirion_i2c_write_data>
 80031e2:	0003      	movs	r3, r0
 80031e4:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80031e6:	197b      	adds	r3, r7, r5
 80031e8:	2200      	movs	r2, #0
 80031ea:	5e9b      	ldrsh	r3, [r3, r2]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <scd4x_read_measurement_raw+0x5c>
        return local_error;
 80031f0:	197b      	adds	r3, r7, r5
 80031f2:	2200      	movs	r2, #0
 80031f4:	5e9b      	ldrsh	r3, [r3, r2]
 80031f6:	e036      	b.n	8003266 <scd4x_read_measurement_raw+0xca>
    }
    sensirion_i2c_hal_sleep_usec(1 * 1000);
 80031f8:	23fa      	movs	r3, #250	@ 0xfa
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 fa27 	bl	8003650 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 6);
 8003202:	4b1d      	ldr	r3, [pc, #116]	@ (8003278 <scd4x_read_measurement_raw+0xdc>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	251e      	movs	r5, #30
 8003208:	197c      	adds	r4, r7, r5
 800320a:	69b9      	ldr	r1, [r7, #24]
 800320c:	2206      	movs	r2, #6
 800320e:	0018      	movs	r0, r3
 8003210:	f000 f93e 	bl	8003490 <sensirion_i2c_read_data_inplace>
 8003214:	0003      	movs	r3, r0
 8003216:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8003218:	197b      	adds	r3, r7, r5
 800321a:	2200      	movs	r2, #0
 800321c:	5e9b      	ldrsh	r3, [r3, r2]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <scd4x_read_measurement_raw+0x8e>
        return local_error;
 8003222:	197b      	adds	r3, r7, r5
 8003224:	2200      	movs	r2, #0
 8003226:	5e9b      	ldrsh	r3, [r3, r2]
 8003228:	e01d      	b.n	8003266 <scd4x_read_measurement_raw+0xca>
    }
    *co2_concentration = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	0018      	movs	r0, r3
 800322e:	f000 f85f 	bl	80032f0 <sensirion_common_bytes_to_uint16_t>
 8003232:	0003      	movs	r3, r0
 8003234:	001a      	movs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	801a      	strh	r2, [r3, #0]
    *temperature = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	3302      	adds	r3, #2
 800323e:	0018      	movs	r0, r3
 8003240:	f000 f856 	bl	80032f0 <sensirion_common_bytes_to_uint16_t>
 8003244:	0003      	movs	r3, r0
 8003246:	001a      	movs	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	801a      	strh	r2, [r3, #0]
    *relative_humidity = sensirion_common_bytes_to_uint16_t(&buffer_ptr[4]);
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	3304      	adds	r3, #4
 8003250:	0018      	movs	r0, r3
 8003252:	f000 f84d 	bl	80032f0 <sensirion_common_bytes_to_uint16_t>
 8003256:	0003      	movs	r3, r0
 8003258:	001a      	movs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	801a      	strh	r2, [r3, #0]
    return local_error;
 800325e:	231e      	movs	r3, #30
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	2200      	movs	r2, #0
 8003264:	5e9b      	ldrsh	r3, [r3, r2]
}
 8003266:	0018      	movs	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	b009      	add	sp, #36	@ 0x24
 800326c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	200007ac 	.word	0x200007ac
 8003274:	0000ec05 	.word	0x0000ec05
 8003278:	200007b5 	.word	0x200007b5

0800327c <scd4x_read_measurement>:

int16_t scd4x_read_measurement(uint16_t* co2, int32_t* temperature_m_deg_c,
                               int32_t* humidity_m_percent_rh) {
 800327c:	b5b0      	push	{r4, r5, r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
    int16_t error;
    uint16_t temperature;
    uint16_t humidity;
    error = scd4x_read_measurement_raw(co2, &temperature, &humidity);
 8003288:	2516      	movs	r5, #22
 800328a:	197c      	adds	r4, r7, r5
 800328c:	2312      	movs	r3, #18
 800328e:	18fa      	adds	r2, r7, r3
 8003290:	2314      	movs	r3, #20
 8003292:	18f9      	adds	r1, r7, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	0018      	movs	r0, r3
 8003298:	f7ff ff80 	bl	800319c <scd4x_read_measurement_raw>
 800329c:	0003      	movs	r3, r0
 800329e:	8023      	strh	r3, [r4, #0]
    if (error) {
 80032a0:	197b      	adds	r3, r7, r5
 80032a2:	2200      	movs	r2, #0
 80032a4:	5e9b      	ldrsh	r3, [r3, r2]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <scd4x_read_measurement+0x36>
        return error;
 80032aa:	197b      	adds	r3, r7, r5
 80032ac:	2200      	movs	r2, #0
 80032ae:	5e9b      	ldrsh	r3, [r3, r2]
 80032b0:	e014      	b.n	80032dc <scd4x_read_measurement+0x60>
    }
    *temperature_m_deg_c = ((21875 * (int32_t)temperature) >> 13) - 45000;
 80032b2:	2314      	movs	r3, #20
 80032b4:	18fb      	adds	r3, r7, r3
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	001a      	movs	r2, r3
 80032ba:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <scd4x_read_measurement+0x68>)
 80032bc:	4353      	muls	r3, r2
 80032be:	135b      	asrs	r3, r3, #13
 80032c0:	4a09      	ldr	r2, [pc, #36]	@ (80032e8 <scd4x_read_measurement+0x6c>)
 80032c2:	189a      	adds	r2, r3, r2
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	601a      	str	r2, [r3, #0]
    *humidity_m_percent_rh = ((12500 * (int32_t)humidity) >> 13);
 80032c8:	2312      	movs	r3, #18
 80032ca:	18fb      	adds	r3, r7, r3
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	001a      	movs	r2, r3
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <scd4x_read_measurement+0x70>)
 80032d2:	4353      	muls	r3, r2
 80032d4:	135a      	asrs	r2, r3, #13
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	601a      	str	r2, [r3, #0]
    return NO_ERROR;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	0018      	movs	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	b006      	add	sp, #24
 80032e2:	bdb0      	pop	{r4, r5, r7, pc}
 80032e4:	00005573 	.word	0x00005573
 80032e8:	ffff5038 	.word	0xffff5038
 80032ec:	000030d4 	.word	0x000030d4

080032f0 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	021b      	lsls	r3, r3, #8
 8003300:	b21a      	sxth	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3301      	adds	r3, #1
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	b21b      	sxth	r3, r3
 800330a:	4313      	orrs	r3, r2
 800330c:	b21b      	sxth	r3, r3
 800330e:	b29b      	uxth	r3, r3
}
 8003310:	0018      	movs	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	b002      	add	sp, #8
 8003316:	bd80      	pop	{r7, pc}

08003318 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	000a      	movs	r2, r1
 8003322:	1cbb      	adds	r3, r7, #2
 8003324:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8003326:	230d      	movs	r3, #13
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	22ff      	movs	r2, #255	@ 0xff
 800332c:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800332e:	230e      	movs	r3, #14
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	2200      	movs	r2, #0
 8003334:	801a      	strh	r2, [r3, #0]
 8003336:	e038      	b.n	80033aa <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8003338:	230e      	movs	r3, #14
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	881b      	ldrh	r3, [r3, #0]
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	18d3      	adds	r3, r2, r3
 8003342:	7819      	ldrb	r1, [r3, #0]
 8003344:	220d      	movs	r2, #13
 8003346:	18bb      	adds	r3, r7, r2
 8003348:	18ba      	adds	r2, r7, r2
 800334a:	7812      	ldrb	r2, [r2, #0]
 800334c:	404a      	eors	r2, r1
 800334e:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8003350:	230c      	movs	r3, #12
 8003352:	18fb      	adds	r3, r7, r3
 8003354:	2208      	movs	r2, #8
 8003356:	701a      	strb	r2, [r3, #0]
 8003358:	e01c      	b.n	8003394 <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 800335a:	210d      	movs	r1, #13
 800335c:	187b      	adds	r3, r7, r1
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	b25b      	sxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	da0a      	bge.n	800337c <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8003366:	187b      	adds	r3, r7, r1
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	b25b      	sxtb	r3, r3
 800336c:	18db      	adds	r3, r3, r3
 800336e:	b25b      	sxtb	r3, r3
 8003370:	2231      	movs	r2, #49	@ 0x31
 8003372:	4053      	eors	r3, r2
 8003374:	b25a      	sxtb	r2, r3
 8003376:	187b      	adds	r3, r7, r1
 8003378:	701a      	strb	r2, [r3, #0]
 800337a:	e005      	b.n	8003388 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 800337c:	230d      	movs	r3, #13
 800337e:	18fa      	adds	r2, r7, r3
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	18db      	adds	r3, r3, r3
 8003386:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8003388:	220c      	movs	r2, #12
 800338a:	18bb      	adds	r3, r7, r2
 800338c:	18ba      	adds	r2, r7, r2
 800338e:	7812      	ldrb	r2, [r2, #0]
 8003390:	3a01      	subs	r2, #1
 8003392:	701a      	strb	r2, [r3, #0]
 8003394:	230c      	movs	r3, #12
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1dd      	bne.n	800335a <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800339e:	220e      	movs	r2, #14
 80033a0:	18bb      	adds	r3, r7, r2
 80033a2:	18ba      	adds	r2, r7, r2
 80033a4:	8812      	ldrh	r2, [r2, #0]
 80033a6:	3201      	adds	r2, #1
 80033a8:	801a      	strh	r2, [r3, #0]
 80033aa:	230e      	movs	r3, #14
 80033ac:	18fa      	adds	r2, r7, r3
 80033ae:	1cbb      	adds	r3, r7, #2
 80033b0:	8812      	ldrh	r2, [r2, #0]
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d3bf      	bcc.n	8003338 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 80033b8:	230d      	movs	r3, #13
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	781b      	ldrb	r3, [r3, #0]
}
 80033be:	0018      	movs	r0, r3
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b004      	add	sp, #16
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	0008      	movs	r0, r1
 80033d0:	0011      	movs	r1, r2
 80033d2:	1cbb      	adds	r3, r7, #2
 80033d4:	1c02      	adds	r2, r0, #0
 80033d6:	801a      	strh	r2, [r3, #0]
 80033d8:	1c7b      	adds	r3, r7, #1
 80033da:	1c0a      	adds	r2, r1, #0
 80033dc:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 80033de:	1cbb      	adds	r3, r7, #2
 80033e0:	881a      	ldrh	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	0011      	movs	r1, r2
 80033e6:	0018      	movs	r0, r3
 80033e8:	f7ff ff96 	bl	8003318 <sensirion_i2c_generate_crc>
 80033ec:	0003      	movs	r3, r0
 80033ee:	001a      	movs	r2, r3
 80033f0:	1c7b      	adds	r3, r7, #1
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d001      	beq.n	80033fc <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e000      	b.n	80033fe <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	0018      	movs	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	b002      	add	sp, #8
 8003404:	bd80      	pop	{r7, pc}

08003406 <sensirion_i2c_add_command16_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command16_to_buffer(uint8_t* buffer, uint16_t offset,
                                               uint16_t command) {
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
 800340e:	0008      	movs	r0, r1
 8003410:	0011      	movs	r1, r2
 8003412:	1cbb      	adds	r3, r7, #2
 8003414:	1c02      	adds	r2, r0, #0
 8003416:	801a      	strh	r2, [r3, #0]
 8003418:	003b      	movs	r3, r7
 800341a:	1c0a      	adds	r2, r1, #0
 800341c:	801a      	strh	r2, [r3, #0]
    buffer[offset++] = (uint8_t)((command & 0xFF00) >> 8);
 800341e:	003b      	movs	r3, r7
 8003420:	881b      	ldrh	r3, [r3, #0]
 8003422:	0a1b      	lsrs	r3, r3, #8
 8003424:	b299      	uxth	r1, r3
 8003426:	1cbb      	adds	r3, r7, #2
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	1cba      	adds	r2, r7, #2
 800342c:	1c58      	adds	r0, r3, #1
 800342e:	8010      	strh	r0, [r2, #0]
 8003430:	001a      	movs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	189b      	adds	r3, r3, r2
 8003436:	b2ca      	uxtb	r2, r1
 8003438:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
 800343a:	1cbb      	adds	r3, r7, #2
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	1cba      	adds	r2, r7, #2
 8003440:	1c59      	adds	r1, r3, #1
 8003442:	8011      	strh	r1, [r2, #0]
 8003444:	001a      	movs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	189b      	adds	r3, r3, r2
 800344a:	003a      	movs	r2, r7
 800344c:	8812      	ldrh	r2, [r2, #0]
 800344e:	b2d2      	uxtb	r2, r2
 8003450:	701a      	strb	r2, [r3, #0]
    return offset;
 8003452:	1cbb      	adds	r3, r7, #2
 8003454:	881b      	ldrh	r3, [r3, #0]
}
 8003456:	0018      	movs	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	b002      	add	sp, #8
 800345c:	bd80      	pop	{r7, pc}

0800345e <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	6039      	str	r1, [r7, #0]
 8003466:	0011      	movs	r1, r2
 8003468:	1dfb      	adds	r3, r7, #7
 800346a:	1c02      	adds	r2, r0, #0
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	1d3b      	adds	r3, r7, #4
 8003470:	1c0a      	adds	r2, r1, #0
 8003472:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 8003474:	1d3b      	adds	r3, r7, #4
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	6839      	ldr	r1, [r7, #0]
 800347c:	1dfb      	adds	r3, r7, #7
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	0018      	movs	r0, r3
 8003482:	f000 f8bd 	bl	8003600 <sensirion_i2c_hal_write>
 8003486:	0003      	movs	r3, r0
}
 8003488:	0018      	movs	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	b002      	add	sp, #8
 800348e:	bd80      	pop	{r7, pc}

08003490 <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 8003490:	b5b0      	push	{r4, r5, r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6039      	str	r1, [r7, #0]
 8003498:	0011      	movs	r1, r2
 800349a:	1dfb      	adds	r3, r7, #7
 800349c:	1c02      	adds	r2, r0, #0
 800349e:	701a      	strb	r2, [r3, #0]
 80034a0:	1d3b      	adds	r3, r7, #4
 80034a2:	1c0a      	adds	r2, r1, #0
 80034a4:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 80034a6:	1d3b      	adds	r3, r7, #4
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	085b      	lsrs	r3, r3, #1
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	220a      	movs	r2, #10
 80034b0:	18ba      	adds	r2, r7, r2
 80034b2:	1c19      	adds	r1, r3, #0
 80034b4:	1c0b      	adds	r3, r1, #0
 80034b6:	18db      	adds	r3, r3, r3
 80034b8:	185b      	adds	r3, r3, r1
 80034ba:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 80034bc:	1d3b      	adds	r3, r7, #4
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	2201      	movs	r2, #1
 80034c2:	4013      	ands	r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 80034ca:	2304      	movs	r3, #4
 80034cc:	e06c      	b.n	80035a8 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 80034ce:	230a      	movs	r3, #10
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	6839      	ldr	r1, [r7, #0]
 80034d8:	1dfb      	adds	r3, r7, #7
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	0018      	movs	r0, r3
 80034de:	f000 f867 	bl	80035b0 <sensirion_i2c_hal_read>
 80034e2:	0003      	movs	r3, r0
 80034e4:	001a      	movs	r2, r3
 80034e6:	2108      	movs	r1, #8
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	801a      	strh	r2, [r3, #0]
    if (error) {
 80034ec:	000a      	movs	r2, r1
 80034ee:	18bb      	adds	r3, r7, r2
 80034f0:	2100      	movs	r1, #0
 80034f2:	5e5b      	ldrsh	r3, [r3, r1]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <sensirion_i2c_read_data_inplace+0x70>
        return error;
 80034f8:	18bb      	adds	r3, r7, r2
 80034fa:	2200      	movs	r2, #0
 80034fc:	5e9b      	ldrsh	r3, [r3, r2]
 80034fe:	e053      	b.n	80035a8 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8003500:	230e      	movs	r3, #14
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2200      	movs	r2, #0
 8003506:	801a      	strh	r2, [r3, #0]
 8003508:	230c      	movs	r3, #12
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	2200      	movs	r2, #0
 800350e:	801a      	strh	r2, [r3, #0]
 8003510:	e041      	b.n	8003596 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8003512:	210e      	movs	r1, #14
 8003514:	187b      	adds	r3, r7, r1
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 800351c:	187b      	adds	r3, r7, r1
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	3302      	adds	r3, #2
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	001a      	movs	r2, r3
 800352a:	2102      	movs	r1, #2
 800352c:	f7ff ff4b 	bl	80033c6 <sensirion_i2c_check_crc>
 8003530:	0003      	movs	r3, r0
 8003532:	001a      	movs	r2, r3
 8003534:	2108      	movs	r1, #8
 8003536:	187b      	adds	r3, r7, r1
 8003538:	801a      	strh	r2, [r3, #0]
        if (error) {
 800353a:	000a      	movs	r2, r1
 800353c:	18bb      	adds	r3, r7, r2
 800353e:	2100      	movs	r1, #0
 8003540:	5e5b      	ldrsh	r3, [r3, r1]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8003546:	18bb      	adds	r3, r7, r2
 8003548:	2200      	movs	r2, #0
 800354a:	5e9b      	ldrsh	r3, [r3, r2]
 800354c:	e02c      	b.n	80035a8 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 800354e:	240e      	movs	r4, #14
 8003550:	193b      	adds	r3, r7, r4
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	18d2      	adds	r2, r2, r3
 8003558:	250c      	movs	r5, #12
 800355a:	197b      	adds	r3, r7, r5
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	1979      	adds	r1, r7, r5
 8003560:	1c58      	adds	r0, r3, #1
 8003562:	8008      	strh	r0, [r1, #0]
 8003564:	0019      	movs	r1, r3
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	185b      	adds	r3, r3, r1
 800356a:	7812      	ldrb	r2, [r2, #0]
 800356c:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 800356e:	193b      	adds	r3, r7, r4
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	3301      	adds	r3, #1
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	18d2      	adds	r2, r2, r3
 8003578:	197b      	adds	r3, r7, r5
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	1979      	adds	r1, r7, r5
 800357e:	1c58      	adds	r0, r3, #1
 8003580:	8008      	strh	r0, [r1, #0]
 8003582:	0019      	movs	r1, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	185b      	adds	r3, r3, r1
 8003588:	7812      	ldrb	r2, [r2, #0]
 800358a:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800358c:	193b      	adds	r3, r7, r4
 800358e:	193a      	adds	r2, r7, r4
 8003590:	8812      	ldrh	r2, [r2, #0]
 8003592:	3203      	adds	r2, #3
 8003594:	801a      	strh	r2, [r3, #0]
 8003596:	230e      	movs	r3, #14
 8003598:	18fa      	adds	r2, r7, r3
 800359a:	230a      	movs	r3, #10
 800359c:	18fb      	adds	r3, r7, r3
 800359e:	8812      	ldrh	r2, [r2, #0]
 80035a0:	881b      	ldrh	r3, [r3, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d3b5      	bcc.n	8003512 <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	0018      	movs	r0, r3
 80035aa:	46bd      	mov	sp, r7
 80035ac:	b004      	add	sp, #16
 80035ae:	bdb0      	pop	{r4, r5, r7, pc}

080035b0 <sensirion_i2c_hal_read>:
// Nothing to free for STM32 HAL
void sensirion_i2c_hal_free(void) {
}

// I2C read using HAL
int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	6039      	str	r1, [r7, #0]
 80035b8:	0011      	movs	r1, r2
 80035ba:	1dfb      	adds	r3, r7, #7
 80035bc:	1c02      	adds	r2, r0, #0
 80035be:	701a      	strb	r2, [r3, #0]
 80035c0:	1dbb      	adds	r3, r7, #6
 80035c2:	1c0a      	adds	r2, r1, #0
 80035c4:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Receive(&hi2c1, (address << 1), data, count, HAL_MAX_DELAY) == HAL_OK)
 80035c6:	1dfb      	adds	r3, r7, #7
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	18db      	adds	r3, r3, r3
 80035ce:	b299      	uxth	r1, r3
 80035d0:	1dbb      	adds	r3, r7, #6
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	b29c      	uxth	r4, r3
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	4808      	ldr	r0, [pc, #32]	@ (80035fc <sensirion_i2c_hal_read+0x4c>)
 80035da:	2301      	movs	r3, #1
 80035dc:	425b      	negs	r3, r3
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	0023      	movs	r3, r4
 80035e2:	f000 ff91 	bl	8004508 <HAL_I2C_Master_Receive>
 80035e6:	1e03      	subs	r3, r0, #0
 80035e8:	d101      	bne.n	80035ee <sensirion_i2c_hal_read+0x3e>
        return 0;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e001      	b.n	80035f2 <sensirion_i2c_hal_read+0x42>
    else
        return -1;
 80035ee:	2301      	movs	r3, #1
 80035f0:	425b      	negs	r3, r3
}
 80035f2:	0018      	movs	r0, r3
 80035f4:	46bd      	mov	sp, r7
 80035f6:	b003      	add	sp, #12
 80035f8:	bd90      	pop	{r4, r7, pc}
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	200001f0 	.word	0x200001f0

08003600 <sensirion_i2c_hal_write>:

// I2C write using HAL
int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b085      	sub	sp, #20
 8003604:	af02      	add	r7, sp, #8
 8003606:	6039      	str	r1, [r7, #0]
 8003608:	0011      	movs	r1, r2
 800360a:	1dfb      	adds	r3, r7, #7
 800360c:	1c02      	adds	r2, r0, #0
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	1dbb      	adds	r3, r7, #6
 8003612:	1c0a      	adds	r2, r1, #0
 8003614:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit(&hi2c1, (address << 1), (uint8_t*)data, count, HAL_MAX_DELAY) == HAL_OK)
 8003616:	1dfb      	adds	r3, r7, #7
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	b29b      	uxth	r3, r3
 800361c:	18db      	adds	r3, r3, r3
 800361e:	b299      	uxth	r1, r3
 8003620:	1dbb      	adds	r3, r7, #6
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	b29c      	uxth	r4, r3
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	4808      	ldr	r0, [pc, #32]	@ (800364c <sensirion_i2c_hal_write+0x4c>)
 800362a:	2301      	movs	r3, #1
 800362c:	425b      	negs	r3, r3
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	0023      	movs	r3, r4
 8003632:	f000 fe3f 	bl	80042b4 <HAL_I2C_Master_Transmit>
 8003636:	1e03      	subs	r3, r0, #0
 8003638:	d101      	bne.n	800363e <sensirion_i2c_hal_write+0x3e>
        return 0;
 800363a:	2300      	movs	r3, #0
 800363c:	e001      	b.n	8003642 <sensirion_i2c_hal_write+0x42>
    else
        return -1;
 800363e:	2301      	movs	r3, #1
 8003640:	425b      	negs	r3, r3
}
 8003642:	0018      	movs	r0, r3
 8003644:	46bd      	mov	sp, r7
 8003646:	b003      	add	sp, #12
 8003648:	bd90      	pop	{r4, r7, pc}
 800364a:	46c0      	nop			@ (mov r8, r8)
 800364c:	200001f0 	.word	0x200001f0

08003650 <sensirion_i2c_hal_sleep_usec>:

// Sleep in microseconds (approximate using HAL_Delay)
void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
    HAL_Delay((useconds + 999) / 1000);  // round up to milliseconds
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a08      	ldr	r2, [pc, #32]	@ (800367c <sensirion_i2c_hal_sleep_usec+0x2c>)
 800365c:	4694      	mov	ip, r2
 800365e:	4463      	add	r3, ip
 8003660:	22fa      	movs	r2, #250	@ 0xfa
 8003662:	0091      	lsls	r1, r2, #2
 8003664:	0018      	movs	r0, r3
 8003666:	f7fc fd69 	bl	800013c <__udivsi3>
 800366a:	0003      	movs	r3, r0
 800366c:	0018      	movs	r0, r3
 800366e:	f000 fac3 	bl	8003bf8 <HAL_Delay>
}
 8003672:	46c0      	nop			@ (mov r8, r8)
 8003674:	46bd      	mov	sp, r7
 8003676:	b002      	add	sp, #8
 8003678:	bd80      	pop	{r7, pc}
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	000003e7 	.word	0x000003e7

08003680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003686:	4b0f      	ldr	r3, [pc, #60]	@ (80036c4 <HAL_MspInit+0x44>)
 8003688:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <HAL_MspInit+0x44>)
 800368c:	2101      	movs	r1, #1
 800368e:	430a      	orrs	r2, r1
 8003690:	641a      	str	r2, [r3, #64]	@ 0x40
 8003692:	4b0c      	ldr	r3, [pc, #48]	@ (80036c4 <HAL_MspInit+0x44>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	2201      	movs	r2, #1
 8003698:	4013      	ands	r3, r2
 800369a:	607b      	str	r3, [r7, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800369e:	4b09      	ldr	r3, [pc, #36]	@ (80036c4 <HAL_MspInit+0x44>)
 80036a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036a2:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <HAL_MspInit+0x44>)
 80036a4:	2180      	movs	r1, #128	@ 0x80
 80036a6:	0549      	lsls	r1, r1, #21
 80036a8:	430a      	orrs	r2, r1
 80036aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80036ac:	4b05      	ldr	r3, [pc, #20]	@ (80036c4 <HAL_MspInit+0x44>)
 80036ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036b0:	2380      	movs	r3, #128	@ 0x80
 80036b2:	055b      	lsls	r3, r3, #21
 80036b4:	4013      	ands	r3, r2
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ba:	46c0      	nop			@ (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b002      	add	sp, #8
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	46c0      	nop			@ (mov r8, r8)
 80036c4:	40021000 	.word	0x40021000

080036c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036c8:	b590      	push	{r4, r7, lr}
 80036ca:	b097      	sub	sp, #92	@ 0x5c
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d0:	2344      	movs	r3, #68	@ 0x44
 80036d2:	18fb      	adds	r3, r7, r3
 80036d4:	0018      	movs	r0, r3
 80036d6:	2314      	movs	r3, #20
 80036d8:	001a      	movs	r2, r3
 80036da:	2100      	movs	r1, #0
 80036dc:	f004 fd30 	bl	8008140 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036e0:	2410      	movs	r4, #16
 80036e2:	193b      	adds	r3, r7, r4
 80036e4:	0018      	movs	r0, r3
 80036e6:	2334      	movs	r3, #52	@ 0x34
 80036e8:	001a      	movs	r2, r3
 80036ea:	2100      	movs	r1, #0
 80036ec:	f004 fd28 	bl	8008140 <memset>
  if(hi2c->Instance==I2C1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a23      	ldr	r2, [pc, #140]	@ (8003784 <HAL_I2C_MspInit+0xbc>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d13f      	bne.n	800377a <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80036fa:	193b      	adds	r3, r7, r4
 80036fc:	2220      	movs	r2, #32
 80036fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003700:	193b      	adds	r3, r7, r4
 8003702:	2200      	movs	r2, #0
 8003704:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003706:	193b      	adds	r3, r7, r4
 8003708:	0018      	movs	r0, r3
 800370a:	f002 fcb3 	bl	8006074 <HAL_RCCEx_PeriphCLKConfig>
 800370e:	1e03      	subs	r3, r0, #0
 8003710:	d001      	beq.n	8003716 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003712:	f7ff fcf5 	bl	8003100 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003716:	4b1c      	ldr	r3, [pc, #112]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 8003718:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800371a:	4b1b      	ldr	r3, [pc, #108]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 800371c:	2101      	movs	r1, #1
 800371e:	430a      	orrs	r2, r1
 8003720:	635a      	str	r2, [r3, #52]	@ 0x34
 8003722:	4b19      	ldr	r3, [pc, #100]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 8003724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003726:	2201      	movs	r2, #1
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800372e:	2144      	movs	r1, #68	@ 0x44
 8003730:	187b      	adds	r3, r7, r1
 8003732:	22c0      	movs	r2, #192	@ 0xc0
 8003734:	00d2      	lsls	r2, r2, #3
 8003736:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003738:	187b      	adds	r3, r7, r1
 800373a:	2212      	movs	r2, #18
 800373c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373e:	187b      	adds	r3, r7, r1
 8003740:	2200      	movs	r2, #0
 8003742:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003744:	187b      	adds	r3, r7, r1
 8003746:	2200      	movs	r2, #0
 8003748:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800374a:	187b      	adds	r3, r7, r1
 800374c:	2206      	movs	r2, #6
 800374e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003750:	187a      	adds	r2, r7, r1
 8003752:	23a0      	movs	r3, #160	@ 0xa0
 8003754:	05db      	lsls	r3, r3, #23
 8003756:	0011      	movs	r1, r2
 8003758:	0018      	movs	r0, r3
 800375a:	f000 fb4f 	bl	8003dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800375e:	4b0a      	ldr	r3, [pc, #40]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 8003760:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003762:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 8003764:	2180      	movs	r1, #128	@ 0x80
 8003766:	0389      	lsls	r1, r1, #14
 8003768:	430a      	orrs	r2, r1
 800376a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800376c:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <HAL_I2C_MspInit+0xc0>)
 800376e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003770:	2380      	movs	r3, #128	@ 0x80
 8003772:	039b      	lsls	r3, r3, #14
 8003774:	4013      	ands	r3, r2
 8003776:	60bb      	str	r3, [r7, #8]
 8003778:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b017      	add	sp, #92	@ 0x5c
 8003780:	bd90      	pop	{r4, r7, pc}
 8003782:	46c0      	nop			@ (mov r8, r8)
 8003784:	40005400 	.word	0x40005400
 8003788:	40021000 	.word	0x40021000

0800378c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800378c:	b590      	push	{r4, r7, lr}
 800378e:	b091      	sub	sp, #68	@ 0x44
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003794:	240c      	movs	r4, #12
 8003796:	193b      	adds	r3, r7, r4
 8003798:	0018      	movs	r0, r3
 800379a:	2334      	movs	r3, #52	@ 0x34
 800379c:	001a      	movs	r2, r3
 800379e:	2100      	movs	r1, #0
 80037a0:	f004 fcce 	bl	8008140 <memset>
  if(hrtc->Instance==RTC)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a15      	ldr	r2, [pc, #84]	@ (8003800 <HAL_RTC_MspInit+0x74>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d124      	bne.n	80037f8 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80037ae:	193b      	adds	r3, r7, r4
 80037b0:	2280      	movs	r2, #128	@ 0x80
 80037b2:	0292      	lsls	r2, r2, #10
 80037b4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80037b6:	193b      	adds	r3, r7, r4
 80037b8:	2280      	movs	r2, #128	@ 0x80
 80037ba:	0052      	lsls	r2, r2, #1
 80037bc:	631a      	str	r2, [r3, #48]	@ 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037be:	193b      	adds	r3, r7, r4
 80037c0:	0018      	movs	r0, r3
 80037c2:	f002 fc57 	bl	8006074 <HAL_RCCEx_PeriphCLKConfig>
 80037c6:	1e03      	subs	r3, r0, #0
 80037c8:	d001      	beq.n	80037ce <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80037ca:	f7ff fc99 	bl	8003100 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80037ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003804 <HAL_RTC_MspInit+0x78>)
 80037d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80037d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003804 <HAL_RTC_MspInit+0x78>)
 80037d4:	2180      	movs	r1, #128	@ 0x80
 80037d6:	0209      	lsls	r1, r1, #8
 80037d8:	430a      	orrs	r2, r1
 80037da:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80037dc:	4b09      	ldr	r3, [pc, #36]	@ (8003804 <HAL_RTC_MspInit+0x78>)
 80037de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037e0:	4b08      	ldr	r3, [pc, #32]	@ (8003804 <HAL_RTC_MspInit+0x78>)
 80037e2:	2180      	movs	r1, #128	@ 0x80
 80037e4:	00c9      	lsls	r1, r1, #3
 80037e6:	430a      	orrs	r2, r1
 80037e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80037ea:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <HAL_RTC_MspInit+0x78>)
 80037ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037ee:	2380      	movs	r3, #128	@ 0x80
 80037f0:	00db      	lsls	r3, r3, #3
 80037f2:	4013      	ands	r3, r2
 80037f4:	60bb      	str	r3, [r7, #8]
 80037f6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80037f8:	46c0      	nop			@ (mov r8, r8)
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b011      	add	sp, #68	@ 0x44
 80037fe:	bd90      	pop	{r4, r7, pc}
 8003800:	40002800 	.word	0x40002800
 8003804:	40021000 	.word	0x40021000

08003808 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b097      	sub	sp, #92	@ 0x5c
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	2344      	movs	r3, #68	@ 0x44
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	0018      	movs	r0, r3
 8003816:	2314      	movs	r3, #20
 8003818:	001a      	movs	r2, r3
 800381a:	2100      	movs	r1, #0
 800381c:	f004 fc90 	bl	8008140 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003820:	2410      	movs	r4, #16
 8003822:	193b      	adds	r3, r7, r4
 8003824:	0018      	movs	r0, r3
 8003826:	2334      	movs	r3, #52	@ 0x34
 8003828:	001a      	movs	r2, r3
 800382a:	2100      	movs	r1, #0
 800382c:	f004 fc88 	bl	8008140 <memset>
  if(huart->Instance==USART2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a22      	ldr	r2, [pc, #136]	@ (80038c0 <HAL_UART_MspInit+0xb8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d13e      	bne.n	80038b8 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800383a:	193b      	adds	r3, r7, r4
 800383c:	2202      	movs	r2, #2
 800383e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003840:	193b      	adds	r3, r7, r4
 8003842:	2200      	movs	r2, #0
 8003844:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003846:	193b      	adds	r3, r7, r4
 8003848:	0018      	movs	r0, r3
 800384a:	f002 fc13 	bl	8006074 <HAL_RCCEx_PeriphCLKConfig>
 800384e:	1e03      	subs	r3, r0, #0
 8003850:	d001      	beq.n	8003856 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003852:	f7ff fc55 	bl	8003100 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003856:	4b1b      	ldr	r3, [pc, #108]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 8003858:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800385a:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 800385c:	2180      	movs	r1, #128	@ 0x80
 800385e:	0289      	lsls	r1, r1, #10
 8003860:	430a      	orrs	r2, r1
 8003862:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003864:	4b17      	ldr	r3, [pc, #92]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 8003866:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	029b      	lsls	r3, r3, #10
 800386c:	4013      	ands	r3, r2
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003872:	4b14      	ldr	r3, [pc, #80]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 8003874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003876:	4b13      	ldr	r3, [pc, #76]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 8003878:	2101      	movs	r1, #1
 800387a:	430a      	orrs	r2, r1
 800387c:	635a      	str	r2, [r3, #52]	@ 0x34
 800387e:	4b11      	ldr	r3, [pc, #68]	@ (80038c4 <HAL_UART_MspInit+0xbc>)
 8003880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003882:	2201      	movs	r2, #1
 8003884:	4013      	ands	r3, r2
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800388a:	2144      	movs	r1, #68	@ 0x44
 800388c:	187b      	adds	r3, r7, r1
 800388e:	220c      	movs	r2, #12
 8003890:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003892:	187b      	adds	r3, r7, r1
 8003894:	2202      	movs	r2, #2
 8003896:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003898:	187b      	adds	r3, r7, r1
 800389a:	2201      	movs	r2, #1
 800389c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800389e:	187b      	adds	r3, r7, r1
 80038a0:	2200      	movs	r2, #0
 80038a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80038a4:	187b      	adds	r3, r7, r1
 80038a6:	2201      	movs	r2, #1
 80038a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038aa:	187a      	adds	r2, r7, r1
 80038ac:	23a0      	movs	r3, #160	@ 0xa0
 80038ae:	05db      	lsls	r3, r3, #23
 80038b0:	0011      	movs	r1, r2
 80038b2:	0018      	movs	r0, r3
 80038b4:	f000 faa2 	bl	8003dfc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80038b8:	46c0      	nop			@ (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b017      	add	sp, #92	@ 0x5c
 80038be:	bd90      	pop	{r4, r7, pc}
 80038c0:	40004400 	.word	0x40004400
 80038c4:	40021000 	.word	0x40021000

080038c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038cc:	46c0      	nop			@ (mov r8, r8)
 80038ce:	e7fd      	b.n	80038cc <NMI_Handler+0x4>

080038d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	e7fd      	b.n	80038d4 <HardFault_Handler+0x4>

080038d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038e6:	46c0      	nop			@ (mov r8, r8)
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038f0:	f000 f966 	bl	8003bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038f4:	46c0      	nop			@ (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80038fe:	2380      	movs	r3, #128	@ 0x80
 8003900:	019b      	lsls	r3, r3, #6
 8003902:	0018      	movs	r0, r3
 8003904:	f000 fbfc 	bl	8004100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003908:	46c0      	nop			@ (mov r8, r8)
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	af00      	add	r7, sp, #0
  return 1;
 8003912:	2301      	movs	r3, #1
}
 8003914:	0018      	movs	r0, r3
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <_kill>:

int _kill(int pid, int sig)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003924:	f004 fc66 	bl	80081f4 <__errno>
 8003928:	0003      	movs	r3, r0
 800392a:	2216      	movs	r2, #22
 800392c:	601a      	str	r2, [r3, #0]
  return -1;
 800392e:	2301      	movs	r3, #1
 8003930:	425b      	negs	r3, r3
}
 8003932:	0018      	movs	r0, r3
 8003934:	46bd      	mov	sp, r7
 8003936:	b002      	add	sp, #8
 8003938:	bd80      	pop	{r7, pc}

0800393a <_exit>:

void _exit (int status)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b082      	sub	sp, #8
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003942:	2301      	movs	r3, #1
 8003944:	425a      	negs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	0011      	movs	r1, r2
 800394a:	0018      	movs	r0, r3
 800394c:	f7ff ffe5 	bl	800391a <_kill>
  while (1) {}    /* Make sure we hang here */
 8003950:	46c0      	nop			@ (mov r8, r8)
 8003952:	e7fd      	b.n	8003950 <_exit+0x16>

08003954 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	e00a      	b.n	800397c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003966:	e000      	b.n	800396a <_read+0x16>
 8003968:	bf00      	nop
 800396a:	0001      	movs	r1, r0
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	60ba      	str	r2, [r7, #8]
 8003972:	b2ca      	uxtb	r2, r1
 8003974:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	3301      	adds	r3, #1
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	429a      	cmp	r2, r3
 8003982:	dbf0      	blt.n	8003966 <_read+0x12>
  }

  return len;
 8003984:	687b      	ldr	r3, [r7, #4]
}
 8003986:	0018      	movs	r0, r3
 8003988:	46bd      	mov	sp, r7
 800398a:	b006      	add	sp, #24
 800398c:	bd80      	pop	{r7, pc}

0800398e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b086      	sub	sp, #24
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]
 800399e:	e009      	b.n	80039b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	1c5a      	adds	r2, r3, #1
 80039a4:	60ba      	str	r2, [r7, #8]
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	0018      	movs	r0, r3
 80039aa:	e000      	b.n	80039ae <_write+0x20>
 80039ac:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	3301      	adds	r3, #1
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	dbf1      	blt.n	80039a0 <_write+0x12>
  }
  return len;
 80039bc:	687b      	ldr	r3, [r7, #4]
}
 80039be:	0018      	movs	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b006      	add	sp, #24
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <_close>:

int _close(int file)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b082      	sub	sp, #8
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039ce:	2301      	movs	r3, #1
 80039d0:	425b      	negs	r3, r3
}
 80039d2:	0018      	movs	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	b002      	add	sp, #8
 80039d8:	bd80      	pop	{r7, pc}

080039da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b082      	sub	sp, #8
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
 80039e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	2280      	movs	r2, #128	@ 0x80
 80039e8:	0192      	lsls	r2, r2, #6
 80039ea:	605a      	str	r2, [r3, #4]
  return 0;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	0018      	movs	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	b002      	add	sp, #8
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <_isatty>:

int _isatty(int file)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039fe:	2301      	movs	r3, #1
}
 8003a00:	0018      	movs	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b002      	add	sp, #8
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	0018      	movs	r0, r3
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	b004      	add	sp, #16
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a28:	4a14      	ldr	r2, [pc, #80]	@ (8003a7c <_sbrk+0x5c>)
 8003a2a:	4b15      	ldr	r3, [pc, #84]	@ (8003a80 <_sbrk+0x60>)
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <_sbrk+0x64>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d102      	bne.n	8003a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a3c:	4b11      	ldr	r3, [pc, #68]	@ (8003a84 <_sbrk+0x64>)
 8003a3e:	4a12      	ldr	r2, [pc, #72]	@ (8003a88 <_sbrk+0x68>)
 8003a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a42:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <_sbrk+0x64>)
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	18d3      	adds	r3, r2, r3
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d207      	bcs.n	8003a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a50:	f004 fbd0 	bl	80081f4 <__errno>
 8003a54:	0003      	movs	r3, r0
 8003a56:	220c      	movs	r2, #12
 8003a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	425b      	negs	r3, r3
 8003a5e:	e009      	b.n	8003a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a60:	4b08      	ldr	r3, [pc, #32]	@ (8003a84 <_sbrk+0x64>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a66:	4b07      	ldr	r3, [pc, #28]	@ (8003a84 <_sbrk+0x64>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	18d2      	adds	r2, r2, r3
 8003a6e:	4b05      	ldr	r3, [pc, #20]	@ (8003a84 <_sbrk+0x64>)
 8003a70:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003a72:	68fb      	ldr	r3, [r7, #12]
}
 8003a74:	0018      	movs	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b006      	add	sp, #24
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	20009000 	.word	0x20009000
 8003a80:	00000400 	.word	0x00000400
 8003a84:	200007b8 	.word	0x200007b8
 8003a88:	20000910 	.word	0x20000910

08003a8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a90:	46c0      	nop			@ (mov r8, r8)
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003a98:	480d      	ldr	r0, [pc, #52]	@ (8003ad0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a9a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a9c:	f7ff fff6 	bl	8003a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003aa0:	480c      	ldr	r0, [pc, #48]	@ (8003ad4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003aa2:	490d      	ldr	r1, [pc, #52]	@ (8003ad8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8003adc <LoopForever+0xe>)
  movs r3, #0
 8003aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003aa8:	e002      	b.n	8003ab0 <LoopCopyDataInit>

08003aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aae:	3304      	adds	r3, #4

08003ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ab4:	d3f9      	bcc.n	8003aaa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ae0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8003ae4 <LoopForever+0x16>)
  movs r3, #0
 8003aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003abc:	e001      	b.n	8003ac2 <LoopFillZerobss>

08003abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ac0:	3204      	adds	r2, #4

08003ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ac4:	d3fb      	bcc.n	8003abe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003ac6:	f004 fb9b 	bl	8008200 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003aca:	f7ff f843 	bl	8002b54 <main>

08003ace <LoopForever>:

LoopForever:
  b LoopForever
 8003ace:	e7fe      	b.n	8003ace <LoopForever>
  ldr   r0, =_estack
 8003ad0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ad8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003adc:	0800a92c 	.word	0x0800a92c
  ldr r2, =_sbss
 8003ae0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003ae4:	2000090c 	.word	0x2000090c

08003ae8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ae8:	e7fe      	b.n	8003ae8 <ADC1_COMP_IRQHandler>
	...

08003aec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003af2:	1dfb      	adds	r3, r7, #7
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003af8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <HAL_Init+0x3c>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b0a      	ldr	r3, [pc, #40]	@ (8003b28 <HAL_Init+0x3c>)
 8003afe:	2180      	movs	r1, #128	@ 0x80
 8003b00:	0049      	lsls	r1, r1, #1
 8003b02:	430a      	orrs	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b06:	2000      	movs	r0, #0
 8003b08:	f000 f810 	bl	8003b2c <HAL_InitTick>
 8003b0c:	1e03      	subs	r3, r0, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003b10:	1dfb      	adds	r3, r7, #7
 8003b12:	2201      	movs	r2, #1
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	e001      	b.n	8003b1c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003b18:	f7ff fdb2 	bl	8003680 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b1c:	1dfb      	adds	r3, r7, #7
 8003b1e:	781b      	ldrb	r3, [r3, #0]
}
 8003b20:	0018      	movs	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	b002      	add	sp, #8
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40022000 	.word	0x40022000

08003b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b2c:	b590      	push	{r4, r7, lr}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b34:	230f      	movs	r3, #15
 8003b36:	18fb      	adds	r3, r7, r3
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb4 <HAL_InitTick+0x88>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d02b      	beq.n	8003b9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003b44:	4b1c      	ldr	r3, [pc, #112]	@ (8003bb8 <HAL_InitTick+0x8c>)
 8003b46:	681c      	ldr	r4, [r3, #0]
 8003b48:	4b1a      	ldr	r3, [pc, #104]	@ (8003bb4 <HAL_InitTick+0x88>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	0019      	movs	r1, r3
 8003b4e:	23fa      	movs	r3, #250	@ 0xfa
 8003b50:	0098      	lsls	r0, r3, #2
 8003b52:	f7fc faf3 	bl	800013c <__udivsi3>
 8003b56:	0003      	movs	r3, r0
 8003b58:	0019      	movs	r1, r3
 8003b5a:	0020      	movs	r0, r4
 8003b5c:	f7fc faee 	bl	800013c <__udivsi3>
 8003b60:	0003      	movs	r3, r0
 8003b62:	0018      	movs	r0, r3
 8003b64:	f000 f93d 	bl	8003de2 <HAL_SYSTICK_Config>
 8003b68:	1e03      	subs	r3, r0, #0
 8003b6a:	d112      	bne.n	8003b92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	d80a      	bhi.n	8003b88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	2301      	movs	r3, #1
 8003b76:	425b      	negs	r3, r3
 8003b78:	2200      	movs	r2, #0
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f000 f90c 	bl	8003d98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b80:	4b0e      	ldr	r3, [pc, #56]	@ (8003bbc <HAL_InitTick+0x90>)
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	e00d      	b.n	8003ba4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003b88:	230f      	movs	r3, #15
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	701a      	strb	r2, [r3, #0]
 8003b90:	e008      	b.n	8003ba4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b92:	230f      	movs	r3, #15
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	2201      	movs	r2, #1
 8003b98:	701a      	strb	r2, [r3, #0]
 8003b9a:	e003      	b.n	8003ba4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b9c:	230f      	movs	r3, #15
 8003b9e:	18fb      	adds	r3, r7, r3
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003ba4:	230f      	movs	r3, #15
 8003ba6:	18fb      	adds	r3, r7, r3
 8003ba8:	781b      	ldrb	r3, [r3, #0]
}
 8003baa:	0018      	movs	r0, r3
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b005      	add	sp, #20
 8003bb0:	bd90      	pop	{r4, r7, pc}
 8003bb2:	46c0      	nop			@ (mov r8, r8)
 8003bb4:	20000008 	.word	0x20000008
 8003bb8:	20000000 	.word	0x20000000
 8003bbc:	20000004 	.word	0x20000004

08003bc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003bc4:	4b05      	ldr	r3, [pc, #20]	@ (8003bdc <HAL_IncTick+0x1c>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	001a      	movs	r2, r3
 8003bca:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <HAL_IncTick+0x20>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	18d2      	adds	r2, r2, r3
 8003bd0:	4b03      	ldr	r3, [pc, #12]	@ (8003be0 <HAL_IncTick+0x20>)
 8003bd2:	601a      	str	r2, [r3, #0]
}
 8003bd4:	46c0      	nop			@ (mov r8, r8)
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	46c0      	nop			@ (mov r8, r8)
 8003bdc:	20000008 	.word	0x20000008
 8003be0:	200007bc 	.word	0x200007bc

08003be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  return uwTick;
 8003be8:	4b02      	ldr	r3, [pc, #8]	@ (8003bf4 <HAL_GetTick+0x10>)
 8003bea:	681b      	ldr	r3, [r3, #0]
}
 8003bec:	0018      	movs	r0, r3
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	200007bc 	.word	0x200007bc

08003bf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c00:	f7ff fff0 	bl	8003be4 <HAL_GetTick>
 8003c04:	0003      	movs	r3, r0
 8003c06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	d005      	beq.n	8003c1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c12:	4b0a      	ldr	r3, [pc, #40]	@ (8003c3c <HAL_Delay+0x44>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	001a      	movs	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	189b      	adds	r3, r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	f7ff ffe0 	bl	8003be4 <HAL_GetTick>
 8003c24:	0002      	movs	r2, r0
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d8f7      	bhi.n	8003c20 <HAL_Delay+0x28>
  {
  }
}
 8003c30:	46c0      	nop			@ (mov r8, r8)
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b004      	add	sp, #16
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	46c0      	nop			@ (mov r8, r8)
 8003c3c:	20000008 	.word	0x20000008

08003c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	0002      	movs	r2, r0
 8003c48:	1dfb      	adds	r3, r7, #7
 8003c4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c4c:	1dfb      	adds	r3, r7, #7
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c52:	d809      	bhi.n	8003c68 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	001a      	movs	r2, r3
 8003c5a:	231f      	movs	r3, #31
 8003c5c:	401a      	ands	r2, r3
 8003c5e:	4b04      	ldr	r3, [pc, #16]	@ (8003c70 <__NVIC_EnableIRQ+0x30>)
 8003c60:	2101      	movs	r1, #1
 8003c62:	4091      	lsls	r1, r2
 8003c64:	000a      	movs	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003c68:	46c0      	nop			@ (mov r8, r8)
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	b002      	add	sp, #8
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	e000e100 	.word	0xe000e100

08003c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	0002      	movs	r2, r0
 8003c7c:	6039      	str	r1, [r7, #0]
 8003c7e:	1dfb      	adds	r3, r7, #7
 8003c80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c82:	1dfb      	adds	r3, r7, #7
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c88:	d828      	bhi.n	8003cdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d48 <__NVIC_SetPriority+0xd4>)
 8003c8c:	1dfb      	adds	r3, r7, #7
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b25b      	sxtb	r3, r3
 8003c92:	089b      	lsrs	r3, r3, #2
 8003c94:	33c0      	adds	r3, #192	@ 0xc0
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	589b      	ldr	r3, [r3, r2]
 8003c9a:	1dfa      	adds	r2, r7, #7
 8003c9c:	7812      	ldrb	r2, [r2, #0]
 8003c9e:	0011      	movs	r1, r2
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	400a      	ands	r2, r1
 8003ca4:	00d2      	lsls	r2, r2, #3
 8003ca6:	21ff      	movs	r1, #255	@ 0xff
 8003ca8:	4091      	lsls	r1, r2
 8003caa:	000a      	movs	r2, r1
 8003cac:	43d2      	mvns	r2, r2
 8003cae:	401a      	ands	r2, r3
 8003cb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	22ff      	movs	r2, #255	@ 0xff
 8003cb8:	401a      	ands	r2, r3
 8003cba:	1dfb      	adds	r3, r7, #7
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	4003      	ands	r3, r0
 8003cc4:	00db      	lsls	r3, r3, #3
 8003cc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cc8:	481f      	ldr	r0, [pc, #124]	@ (8003d48 <__NVIC_SetPriority+0xd4>)
 8003cca:	1dfb      	adds	r3, r7, #7
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	b25b      	sxtb	r3, r3
 8003cd0:	089b      	lsrs	r3, r3, #2
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	33c0      	adds	r3, #192	@ 0xc0
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003cda:	e031      	b.n	8003d40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003d4c <__NVIC_SetPriority+0xd8>)
 8003cde:	1dfb      	adds	r3, r7, #7
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	230f      	movs	r3, #15
 8003ce6:	400b      	ands	r3, r1
 8003ce8:	3b08      	subs	r3, #8
 8003cea:	089b      	lsrs	r3, r3, #2
 8003cec:	3306      	adds	r3, #6
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	18d3      	adds	r3, r2, r3
 8003cf2:	3304      	adds	r3, #4
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	1dfa      	adds	r2, r7, #7
 8003cf8:	7812      	ldrb	r2, [r2, #0]
 8003cfa:	0011      	movs	r1, r2
 8003cfc:	2203      	movs	r2, #3
 8003cfe:	400a      	ands	r2, r1
 8003d00:	00d2      	lsls	r2, r2, #3
 8003d02:	21ff      	movs	r1, #255	@ 0xff
 8003d04:	4091      	lsls	r1, r2
 8003d06:	000a      	movs	r2, r1
 8003d08:	43d2      	mvns	r2, r2
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	019b      	lsls	r3, r3, #6
 8003d12:	22ff      	movs	r2, #255	@ 0xff
 8003d14:	401a      	ands	r2, r3
 8003d16:	1dfb      	adds	r3, r7, #7
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	4003      	ands	r3, r0
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d24:	4809      	ldr	r0, [pc, #36]	@ (8003d4c <__NVIC_SetPriority+0xd8>)
 8003d26:	1dfb      	adds	r3, r7, #7
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	001c      	movs	r4, r3
 8003d2c:	230f      	movs	r3, #15
 8003d2e:	4023      	ands	r3, r4
 8003d30:	3b08      	subs	r3, #8
 8003d32:	089b      	lsrs	r3, r3, #2
 8003d34:	430a      	orrs	r2, r1
 8003d36:	3306      	adds	r3, #6
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	18c3      	adds	r3, r0, r3
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	601a      	str	r2, [r3, #0]
}
 8003d40:	46c0      	nop			@ (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b003      	add	sp, #12
 8003d46:	bd90      	pop	{r4, r7, pc}
 8003d48:	e000e100 	.word	0xe000e100
 8003d4c:	e000ed00 	.word	0xe000ed00

08003d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	1e5a      	subs	r2, r3, #1
 8003d5c:	2380      	movs	r3, #128	@ 0x80
 8003d5e:	045b      	lsls	r3, r3, #17
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d301      	bcc.n	8003d68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d64:	2301      	movs	r3, #1
 8003d66:	e010      	b.n	8003d8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d68:	4b0a      	ldr	r3, [pc, #40]	@ (8003d94 <SysTick_Config+0x44>)
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	3a01      	subs	r2, #1
 8003d6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d70:	2301      	movs	r3, #1
 8003d72:	425b      	negs	r3, r3
 8003d74:	2103      	movs	r1, #3
 8003d76:	0018      	movs	r0, r3
 8003d78:	f7ff ff7c 	bl	8003c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d7c:	4b05      	ldr	r3, [pc, #20]	@ (8003d94 <SysTick_Config+0x44>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d82:	4b04      	ldr	r3, [pc, #16]	@ (8003d94 <SysTick_Config+0x44>)
 8003d84:	2207      	movs	r2, #7
 8003d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b002      	add	sp, #8
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	46c0      	nop			@ (mov r8, r8)
 8003d94:	e000e010 	.word	0xe000e010

08003d98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	210f      	movs	r1, #15
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	1c02      	adds	r2, r0, #0
 8003da8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	187b      	adds	r3, r7, r1
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	0011      	movs	r1, r2
 8003db4:	0018      	movs	r0, r3
 8003db6:	f7ff ff5d 	bl	8003c74 <__NVIC_SetPriority>
}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b004      	add	sp, #16
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b082      	sub	sp, #8
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	0002      	movs	r2, r0
 8003dca:	1dfb      	adds	r3, r7, #7
 8003dcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dce:	1dfb      	adds	r3, r7, #7
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	b25b      	sxtb	r3, r3
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	f7ff ff33 	bl	8003c40 <__NVIC_EnableIRQ>
}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b002      	add	sp, #8
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b082      	sub	sp, #8
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	0018      	movs	r0, r3
 8003dee:	f7ff ffaf 	bl	8003d50 <SysTick_Config>
 8003df2:	0003      	movs	r3, r0
}
 8003df4:	0018      	movs	r0, r3
 8003df6:	46bd      	mov	sp, r7
 8003df8:	b002      	add	sp, #8
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e0a:	e147      	b.n	800409c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2101      	movs	r1, #1
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	4091      	lsls	r1, r2
 8003e16:	000a      	movs	r2, r1
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d100      	bne.n	8003e24 <HAL_GPIO_Init+0x28>
 8003e22:	e138      	b.n	8004096 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2203      	movs	r2, #3
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d005      	beq.n	8003e3c <HAL_GPIO_Init+0x40>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2203      	movs	r2, #3
 8003e36:	4013      	ands	r3, r2
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d130      	bne.n	8003e9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	2203      	movs	r2, #3
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	0013      	movs	r3, r2
 8003e4c:	43da      	mvns	r2, r3
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	4013      	ands	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	0013      	movs	r3, r2
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e72:	2201      	movs	r2, #1
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	409a      	lsls	r2, r3
 8003e78:	0013      	movs	r3, r2
 8003e7a:	43da      	mvns	r2, r3
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	091b      	lsrs	r3, r3, #4
 8003e88:	2201      	movs	r2, #1
 8003e8a:	401a      	ands	r2, r3
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	0013      	movs	r3, r2
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d017      	beq.n	8003eda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	2203      	movs	r2, #3
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	0013      	movs	r3, r2
 8003eba:	43da      	mvns	r2, r3
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	409a      	lsls	r2, r3
 8003ecc:	0013      	movs	r3, r2
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2203      	movs	r2, #3
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d123      	bne.n	8003f2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	08da      	lsrs	r2, r3, #3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	3208      	adds	r2, #8
 8003eee:	0092      	lsls	r2, r2, #2
 8003ef0:	58d3      	ldr	r3, [r2, r3]
 8003ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2207      	movs	r2, #7
 8003ef8:	4013      	ands	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	220f      	movs	r2, #15
 8003efe:	409a      	lsls	r2, r3
 8003f00:	0013      	movs	r3, r2
 8003f02:	43da      	mvns	r2, r3
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4013      	ands	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	691a      	ldr	r2, [r3, #16]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2107      	movs	r1, #7
 8003f12:	400b      	ands	r3, r1
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	409a      	lsls	r2, r3
 8003f18:	0013      	movs	r3, r2
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	08da      	lsrs	r2, r3, #3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3208      	adds	r2, #8
 8003f28:	0092      	lsls	r2, r2, #2
 8003f2a:	6939      	ldr	r1, [r7, #16]
 8003f2c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	2203      	movs	r2, #3
 8003f3a:	409a      	lsls	r2, r3
 8003f3c:	0013      	movs	r3, r2
 8003f3e:	43da      	mvns	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4013      	ands	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2203      	movs	r2, #3
 8003f4c:	401a      	ands	r2, r3
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	409a      	lsls	r2, r3
 8003f54:	0013      	movs	r3, r2
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	23c0      	movs	r3, #192	@ 0xc0
 8003f68:	029b      	lsls	r3, r3, #10
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	d100      	bne.n	8003f70 <HAL_GPIO_Init+0x174>
 8003f6e:	e092      	b.n	8004096 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003f70:	4a50      	ldr	r2, [pc, #320]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	089b      	lsrs	r3, r3, #2
 8003f76:	3318      	adds	r3, #24
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	589b      	ldr	r3, [r3, r2]
 8003f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	2203      	movs	r2, #3
 8003f82:	4013      	ands	r3, r2
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	220f      	movs	r2, #15
 8003f88:	409a      	lsls	r2, r3
 8003f8a:	0013      	movs	r3, r2
 8003f8c:	43da      	mvns	r2, r3
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4013      	ands	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	23a0      	movs	r3, #160	@ 0xa0
 8003f98:	05db      	lsls	r3, r3, #23
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d013      	beq.n	8003fc6 <HAL_GPIO_Init+0x1ca>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a45      	ldr	r2, [pc, #276]	@ (80040b8 <HAL_GPIO_Init+0x2bc>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00d      	beq.n	8003fc2 <HAL_GPIO_Init+0x1c6>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a44      	ldr	r2, [pc, #272]	@ (80040bc <HAL_GPIO_Init+0x2c0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d007      	beq.n	8003fbe <HAL_GPIO_Init+0x1c2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a43      	ldr	r2, [pc, #268]	@ (80040c0 <HAL_GPIO_Init+0x2c4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d101      	bne.n	8003fba <HAL_GPIO_Init+0x1be>
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e006      	b.n	8003fc8 <HAL_GPIO_Init+0x1cc>
 8003fba:	2305      	movs	r3, #5
 8003fbc:	e004      	b.n	8003fc8 <HAL_GPIO_Init+0x1cc>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	e002      	b.n	8003fc8 <HAL_GPIO_Init+0x1cc>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <HAL_GPIO_Init+0x1cc>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	2103      	movs	r1, #3
 8003fcc:	400a      	ands	r2, r1
 8003fce:	00d2      	lsls	r2, r2, #3
 8003fd0:	4093      	lsls	r3, r2
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003fd8:	4936      	ldr	r1, [pc, #216]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	089b      	lsrs	r3, r3, #2
 8003fde:	3318      	adds	r3, #24
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fe6:	4b33      	ldr	r3, [pc, #204]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	43da      	mvns	r2, r3
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	2380      	movs	r3, #128	@ 0x80
 8003ffc:	035b      	lsls	r3, r3, #13
 8003ffe:	4013      	ands	r3, r2
 8004000:	d003      	beq.n	800400a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800400a:	4b2a      	ldr	r3, [pc, #168]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004010:	4b28      	ldr	r3, [pc, #160]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	43da      	mvns	r2, r3
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	2380      	movs	r3, #128	@ 0x80
 8004026:	039b      	lsls	r3, r3, #14
 8004028:	4013      	ands	r3, r2
 800402a:	d003      	beq.n	8004034 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004034:	4b1f      	ldr	r3, [pc, #124]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800403a:	4a1e      	ldr	r2, [pc, #120]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 800403c:	2384      	movs	r3, #132	@ 0x84
 800403e:	58d3      	ldr	r3, [r2, r3]
 8004040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	43da      	mvns	r2, r3
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4013      	ands	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	2380      	movs	r3, #128	@ 0x80
 8004052:	029b      	lsls	r3, r3, #10
 8004054:	4013      	ands	r3, r2
 8004056:	d003      	beq.n	8004060 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004060:	4914      	ldr	r1, [pc, #80]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8004062:	2284      	movs	r2, #132	@ 0x84
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004068:	4a12      	ldr	r2, [pc, #72]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 800406a:	2380      	movs	r3, #128	@ 0x80
 800406c:	58d3      	ldr	r3, [r2, r3]
 800406e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	43da      	mvns	r2, r3
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	4013      	ands	r3, r2
 8004078:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	2380      	movs	r3, #128	@ 0x80
 8004080:	025b      	lsls	r3, r3, #9
 8004082:	4013      	ands	r3, r2
 8004084:	d003      	beq.n	800408e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	4313      	orrs	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800408e:	4909      	ldr	r1, [pc, #36]	@ (80040b4 <HAL_GPIO_Init+0x2b8>)
 8004090:	2280      	movs	r2, #128	@ 0x80
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	3301      	adds	r3, #1
 800409a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	40da      	lsrs	r2, r3
 80040a4:	1e13      	subs	r3, r2, #0
 80040a6:	d000      	beq.n	80040aa <HAL_GPIO_Init+0x2ae>
 80040a8:	e6b0      	b.n	8003e0c <HAL_GPIO_Init+0x10>
  }
}
 80040aa:	46c0      	nop			@ (mov r8, r8)
 80040ac:	46c0      	nop			@ (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b006      	add	sp, #24
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40021800 	.word	0x40021800
 80040b8:	50000400 	.word	0x50000400
 80040bc:	50000800 	.word	0x50000800
 80040c0:	50000c00 	.word	0x50000c00

080040c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	0008      	movs	r0, r1
 80040ce:	0011      	movs	r1, r2
 80040d0:	1cbb      	adds	r3, r7, #2
 80040d2:	1c02      	adds	r2, r0, #0
 80040d4:	801a      	strh	r2, [r3, #0]
 80040d6:	1c7b      	adds	r3, r7, #1
 80040d8:	1c0a      	adds	r2, r1, #0
 80040da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040dc:	1c7b      	adds	r3, r7, #1
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d004      	beq.n	80040ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040e4:	1cbb      	adds	r3, r7, #2
 80040e6:	881a      	ldrh	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040ec:	e003      	b.n	80040f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040ee:	1cbb      	adds	r3, r7, #2
 80040f0:	881a      	ldrh	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040f6:	46c0      	nop			@ (mov r8, r8)
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b002      	add	sp, #8
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	0002      	movs	r2, r0
 8004108:	1dbb      	adds	r3, r7, #6
 800410a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800410c:	4b10      	ldr	r3, [pc, #64]	@ (8004150 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	1dba      	adds	r2, r7, #6
 8004112:	8812      	ldrh	r2, [r2, #0]
 8004114:	4013      	ands	r3, r2
 8004116:	d008      	beq.n	800412a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004118:	4b0d      	ldr	r3, [pc, #52]	@ (8004150 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800411a:	1dba      	adds	r2, r7, #6
 800411c:	8812      	ldrh	r2, [r2, #0]
 800411e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004120:	1dbb      	adds	r3, r7, #6
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	0018      	movs	r0, r3
 8004126:	f7fe ffc7 	bl	80030b8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800412a:	4b09      	ldr	r3, [pc, #36]	@ (8004150 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	1dba      	adds	r2, r7, #6
 8004130:	8812      	ldrh	r2, [r2, #0]
 8004132:	4013      	ands	r3, r2
 8004134:	d008      	beq.n	8004148 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004136:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004138:	1dba      	adds	r2, r7, #6
 800413a:	8812      	ldrh	r2, [r2, #0]
 800413c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800413e:	1dbb      	adds	r3, r7, #6
 8004140:	881b      	ldrh	r3, [r3, #0]
 8004142:	0018      	movs	r0, r3
 8004144:	f000 f806 	bl	8004154 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004148:	46c0      	nop			@ (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	b002      	add	sp, #8
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40021800 	.word	0x40021800

08004154 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	0002      	movs	r2, r0
 800415c:	1dbb      	adds	r3, r7, #6
 800415e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8004160:	46c0      	nop			@ (mov r8, r8)
 8004162:	46bd      	mov	sp, r7
 8004164:	b002      	add	sp, #8
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e08f      	b.n	800429a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2241      	movs	r2, #65	@ 0x41
 800417e:	5c9b      	ldrb	r3, [r3, r2]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d107      	bne.n	8004196 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2240      	movs	r2, #64	@ 0x40
 800418a:	2100      	movs	r1, #0
 800418c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	0018      	movs	r0, r3
 8004192:	f7ff fa99 	bl	80036c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2241      	movs	r2, #65	@ 0x41
 800419a:	2124      	movs	r1, #36	@ 0x24
 800419c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2101      	movs	r1, #1
 80041aa:	438a      	bics	r2, r1
 80041ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	493b      	ldr	r1, [pc, #236]	@ (80042a4 <HAL_I2C_Init+0x13c>)
 80041b8:	400a      	ands	r2, r1
 80041ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4938      	ldr	r1, [pc, #224]	@ (80042a8 <HAL_I2C_Init+0x140>)
 80041c8:	400a      	ands	r2, r1
 80041ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d108      	bne.n	80041e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2180      	movs	r1, #128	@ 0x80
 80041de:	0209      	lsls	r1, r1, #8
 80041e0:	430a      	orrs	r2, r1
 80041e2:	609a      	str	r2, [r3, #8]
 80041e4:	e007      	b.n	80041f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	689a      	ldr	r2, [r3, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2184      	movs	r1, #132	@ 0x84
 80041f0:	0209      	lsls	r1, r1, #8
 80041f2:	430a      	orrs	r2, r1
 80041f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d109      	bne.n	8004212 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2180      	movs	r1, #128	@ 0x80
 800420a:	0109      	lsls	r1, r1, #4
 800420c:	430a      	orrs	r2, r1
 800420e:	605a      	str	r2, [r3, #4]
 8004210:	e007      	b.n	8004222 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4923      	ldr	r1, [pc, #140]	@ (80042ac <HAL_I2C_Init+0x144>)
 800421e:	400a      	ands	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4920      	ldr	r1, [pc, #128]	@ (80042b0 <HAL_I2C_Init+0x148>)
 800422e:	430a      	orrs	r2, r1
 8004230:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	491a      	ldr	r1, [pc, #104]	@ (80042a8 <HAL_I2C_Init+0x140>)
 800423e:	400a      	ands	r2, r1
 8004240:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691a      	ldr	r2, [r3, #16]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	431a      	orrs	r2, r3
 800424c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69d9      	ldr	r1, [r3, #28]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1a      	ldr	r2, [r3, #32]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2101      	movs	r1, #1
 8004278:	430a      	orrs	r2, r1
 800427a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2241      	movs	r2, #65	@ 0x41
 8004286:	2120      	movs	r1, #32
 8004288:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2242      	movs	r2, #66	@ 0x42
 8004294:	2100      	movs	r1, #0
 8004296:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	0018      	movs	r0, r3
 800429c:	46bd      	mov	sp, r7
 800429e:	b002      	add	sp, #8
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	f0ffffff 	.word	0xf0ffffff
 80042a8:	ffff7fff 	.word	0xffff7fff
 80042ac:	fffff7ff 	.word	0xfffff7ff
 80042b0:	02008000 	.word	0x02008000

080042b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b089      	sub	sp, #36	@ 0x24
 80042b8:	af02      	add	r7, sp, #8
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	0008      	movs	r0, r1
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	0019      	movs	r1, r3
 80042c2:	230a      	movs	r3, #10
 80042c4:	18fb      	adds	r3, r7, r3
 80042c6:	1c02      	adds	r2, r0, #0
 80042c8:	801a      	strh	r2, [r3, #0]
 80042ca:	2308      	movs	r3, #8
 80042cc:	18fb      	adds	r3, r7, r3
 80042ce:	1c0a      	adds	r2, r1, #0
 80042d0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2241      	movs	r2, #65	@ 0x41
 80042d6:	5c9b      	ldrb	r3, [r3, r2]
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b20      	cmp	r3, #32
 80042dc:	d000      	beq.n	80042e0 <HAL_I2C_Master_Transmit+0x2c>
 80042de:	e10a      	b.n	80044f6 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2240      	movs	r2, #64	@ 0x40
 80042e4:	5c9b      	ldrb	r3, [r3, r2]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_I2C_Master_Transmit+0x3a>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e104      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2240      	movs	r2, #64	@ 0x40
 80042f2:	2101      	movs	r1, #1
 80042f4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042f6:	f7ff fc75 	bl	8003be4 <HAL_GetTick>
 80042fa:	0003      	movs	r3, r0
 80042fc:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042fe:	2380      	movs	r3, #128	@ 0x80
 8004300:	0219      	lsls	r1, r3, #8
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	2319      	movs	r3, #25
 800430a:	2201      	movs	r2, #1
 800430c:	f000 fe4a 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004310:	1e03      	subs	r3, r0, #0
 8004312:	d001      	beq.n	8004318 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0ef      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2241      	movs	r2, #65	@ 0x41
 800431c:	2121      	movs	r1, #33	@ 0x21
 800431e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2242      	movs	r2, #66	@ 0x42
 8004324:	2110      	movs	r1, #16
 8004326:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2208      	movs	r2, #8
 8004338:	18ba      	adds	r2, r7, r2
 800433a:	8812      	ldrh	r2, [r2, #0]
 800433c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	2bff      	cmp	r3, #255	@ 0xff
 800434c:	d906      	bls.n	800435c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	22ff      	movs	r2, #255	@ 0xff
 8004352:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004354:	2380      	movs	r3, #128	@ 0x80
 8004356:	045b      	lsls	r3, r3, #17
 8004358:	617b      	str	r3, [r7, #20]
 800435a:	e007      	b.n	800436c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	049b      	lsls	r3, r3, #18
 800436a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004370:	2b00      	cmp	r3, #0
 8004372:	d027      	beq.n	80043c4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	781a      	ldrb	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	3301      	adds	r3, #1
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	697c      	ldr	r4, [r7, #20]
 80043b0:	230a      	movs	r3, #10
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	8819      	ldrh	r1, [r3, #0]
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	4b51      	ldr	r3, [pc, #324]	@ (8004500 <HAL_I2C_Master_Transmit+0x24c>)
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	0023      	movs	r3, r4
 80043be:	f001 f869 	bl	8005494 <I2C_TransferConfig>
 80043c2:	e06f      	b.n	80044a4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	697c      	ldr	r4, [r7, #20]
 80043cc:	230a      	movs	r3, #10
 80043ce:	18fb      	adds	r3, r7, r3
 80043d0:	8819      	ldrh	r1, [r3, #0]
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	4b4a      	ldr	r3, [pc, #296]	@ (8004500 <HAL_I2C_Master_Transmit+0x24c>)
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	0023      	movs	r3, r4
 80043da:	f001 f85b 	bl	8005494 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80043de:	e061      	b.n	80044a4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	0018      	movs	r0, r3
 80043e8:	f000 fe34 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 80043ec:	1e03      	subs	r3, r0, #0
 80043ee:	d001      	beq.n	80043f4 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e081      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f8:	781a      	ldrb	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d03a      	beq.n	80044a4 <HAL_I2C_Master_Transmit+0x1f0>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004432:	2b00      	cmp	r3, #0
 8004434:	d136      	bne.n	80044a4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004436:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	0013      	movs	r3, r2
 8004440:	2200      	movs	r2, #0
 8004442:	2180      	movs	r1, #128	@ 0x80
 8004444:	f000 fdae 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004448:	1e03      	subs	r3, r0, #0
 800444a:	d001      	beq.n	8004450 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e053      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004454:	b29b      	uxth	r3, r3
 8004456:	2bff      	cmp	r3, #255	@ 0xff
 8004458:	d911      	bls.n	800447e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	22ff      	movs	r2, #255	@ 0xff
 800445e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004464:	b2da      	uxtb	r2, r3
 8004466:	2380      	movs	r3, #128	@ 0x80
 8004468:	045c      	lsls	r4, r3, #17
 800446a:	230a      	movs	r3, #10
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	8819      	ldrh	r1, [r3, #0]
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	2300      	movs	r3, #0
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	0023      	movs	r3, r4
 8004478:	f001 f80c 	bl	8005494 <I2C_TransferConfig>
 800447c:	e012      	b.n	80044a4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448c:	b2da      	uxtb	r2, r3
 800448e:	2380      	movs	r3, #128	@ 0x80
 8004490:	049c      	lsls	r4, r3, #18
 8004492:	230a      	movs	r3, #10
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	8819      	ldrh	r1, [r3, #0]
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	2300      	movs	r3, #0
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	0023      	movs	r3, r4
 80044a0:	f000 fff8 	bl	8005494 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d198      	bne.n	80043e0 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	0018      	movs	r0, r3
 80044b6:	f000 fe13 	bl	80050e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80044ba:	1e03      	subs	r3, r0, #0
 80044bc:	d001      	beq.n	80044c2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e01a      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2220      	movs	r2, #32
 80044c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	490b      	ldr	r1, [pc, #44]	@ (8004504 <HAL_I2C_Master_Transmit+0x250>)
 80044d6:	400a      	ands	r2, r1
 80044d8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2241      	movs	r2, #65	@ 0x41
 80044de:	2120      	movs	r1, #32
 80044e0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2242      	movs	r2, #66	@ 0x42
 80044e6:	2100      	movs	r1, #0
 80044e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2240      	movs	r2, #64	@ 0x40
 80044ee:	2100      	movs	r1, #0
 80044f0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e000      	b.n	80044f8 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
  }
}
 80044f8:	0018      	movs	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b007      	add	sp, #28
 80044fe:	bd90      	pop	{r4, r7, pc}
 8004500:	80002000 	.word	0x80002000
 8004504:	fe00e800 	.word	0xfe00e800

08004508 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b089      	sub	sp, #36	@ 0x24
 800450c:	af02      	add	r7, sp, #8
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	0008      	movs	r0, r1
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	0019      	movs	r1, r3
 8004516:	230a      	movs	r3, #10
 8004518:	18fb      	adds	r3, r7, r3
 800451a:	1c02      	adds	r2, r0, #0
 800451c:	801a      	strh	r2, [r3, #0]
 800451e:	2308      	movs	r3, #8
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	1c0a      	adds	r2, r1, #0
 8004524:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2241      	movs	r2, #65	@ 0x41
 800452a:	5c9b      	ldrb	r3, [r3, r2]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b20      	cmp	r3, #32
 8004530:	d000      	beq.n	8004534 <HAL_I2C_Master_Receive+0x2c>
 8004532:	e0e8      	b.n	8004706 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2240      	movs	r2, #64	@ 0x40
 8004538:	5c9b      	ldrb	r3, [r3, r2]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d101      	bne.n	8004542 <HAL_I2C_Master_Receive+0x3a>
 800453e:	2302      	movs	r3, #2
 8004540:	e0e2      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2240      	movs	r2, #64	@ 0x40
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800454a:	f7ff fb4b 	bl	8003be4 <HAL_GetTick>
 800454e:	0003      	movs	r3, r0
 8004550:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004552:	2380      	movs	r3, #128	@ 0x80
 8004554:	0219      	lsls	r1, r3, #8
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	2319      	movs	r3, #25
 800455e:	2201      	movs	r2, #1
 8004560:	f000 fd20 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004564:	1e03      	subs	r3, r0, #0
 8004566:	d001      	beq.n	800456c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0cd      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2241      	movs	r2, #65	@ 0x41
 8004570:	2122      	movs	r1, #34	@ 0x22
 8004572:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2242      	movs	r2, #66	@ 0x42
 8004578:	2110      	movs	r1, #16
 800457a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2208      	movs	r2, #8
 800458c:	18ba      	adds	r2, r7, r2
 800458e:	8812      	ldrh	r2, [r2, #0]
 8004590:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	2bff      	cmp	r3, #255	@ 0xff
 80045a0:	d911      	bls.n	80045c6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	22ff      	movs	r2, #255	@ 0xff
 80045a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	2380      	movs	r3, #128	@ 0x80
 80045b0:	045c      	lsls	r4, r3, #17
 80045b2:	230a      	movs	r3, #10
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	8819      	ldrh	r1, [r3, #0]
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	4b55      	ldr	r3, [pc, #340]	@ (8004710 <HAL_I2C_Master_Receive+0x208>)
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	0023      	movs	r3, r4
 80045c0:	f000 ff68 	bl	8005494 <I2C_TransferConfig>
 80045c4:	e076      	b.n	80046b4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	2380      	movs	r3, #128	@ 0x80
 80045d8:	049c      	lsls	r4, r3, #18
 80045da:	230a      	movs	r3, #10
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	8819      	ldrh	r1, [r3, #0]
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	4b4b      	ldr	r3, [pc, #300]	@ (8004710 <HAL_I2C_Master_Receive+0x208>)
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	0023      	movs	r3, r4
 80045e8:	f000 ff54 	bl	8005494 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80045ec:	e062      	b.n	80046b4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0018      	movs	r0, r3
 80045f6:	f000 fdb7 	bl	8005168 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045fa:	1e03      	subs	r3, r0, #0
 80045fc:	d001      	beq.n	8004602 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e082      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460c:	b2d2      	uxtb	r2, r2
 800460e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	1c5a      	adds	r2, r3, #1
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d03a      	beq.n	80046b4 <HAL_I2C_Master_Receive+0x1ac>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004642:	2b00      	cmp	r3, #0
 8004644:	d136      	bne.n	80046b4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004646:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	9300      	str	r3, [sp, #0]
 800464e:	0013      	movs	r3, r2
 8004650:	2200      	movs	r2, #0
 8004652:	2180      	movs	r1, #128	@ 0x80
 8004654:	f000 fca6 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004658:	1e03      	subs	r3, r0, #0
 800465a:	d001      	beq.n	8004660 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e053      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004664:	b29b      	uxth	r3, r3
 8004666:	2bff      	cmp	r3, #255	@ 0xff
 8004668:	d911      	bls.n	800468e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	22ff      	movs	r2, #255	@ 0xff
 800466e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004674:	b2da      	uxtb	r2, r3
 8004676:	2380      	movs	r3, #128	@ 0x80
 8004678:	045c      	lsls	r4, r3, #17
 800467a:	230a      	movs	r3, #10
 800467c:	18fb      	adds	r3, r7, r3
 800467e:	8819      	ldrh	r1, [r3, #0]
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	2300      	movs	r3, #0
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	0023      	movs	r3, r4
 8004688:	f000 ff04 	bl	8005494 <I2C_TransferConfig>
 800468c:	e012      	b.n	80046b4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800469c:	b2da      	uxtb	r2, r3
 800469e:	2380      	movs	r3, #128	@ 0x80
 80046a0:	049c      	lsls	r4, r3, #18
 80046a2:	230a      	movs	r3, #10
 80046a4:	18fb      	adds	r3, r7, r3
 80046a6:	8819      	ldrh	r1, [r3, #0]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	2300      	movs	r3, #0
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	0023      	movs	r3, r4
 80046b0:	f000 fef0 	bl	8005494 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d197      	bne.n	80045ee <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f000 fd0b 	bl	80050e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046ca:	1e03      	subs	r3, r0, #0
 80046cc:	d001      	beq.n	80046d2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e01a      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2220      	movs	r2, #32
 80046d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	490b      	ldr	r1, [pc, #44]	@ (8004714 <HAL_I2C_Master_Receive+0x20c>)
 80046e6:	400a      	ands	r2, r1
 80046e8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2241      	movs	r2, #65	@ 0x41
 80046ee:	2120      	movs	r1, #32
 80046f0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2242      	movs	r2, #66	@ 0x42
 80046f6:	2100      	movs	r1, #0
 80046f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2240      	movs	r2, #64	@ 0x40
 80046fe:	2100      	movs	r1, #0
 8004700:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	e000      	b.n	8004708 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8004706:	2302      	movs	r3, #2
  }
}
 8004708:	0018      	movs	r0, r3
 800470a:	46bd      	mov	sp, r7
 800470c:	b007      	add	sp, #28
 800470e:	bd90      	pop	{r4, r7, pc}
 8004710:	80002400 	.word	0x80002400
 8004714:	fe00e800 	.word	0xfe00e800

08004718 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004718:	b590      	push	{r4, r7, lr}
 800471a:	b089      	sub	sp, #36	@ 0x24
 800471c:	af02      	add	r7, sp, #8
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	000c      	movs	r4, r1
 8004722:	0010      	movs	r0, r2
 8004724:	0019      	movs	r1, r3
 8004726:	230a      	movs	r3, #10
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	1c22      	adds	r2, r4, #0
 800472c:	801a      	strh	r2, [r3, #0]
 800472e:	2308      	movs	r3, #8
 8004730:	18fb      	adds	r3, r7, r3
 8004732:	1c02      	adds	r2, r0, #0
 8004734:	801a      	strh	r2, [r3, #0]
 8004736:	1dbb      	adds	r3, r7, #6
 8004738:	1c0a      	adds	r2, r1, #0
 800473a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2241      	movs	r2, #65	@ 0x41
 8004740:	5c9b      	ldrb	r3, [r3, r2]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b20      	cmp	r3, #32
 8004746:	d000      	beq.n	800474a <HAL_I2C_Mem_Write+0x32>
 8004748:	e10c      	b.n	8004964 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800474a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474c:	2b00      	cmp	r3, #0
 800474e:	d004      	beq.n	800475a <HAL_I2C_Mem_Write+0x42>
 8004750:	232c      	movs	r3, #44	@ 0x2c
 8004752:	18fb      	adds	r3, r7, r3
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d105      	bne.n	8004766 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2280      	movs	r2, #128	@ 0x80
 800475e:	0092      	lsls	r2, r2, #2
 8004760:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e0ff      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2240      	movs	r2, #64	@ 0x40
 800476a:	5c9b      	ldrb	r3, [r3, r2]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_I2C_Mem_Write+0x5c>
 8004770:	2302      	movs	r3, #2
 8004772:	e0f8      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2240      	movs	r2, #64	@ 0x40
 8004778:	2101      	movs	r1, #1
 800477a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800477c:	f7ff fa32 	bl	8003be4 <HAL_GetTick>
 8004780:	0003      	movs	r3, r0
 8004782:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004784:	2380      	movs	r3, #128	@ 0x80
 8004786:	0219      	lsls	r1, r3, #8
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	2319      	movs	r3, #25
 8004790:	2201      	movs	r2, #1
 8004792:	f000 fc07 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004796:	1e03      	subs	r3, r0, #0
 8004798:	d001      	beq.n	800479e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e0e3      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2241      	movs	r2, #65	@ 0x41
 80047a2:	2121      	movs	r1, #33	@ 0x21
 80047a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2242      	movs	r2, #66	@ 0x42
 80047aa:	2140      	movs	r1, #64	@ 0x40
 80047ac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	222c      	movs	r2, #44	@ 0x2c
 80047be:	18ba      	adds	r2, r7, r2
 80047c0:	8812      	ldrh	r2, [r2, #0]
 80047c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047ca:	1dbb      	adds	r3, r7, #6
 80047cc:	881c      	ldrh	r4, [r3, #0]
 80047ce:	2308      	movs	r3, #8
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	881a      	ldrh	r2, [r3, #0]
 80047d4:	230a      	movs	r3, #10
 80047d6:	18fb      	adds	r3, r7, r3
 80047d8:	8819      	ldrh	r1, [r3, #0]
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	9301      	str	r3, [sp, #4]
 80047e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	0023      	movs	r3, r4
 80047e6:	f000 faf5 	bl	8004dd4 <I2C_RequestMemoryWrite>
 80047ea:	1e03      	subs	r3, r0, #0
 80047ec:	d005      	beq.n	80047fa <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2240      	movs	r2, #64	@ 0x40
 80047f2:	2100      	movs	r1, #0
 80047f4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e0b5      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047fe:	b29b      	uxth	r3, r3
 8004800:	2bff      	cmp	r3, #255	@ 0xff
 8004802:	d911      	bls.n	8004828 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	22ff      	movs	r2, #255	@ 0xff
 8004808:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800480e:	b2da      	uxtb	r2, r3
 8004810:	2380      	movs	r3, #128	@ 0x80
 8004812:	045c      	lsls	r4, r3, #17
 8004814:	230a      	movs	r3, #10
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	8819      	ldrh	r1, [r3, #0]
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	2300      	movs	r3, #0
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	0023      	movs	r3, r4
 8004822:	f000 fe37 	bl	8005494 <I2C_TransferConfig>
 8004826:	e012      	b.n	800484e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800482c:	b29a      	uxth	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004836:	b2da      	uxtb	r2, r3
 8004838:	2380      	movs	r3, #128	@ 0x80
 800483a:	049c      	lsls	r4, r3, #18
 800483c:	230a      	movs	r3, #10
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	8819      	ldrh	r1, [r3, #0]
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	2300      	movs	r3, #0
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	0023      	movs	r3, r4
 800484a:	f000 fe23 	bl	8005494 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	0018      	movs	r0, r3
 8004856:	f000 fbfd 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 800485a:	1e03      	subs	r3, r0, #0
 800485c:	d001      	beq.n	8004862 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e081      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004866:	781a      	ldrb	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488a:	3b01      	subs	r3, #1
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d03a      	beq.n	8004912 <HAL_I2C_Mem_Write+0x1fa>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d136      	bne.n	8004912 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	0013      	movs	r3, r2
 80048ae:	2200      	movs	r2, #0
 80048b0:	2180      	movs	r1, #128	@ 0x80
 80048b2:	f000 fb77 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 80048b6:	1e03      	subs	r3, r0, #0
 80048b8:	d001      	beq.n	80048be <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e053      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	2bff      	cmp	r3, #255	@ 0xff
 80048c6:	d911      	bls.n	80048ec <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	22ff      	movs	r2, #255	@ 0xff
 80048cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	2380      	movs	r3, #128	@ 0x80
 80048d6:	045c      	lsls	r4, r3, #17
 80048d8:	230a      	movs	r3, #10
 80048da:	18fb      	adds	r3, r7, r3
 80048dc:	8819      	ldrh	r1, [r3, #0]
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	2300      	movs	r3, #0
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	0023      	movs	r3, r4
 80048e6:	f000 fdd5 	bl	8005494 <I2C_TransferConfig>
 80048ea:	e012      	b.n	8004912 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048fa:	b2da      	uxtb	r2, r3
 80048fc:	2380      	movs	r3, #128	@ 0x80
 80048fe:	049c      	lsls	r4, r3, #18
 8004900:	230a      	movs	r3, #10
 8004902:	18fb      	adds	r3, r7, r3
 8004904:	8819      	ldrh	r1, [r3, #0]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	2300      	movs	r3, #0
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	0023      	movs	r3, r4
 800490e:	f000 fdc1 	bl	8005494 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004916:	b29b      	uxth	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d198      	bne.n	800484e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	0018      	movs	r0, r3
 8004924:	f000 fbdc 	bl	80050e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004928:	1e03      	subs	r3, r0, #0
 800492a:	d001      	beq.n	8004930 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e01a      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2220      	movs	r2, #32
 8004936:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	490b      	ldr	r1, [pc, #44]	@ (8004970 <HAL_I2C_Mem_Write+0x258>)
 8004944:	400a      	ands	r2, r1
 8004946:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2241      	movs	r2, #65	@ 0x41
 800494c:	2120      	movs	r1, #32
 800494e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2242      	movs	r2, #66	@ 0x42
 8004954:	2100      	movs	r1, #0
 8004956:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2240      	movs	r2, #64	@ 0x40
 800495c:	2100      	movs	r1, #0
 800495e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004960:	2300      	movs	r3, #0
 8004962:	e000      	b.n	8004966 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004964:	2302      	movs	r3, #2
  }
}
 8004966:	0018      	movs	r0, r3
 8004968:	46bd      	mov	sp, r7
 800496a:	b007      	add	sp, #28
 800496c:	bd90      	pop	{r4, r7, pc}
 800496e:	46c0      	nop			@ (mov r8, r8)
 8004970:	fe00e800 	.word	0xfe00e800

08004974 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004974:	b590      	push	{r4, r7, lr}
 8004976:	b089      	sub	sp, #36	@ 0x24
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	000c      	movs	r4, r1
 800497e:	0010      	movs	r0, r2
 8004980:	0019      	movs	r1, r3
 8004982:	230a      	movs	r3, #10
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	1c22      	adds	r2, r4, #0
 8004988:	801a      	strh	r2, [r3, #0]
 800498a:	2308      	movs	r3, #8
 800498c:	18fb      	adds	r3, r7, r3
 800498e:	1c02      	adds	r2, r0, #0
 8004990:	801a      	strh	r2, [r3, #0]
 8004992:	1dbb      	adds	r3, r7, #6
 8004994:	1c0a      	adds	r2, r1, #0
 8004996:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2241      	movs	r2, #65	@ 0x41
 800499c:	5c9b      	ldrb	r3, [r3, r2]
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b20      	cmp	r3, #32
 80049a2:	d000      	beq.n	80049a6 <HAL_I2C_Mem_Read+0x32>
 80049a4:	e110      	b.n	8004bc8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d004      	beq.n	80049b6 <HAL_I2C_Mem_Read+0x42>
 80049ac:	232c      	movs	r3, #44	@ 0x2c
 80049ae:	18fb      	adds	r3, r7, r3
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d105      	bne.n	80049c2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2280      	movs	r2, #128	@ 0x80
 80049ba:	0092      	lsls	r2, r2, #2
 80049bc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e103      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2240      	movs	r2, #64	@ 0x40
 80049c6:	5c9b      	ldrb	r3, [r3, r2]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_I2C_Mem_Read+0x5c>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e0fc      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2240      	movs	r2, #64	@ 0x40
 80049d4:	2101      	movs	r1, #1
 80049d6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80049d8:	f7ff f904 	bl	8003be4 <HAL_GetTick>
 80049dc:	0003      	movs	r3, r0
 80049de:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80049e0:	2380      	movs	r3, #128	@ 0x80
 80049e2:	0219      	lsls	r1, r3, #8
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	2319      	movs	r3, #25
 80049ec:	2201      	movs	r2, #1
 80049ee:	f000 fad9 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 80049f2:	1e03      	subs	r3, r0, #0
 80049f4:	d001      	beq.n	80049fa <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e0e7      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2241      	movs	r2, #65	@ 0x41
 80049fe:	2122      	movs	r1, #34	@ 0x22
 8004a00:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2242      	movs	r2, #66	@ 0x42
 8004a06:	2140      	movs	r1, #64	@ 0x40
 8004a08:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	222c      	movs	r2, #44	@ 0x2c
 8004a1a:	18ba      	adds	r2, r7, r2
 8004a1c:	8812      	ldrh	r2, [r2, #0]
 8004a1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a26:	1dbb      	adds	r3, r7, #6
 8004a28:	881c      	ldrh	r4, [r3, #0]
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	18fb      	adds	r3, r7, r3
 8004a2e:	881a      	ldrh	r2, [r3, #0]
 8004a30:	230a      	movs	r3, #10
 8004a32:	18fb      	adds	r3, r7, r3
 8004a34:	8819      	ldrh	r1, [r3, #0]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	9301      	str	r3, [sp, #4]
 8004a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	0023      	movs	r3, r4
 8004a42:	f000 fa2b 	bl	8004e9c <I2C_RequestMemoryRead>
 8004a46:	1e03      	subs	r3, r0, #0
 8004a48:	d005      	beq.n	8004a56 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2240      	movs	r2, #64	@ 0x40
 8004a4e:	2100      	movs	r1, #0
 8004a50:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e0b9      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2bff      	cmp	r3, #255	@ 0xff
 8004a5e:	d911      	bls.n	8004a84 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	22ff      	movs	r2, #255	@ 0xff
 8004a64:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	045c      	lsls	r4, r3, #17
 8004a70:	230a      	movs	r3, #10
 8004a72:	18fb      	adds	r3, r7, r3
 8004a74:	8819      	ldrh	r1, [r3, #0]
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	4b56      	ldr	r3, [pc, #344]	@ (8004bd4 <HAL_I2C_Mem_Read+0x260>)
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	0023      	movs	r3, r4
 8004a7e:	f000 fd09 	bl	8005494 <I2C_TransferConfig>
 8004a82:	e012      	b.n	8004aaa <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a92:	b2da      	uxtb	r2, r3
 8004a94:	2380      	movs	r3, #128	@ 0x80
 8004a96:	049c      	lsls	r4, r3, #18
 8004a98:	230a      	movs	r3, #10
 8004a9a:	18fb      	adds	r3, r7, r3
 8004a9c:	8819      	ldrh	r1, [r3, #0]
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	4b4c      	ldr	r3, [pc, #304]	@ (8004bd4 <HAL_I2C_Mem_Read+0x260>)
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	0023      	movs	r3, r4
 8004aa6:	f000 fcf5 	bl	8005494 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	0013      	movs	r3, r2
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2104      	movs	r1, #4
 8004ab8:	f000 fa74 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004abc:	1e03      	subs	r3, r0, #0
 8004abe:	d001      	beq.n	8004ac4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e082      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	b2d2      	uxtb	r2, r2
 8004ad0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d03a      	beq.n	8004b76 <HAL_I2C_Mem_Read+0x202>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d136      	bne.n	8004b76 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	0013      	movs	r3, r2
 8004b12:	2200      	movs	r2, #0
 8004b14:	2180      	movs	r1, #128	@ 0x80
 8004b16:	f000 fa45 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004b1a:	1e03      	subs	r3, r0, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e053      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	2bff      	cmp	r3, #255	@ 0xff
 8004b2a:	d911      	bls.n	8004b50 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	22ff      	movs	r2, #255	@ 0xff
 8004b30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	2380      	movs	r3, #128	@ 0x80
 8004b3a:	045c      	lsls	r4, r3, #17
 8004b3c:	230a      	movs	r3, #10
 8004b3e:	18fb      	adds	r3, r7, r3
 8004b40:	8819      	ldrh	r1, [r3, #0]
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	2300      	movs	r3, #0
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	0023      	movs	r3, r4
 8004b4a:	f000 fca3 	bl	8005494 <I2C_TransferConfig>
 8004b4e:	e012      	b.n	8004b76 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	2380      	movs	r3, #128	@ 0x80
 8004b62:	049c      	lsls	r4, r3, #18
 8004b64:	230a      	movs	r3, #10
 8004b66:	18fb      	adds	r3, r7, r3
 8004b68:	8819      	ldrh	r1, [r3, #0]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	0023      	movs	r3, r4
 8004b72:	f000 fc8f 	bl	8005494 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d194      	bne.n	8004aaa <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	0018      	movs	r0, r3
 8004b88:	f000 faaa 	bl	80050e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b8c:	1e03      	subs	r3, r0, #0
 8004b8e:	d001      	beq.n	8004b94 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e01a      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	490c      	ldr	r1, [pc, #48]	@ (8004bd8 <HAL_I2C_Mem_Read+0x264>)
 8004ba8:	400a      	ands	r2, r1
 8004baa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2241      	movs	r2, #65	@ 0x41
 8004bb0:	2120      	movs	r1, #32
 8004bb2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2242      	movs	r2, #66	@ 0x42
 8004bb8:	2100      	movs	r1, #0
 8004bba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2240      	movs	r2, #64	@ 0x40
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	e000      	b.n	8004bca <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8004bc8:	2302      	movs	r3, #2
  }
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b007      	add	sp, #28
 8004bd0:	bd90      	pop	{r4, r7, pc}
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	80002400 	.word	0x80002400
 8004bd8:	fe00e800 	.word	0xfe00e800

08004bdc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b08a      	sub	sp, #40	@ 0x28
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	607a      	str	r2, [r7, #4]
 8004be6:	603b      	str	r3, [r7, #0]
 8004be8:	230a      	movs	r3, #10
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	1c0a      	adds	r2, r1, #0
 8004bee:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2241      	movs	r2, #65	@ 0x41
 8004bf8:	5c9b      	ldrb	r3, [r3, r2]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d000      	beq.n	8004c02 <HAL_I2C_IsDeviceReady+0x26>
 8004c00:	e0df      	b.n	8004dc2 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	699a      	ldr	r2, [r3, #24]
 8004c08:	2380      	movs	r3, #128	@ 0x80
 8004c0a:	021b      	lsls	r3, r3, #8
 8004c0c:	401a      	ands	r2, r3
 8004c0e:	2380      	movs	r3, #128	@ 0x80
 8004c10:	021b      	lsls	r3, r3, #8
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d101      	bne.n	8004c1a <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8004c16:	2302      	movs	r3, #2
 8004c18:	e0d4      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2240      	movs	r2, #64	@ 0x40
 8004c1e:	5c9b      	ldrb	r3, [r3, r2]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d101      	bne.n	8004c28 <HAL_I2C_IsDeviceReady+0x4c>
 8004c24:	2302      	movs	r3, #2
 8004c26:	e0cd      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2240      	movs	r2, #64	@ 0x40
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2241      	movs	r2, #65	@ 0x41
 8004c34:	2124      	movs	r1, #36	@ 0x24
 8004c36:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d107      	bne.n	8004c56 <HAL_I2C_IsDeviceReady+0x7a>
 8004c46:	230a      	movs	r3, #10
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	059b      	lsls	r3, r3, #22
 8004c4e:	0d9b      	lsrs	r3, r3, #22
 8004c50:	4a5e      	ldr	r2, [pc, #376]	@ (8004dcc <HAL_I2C_IsDeviceReady+0x1f0>)
 8004c52:	431a      	orrs	r2, r3
 8004c54:	e006      	b.n	8004c64 <HAL_I2C_IsDeviceReady+0x88>
 8004c56:	230a      	movs	r3, #10
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	881b      	ldrh	r3, [r3, #0]
 8004c5c:	059b      	lsls	r3, r3, #22
 8004c5e:	0d9b      	lsrs	r3, r3, #22
 8004c60:	4a5b      	ldr	r2, [pc, #364]	@ (8004dd0 <HAL_I2C_IsDeviceReady+0x1f4>)
 8004c62:	431a      	orrs	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004c6a:	f7fe ffbb 	bl	8003be4 <HAL_GetTick>
 8004c6e:	0003      	movs	r3, r0
 8004c70:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	3b20      	subs	r3, #32
 8004c7e:	425a      	negs	r2, r3
 8004c80:	4153      	adcs	r3, r2
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	231f      	movs	r3, #31
 8004c86:	18fb      	adds	r3, r7, r3
 8004c88:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	2210      	movs	r2, #16
 8004c92:	4013      	ands	r3, r2
 8004c94:	3b10      	subs	r3, #16
 8004c96:	425a      	negs	r2, r3
 8004c98:	4153      	adcs	r3, r2
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	231e      	movs	r3, #30
 8004c9e:	18fb      	adds	r3, r7, r3
 8004ca0:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004ca2:	e035      	b.n	8004d10 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	d01a      	beq.n	8004ce0 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004caa:	f7fe ff9b 	bl	8003be4 <HAL_GetTick>
 8004cae:	0002      	movs	r2, r0
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d302      	bcc.n	8004cc0 <HAL_I2C_IsDeviceReady+0xe4>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10f      	bne.n	8004ce0 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2241      	movs	r2, #65	@ 0x41
 8004cc4:	2120      	movs	r1, #32
 8004cc6:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ccc:	2220      	movs	r2, #32
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2240      	movs	r2, #64	@ 0x40
 8004cd8:	2100      	movs	r1, #0
 8004cda:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e071      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	4013      	ands	r3, r2
 8004cea:	3b20      	subs	r3, #32
 8004cec:	425a      	negs	r2, r3
 8004cee:	4153      	adcs	r3, r2
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	231f      	movs	r3, #31
 8004cf4:	18fb      	adds	r3, r7, r3
 8004cf6:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2210      	movs	r2, #16
 8004d00:	4013      	ands	r3, r2
 8004d02:	3b10      	subs	r3, #16
 8004d04:	425a      	negs	r2, r3
 8004d06:	4153      	adcs	r3, r2
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	231e      	movs	r3, #30
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004d10:	231f      	movs	r3, #31
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d104      	bne.n	8004d24 <HAL_I2C_IsDeviceReady+0x148>
 8004d1a:	231e      	movs	r3, #30
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0bf      	beq.n	8004ca4 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	2210      	movs	r2, #16
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	d01a      	beq.n	8004d68 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	0013      	movs	r3, r2
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2120      	movs	r1, #32
 8004d40:	f000 f930 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004d44:	1e03      	subs	r3, r0, #0
 8004d46:	d001      	beq.n	8004d4c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e03b      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2220      	movs	r2, #32
 8004d52:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2241      	movs	r2, #65	@ 0x41
 8004d58:	2120      	movs	r1, #32
 8004d5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2240      	movs	r2, #64	@ 0x40
 8004d60:	2100      	movs	r1, #0
 8004d62:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	e02d      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	0013      	movs	r3, r2
 8004d72:	2200      	movs	r2, #0
 8004d74:	2120      	movs	r1, #32
 8004d76:	f000 f915 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004d7a:	1e03      	subs	r3, r0, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e020      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2210      	movs	r2, #16
 8004d88:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	3301      	adds	r3, #1
 8004d96:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d900      	bls.n	8004da2 <HAL_I2C_IsDeviceReady+0x1c6>
 8004da0:	e74d      	b.n	8004c3e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2241      	movs	r2, #65	@ 0x41
 8004da6:	2120      	movs	r1, #32
 8004da8:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dae:	2220      	movs	r2, #32
 8004db0:	431a      	orrs	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2240      	movs	r2, #64	@ 0x40
 8004dba:	2100      	movs	r1, #0
 8004dbc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8004dc2:	2302      	movs	r3, #2
  }
}
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b008      	add	sp, #32
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	02002000 	.word	0x02002000
 8004dd0:	02002800 	.word	0x02002800

08004dd4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004dd4:	b5b0      	push	{r4, r5, r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af02      	add	r7, sp, #8
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	000c      	movs	r4, r1
 8004dde:	0010      	movs	r0, r2
 8004de0:	0019      	movs	r1, r3
 8004de2:	250a      	movs	r5, #10
 8004de4:	197b      	adds	r3, r7, r5
 8004de6:	1c22      	adds	r2, r4, #0
 8004de8:	801a      	strh	r2, [r3, #0]
 8004dea:	2308      	movs	r3, #8
 8004dec:	18fb      	adds	r3, r7, r3
 8004dee:	1c02      	adds	r2, r0, #0
 8004df0:	801a      	strh	r2, [r3, #0]
 8004df2:	1dbb      	adds	r3, r7, #6
 8004df4:	1c0a      	adds	r2, r1, #0
 8004df6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004df8:	1dbb      	adds	r3, r7, #6
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	2380      	movs	r3, #128	@ 0x80
 8004e00:	045c      	lsls	r4, r3, #17
 8004e02:	197b      	adds	r3, r7, r5
 8004e04:	8819      	ldrh	r1, [r3, #0]
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <I2C_RequestMemoryWrite+0xc4>)
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	0023      	movs	r3, r4
 8004e0e:	f000 fb41 	bl	8005494 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e14:	6a39      	ldr	r1, [r7, #32]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f000 f91b 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e1e:	1e03      	subs	r3, r0, #0
 8004e20:	d001      	beq.n	8004e26 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e033      	b.n	8004e8e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e26:	1dbb      	adds	r3, r7, #6
 8004e28:	881b      	ldrh	r3, [r3, #0]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d107      	bne.n	8004e3e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e2e:	2308      	movs	r3, #8
 8004e30:	18fb      	adds	r3, r7, r3
 8004e32:	881b      	ldrh	r3, [r3, #0]
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e3c:	e019      	b.n	8004e72 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004e3e:	2308      	movs	r3, #8
 8004e40:	18fb      	adds	r3, r7, r3
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e52:	6a39      	ldr	r1, [r7, #32]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	0018      	movs	r0, r3
 8004e58:	f000 f8fc 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e5c:	1e03      	subs	r3, r0, #0
 8004e5e:	d001      	beq.n	8004e64 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e014      	b.n	8004e8e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e64:	2308      	movs	r3, #8
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004e72:	6a3a      	ldr	r2, [r7, #32]
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	0013      	movs	r3, r2
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2180      	movs	r1, #128	@ 0x80
 8004e80:	f000 f890 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004e84:	1e03      	subs	r3, r0, #0
 8004e86:	d001      	beq.n	8004e8c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e000      	b.n	8004e8e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	0018      	movs	r0, r3
 8004e90:	46bd      	mov	sp, r7
 8004e92:	b004      	add	sp, #16
 8004e94:	bdb0      	pop	{r4, r5, r7, pc}
 8004e96:	46c0      	nop			@ (mov r8, r8)
 8004e98:	80002000 	.word	0x80002000

08004e9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004e9c:	b5b0      	push	{r4, r5, r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af02      	add	r7, sp, #8
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	000c      	movs	r4, r1
 8004ea6:	0010      	movs	r0, r2
 8004ea8:	0019      	movs	r1, r3
 8004eaa:	250a      	movs	r5, #10
 8004eac:	197b      	adds	r3, r7, r5
 8004eae:	1c22      	adds	r2, r4, #0
 8004eb0:	801a      	strh	r2, [r3, #0]
 8004eb2:	2308      	movs	r3, #8
 8004eb4:	18fb      	adds	r3, r7, r3
 8004eb6:	1c02      	adds	r2, r0, #0
 8004eb8:	801a      	strh	r2, [r3, #0]
 8004eba:	1dbb      	adds	r3, r7, #6
 8004ebc:	1c0a      	adds	r2, r1, #0
 8004ebe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ec0:	1dbb      	adds	r3, r7, #6
 8004ec2:	881b      	ldrh	r3, [r3, #0]
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	197b      	adds	r3, r7, r5
 8004ec8:	8819      	ldrh	r1, [r3, #0]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	4b23      	ldr	r3, [pc, #140]	@ (8004f5c <I2C_RequestMemoryRead+0xc0>)
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f000 fadf 	bl	8005494 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed8:	6a39      	ldr	r1, [r7, #32]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	0018      	movs	r0, r3
 8004ede:	f000 f8b9 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ee2:	1e03      	subs	r3, r0, #0
 8004ee4:	d001      	beq.n	8004eea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e033      	b.n	8004f52 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eea:	1dbb      	adds	r3, r7, #6
 8004eec:	881b      	ldrh	r3, [r3, #0]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d107      	bne.n	8004f02 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef2:	2308      	movs	r3, #8
 8004ef4:	18fb      	adds	r3, r7, r3
 8004ef6:	881b      	ldrh	r3, [r3, #0]
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f00:	e019      	b.n	8004f36 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f02:	2308      	movs	r3, #8
 8004f04:	18fb      	adds	r3, r7, r3
 8004f06:	881b      	ldrh	r3, [r3, #0]
 8004f08:	0a1b      	lsrs	r3, r3, #8
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f16:	6a39      	ldr	r1, [r7, #32]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f000 f89a 	bl	8005054 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f20:	1e03      	subs	r3, r0, #0
 8004f22:	d001      	beq.n	8004f28 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e014      	b.n	8004f52 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f28:	2308      	movs	r3, #8
 8004f2a:	18fb      	adds	r3, r7, r3
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f36:	6a3a      	ldr	r2, [r7, #32]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	0013      	movs	r3, r2
 8004f40:	2200      	movs	r2, #0
 8004f42:	2140      	movs	r1, #64	@ 0x40
 8004f44:	f000 f82e 	bl	8004fa4 <I2C_WaitOnFlagUntilTimeout>
 8004f48:	1e03      	subs	r3, r0, #0
 8004f4a:	d001      	beq.n	8004f50 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e000      	b.n	8004f52 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	0018      	movs	r0, r3
 8004f54:	46bd      	mov	sp, r7
 8004f56:	b004      	add	sp, #16
 8004f58:	bdb0      	pop	{r4, r5, r7, pc}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	80002000 	.word	0x80002000

08004f60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d103      	bne.n	8004f7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	2201      	movs	r2, #1
 8004f86:	4013      	ands	r3, r2
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d007      	beq.n	8004f9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699a      	ldr	r2, [r3, #24]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2101      	movs	r1, #1
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	619a      	str	r2, [r3, #24]
  }
}
 8004f9c:	46c0      	nop			@ (mov r8, r8)
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	b002      	add	sp, #8
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	603b      	str	r3, [r7, #0]
 8004fb0:	1dfb      	adds	r3, r7, #7
 8004fb2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fb4:	e03a      	b.n	800502c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	6839      	ldr	r1, [r7, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 f971 	bl	80052a4 <I2C_IsErrorOccurred>
 8004fc2:	1e03      	subs	r3, r0, #0
 8004fc4:	d001      	beq.n	8004fca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e040      	b.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	d02d      	beq.n	800502c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd0:	f7fe fe08 	bl	8003be4 <HAL_GetTick>
 8004fd4:	0002      	movs	r2, r0
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d302      	bcc.n	8004fe6 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d122      	bne.n	800502c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	425a      	negs	r2, r3
 8004ff6:	4153      	adcs	r3, r2
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	001a      	movs	r2, r3
 8004ffc:	1dfb      	adds	r3, r7, #7
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	429a      	cmp	r2, r3
 8005002:	d113      	bne.n	800502c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005008:	2220      	movs	r2, #32
 800500a:	431a      	orrs	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2241      	movs	r2, #65	@ 0x41
 8005014:	2120      	movs	r1, #32
 8005016:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2242      	movs	r2, #66	@ 0x42
 800501c:	2100      	movs	r1, #0
 800501e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2240      	movs	r2, #64	@ 0x40
 8005024:	2100      	movs	r1, #0
 8005026:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e00f      	b.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	4013      	ands	r3, r2
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	425a      	negs	r2, r3
 800503c:	4153      	adcs	r3, r2
 800503e:	b2db      	uxtb	r3, r3
 8005040:	001a      	movs	r2, r3
 8005042:	1dfb      	adds	r3, r7, #7
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d0b5      	beq.n	8004fb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	0018      	movs	r0, r3
 800504e:	46bd      	mov	sp, r7
 8005050:	b004      	add	sp, #16
 8005052:	bd80      	pop	{r7, pc}

08005054 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005060:	e032      	b.n	80050c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68b9      	ldr	r1, [r7, #8]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	0018      	movs	r0, r3
 800506a:	f000 f91b 	bl	80052a4 <I2C_IsErrorOccurred>
 800506e:	1e03      	subs	r3, r0, #0
 8005070:	d001      	beq.n	8005076 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e030      	b.n	80050d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	3301      	adds	r3, #1
 800507a:	d025      	beq.n	80050c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800507c:	f7fe fdb2 	bl	8003be4 <HAL_GetTick>
 8005080:	0002      	movs	r2, r0
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	429a      	cmp	r2, r3
 800508a:	d302      	bcc.n	8005092 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d11a      	bne.n	80050c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	2202      	movs	r2, #2
 800509a:	4013      	ands	r3, r2
 800509c:	2b02      	cmp	r3, #2
 800509e:	d013      	beq.n	80050c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a4:	2220      	movs	r2, #32
 80050a6:	431a      	orrs	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2241      	movs	r2, #65	@ 0x41
 80050b0:	2120      	movs	r1, #32
 80050b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2242      	movs	r2, #66	@ 0x42
 80050b8:	2100      	movs	r1, #0
 80050ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2240      	movs	r2, #64	@ 0x40
 80050c0:	2100      	movs	r1, #0
 80050c2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e007      	b.n	80050d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	2202      	movs	r2, #2
 80050d0:	4013      	ands	r3, r2
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d1c5      	bne.n	8005062 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050d6:	2300      	movs	r3, #0
}
 80050d8:	0018      	movs	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	b004      	add	sp, #16
 80050de:	bd80      	pop	{r7, pc}

080050e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050ec:	e02f      	b.n	800514e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	68b9      	ldr	r1, [r7, #8]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	0018      	movs	r0, r3
 80050f6:	f000 f8d5 	bl	80052a4 <I2C_IsErrorOccurred>
 80050fa:	1e03      	subs	r3, r0, #0
 80050fc:	d001      	beq.n	8005102 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e02d      	b.n	800515e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005102:	f7fe fd6f 	bl	8003be4 <HAL_GetTick>
 8005106:	0002      	movs	r2, r0
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	429a      	cmp	r2, r3
 8005110:	d302      	bcc.n	8005118 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d11a      	bne.n	800514e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	2220      	movs	r2, #32
 8005120:	4013      	ands	r3, r2
 8005122:	2b20      	cmp	r3, #32
 8005124:	d013      	beq.n	800514e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512a:	2220      	movs	r2, #32
 800512c:	431a      	orrs	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2241      	movs	r2, #65	@ 0x41
 8005136:	2120      	movs	r1, #32
 8005138:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2242      	movs	r2, #66	@ 0x42
 800513e:	2100      	movs	r1, #0
 8005140:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2240      	movs	r2, #64	@ 0x40
 8005146:	2100      	movs	r1, #0
 8005148:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e007      	b.n	800515e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	2220      	movs	r2, #32
 8005156:	4013      	ands	r3, r2
 8005158:	2b20      	cmp	r3, #32
 800515a:	d1c8      	bne.n	80050ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	0018      	movs	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	b004      	add	sp, #16
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005174:	2317      	movs	r3, #23
 8005176:	18fb      	adds	r3, r7, r3
 8005178:	2200      	movs	r2, #0
 800517a:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800517c:	e07b      	b.n	8005276 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	0018      	movs	r0, r3
 8005186:	f000 f88d 	bl	80052a4 <I2C_IsErrorOccurred>
 800518a:	1e03      	subs	r3, r0, #0
 800518c:	d003      	beq.n	8005196 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800518e:	2317      	movs	r3, #23
 8005190:	18fb      	adds	r3, r7, r3
 8005192:	2201      	movs	r2, #1
 8005194:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	2220      	movs	r2, #32
 800519e:	4013      	ands	r3, r2
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d140      	bne.n	8005226 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80051a4:	2117      	movs	r1, #23
 80051a6:	187b      	adds	r3, r7, r1
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d13b      	bne.n	8005226 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	2204      	movs	r2, #4
 80051b6:	4013      	ands	r3, r2
 80051b8:	2b04      	cmp	r3, #4
 80051ba:	d106      	bne.n	80051ca <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80051c4:	187b      	adds	r3, r7, r1
 80051c6:	2200      	movs	r2, #0
 80051c8:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	2210      	movs	r2, #16
 80051d2:	4013      	ands	r3, r2
 80051d4:	2b10      	cmp	r3, #16
 80051d6:	d123      	bne.n	8005220 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2210      	movs	r2, #16
 80051de:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2204      	movs	r2, #4
 80051e4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2220      	movs	r2, #32
 80051ec:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4929      	ldr	r1, [pc, #164]	@ (80052a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80051fa:	400a      	ands	r2, r1
 80051fc:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2241      	movs	r2, #65	@ 0x41
 8005202:	2120      	movs	r1, #32
 8005204:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2242      	movs	r2, #66	@ 0x42
 800520a:	2100      	movs	r1, #0
 800520c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2240      	movs	r2, #64	@ 0x40
 8005212:	2100      	movs	r1, #0
 8005214:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8005216:	2317      	movs	r3, #23
 8005218:	18fb      	adds	r3, r7, r3
 800521a:	2201      	movs	r2, #1
 800521c:	701a      	strb	r2, [r3, #0]
 800521e:	e002      	b.n	8005226 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005226:	f7fe fcdd 	bl	8003be4 <HAL_GetTick>
 800522a:	0002      	movs	r2, r0
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	429a      	cmp	r2, r3
 8005234:	d302      	bcc.n	800523c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d11c      	bne.n	8005276 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 800523c:	2017      	movs	r0, #23
 800523e:	183b      	adds	r3, r7, r0
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d117      	bne.n	8005276 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	2204      	movs	r2, #4
 800524e:	4013      	ands	r3, r2
 8005250:	2b04      	cmp	r3, #4
 8005252:	d010      	beq.n	8005276 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005258:	2220      	movs	r2, #32
 800525a:	431a      	orrs	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2241      	movs	r2, #65	@ 0x41
 8005264:	2120      	movs	r1, #32
 8005266:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2240      	movs	r2, #64	@ 0x40
 800526c:	2100      	movs	r1, #0
 800526e:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8005270:	183b      	adds	r3, r7, r0
 8005272:	2201      	movs	r2, #1
 8005274:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	2204      	movs	r2, #4
 800527e:	4013      	ands	r3, r2
 8005280:	2b04      	cmp	r3, #4
 8005282:	d005      	beq.n	8005290 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8005284:	2317      	movs	r3, #23
 8005286:	18fb      	adds	r3, r7, r3
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d100      	bne.n	8005290 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800528e:	e776      	b.n	800517e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8005290:	2317      	movs	r3, #23
 8005292:	18fb      	adds	r3, r7, r3
 8005294:	781b      	ldrb	r3, [r3, #0]
}
 8005296:	0018      	movs	r0, r3
 8005298:	46bd      	mov	sp, r7
 800529a:	b006      	add	sp, #24
 800529c:	bd80      	pop	{r7, pc}
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	fe00e800 	.word	0xfe00e800

080052a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08a      	sub	sp, #40	@ 0x28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b0:	2327      	movs	r3, #39	@ 0x27
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	2210      	movs	r2, #16
 80052cc:	4013      	ands	r3, r2
 80052ce:	d100      	bne.n	80052d2 <I2C_IsErrorOccurred+0x2e>
 80052d0:	e079      	b.n	80053c6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2210      	movs	r2, #16
 80052d8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80052da:	e057      	b.n	800538c <I2C_IsErrorOccurred+0xe8>
 80052dc:	2227      	movs	r2, #39	@ 0x27
 80052de:	18bb      	adds	r3, r7, r2
 80052e0:	18ba      	adds	r2, r7, r2
 80052e2:	7812      	ldrb	r2, [r2, #0]
 80052e4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3301      	adds	r3, #1
 80052ea:	d04f      	beq.n	800538c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80052ec:	f7fe fc7a 	bl	8003be4 <HAL_GetTick>
 80052f0:	0002      	movs	r2, r0
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d302      	bcc.n	8005302 <I2C_IsErrorOccurred+0x5e>
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d144      	bne.n	800538c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	2380      	movs	r3, #128	@ 0x80
 800530a:	01db      	lsls	r3, r3, #7
 800530c:	4013      	ands	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005310:	2013      	movs	r0, #19
 8005312:	183b      	adds	r3, r7, r0
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	2142      	movs	r1, #66	@ 0x42
 8005318:	5c52      	ldrb	r2, [r2, r1]
 800531a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	2380      	movs	r3, #128	@ 0x80
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	401a      	ands	r2, r3
 8005328:	2380      	movs	r3, #128	@ 0x80
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	429a      	cmp	r2, r3
 800532e:	d126      	bne.n	800537e <I2C_IsErrorOccurred+0xda>
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	2380      	movs	r3, #128	@ 0x80
 8005334:	01db      	lsls	r3, r3, #7
 8005336:	429a      	cmp	r2, r3
 8005338:	d021      	beq.n	800537e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800533a:	183b      	adds	r3, r7, r0
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	2b20      	cmp	r3, #32
 8005340:	d01d      	beq.n	800537e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2180      	movs	r1, #128	@ 0x80
 800534e:	01c9      	lsls	r1, r1, #7
 8005350:	430a      	orrs	r2, r1
 8005352:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005354:	f7fe fc46 	bl	8003be4 <HAL_GetTick>
 8005358:	0003      	movs	r3, r0
 800535a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800535c:	e00f      	b.n	800537e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800535e:	f7fe fc41 	bl	8003be4 <HAL_GetTick>
 8005362:	0002      	movs	r2, r0
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b19      	cmp	r3, #25
 800536a:	d908      	bls.n	800537e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	2220      	movs	r2, #32
 8005370:	4313      	orrs	r3, r2
 8005372:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005374:	2327      	movs	r3, #39	@ 0x27
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]

              break;
 800537c:	e006      	b.n	800538c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2220      	movs	r2, #32
 8005386:	4013      	ands	r3, r2
 8005388:	2b20      	cmp	r3, #32
 800538a:	d1e8      	bne.n	800535e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	2220      	movs	r2, #32
 8005394:	4013      	ands	r3, r2
 8005396:	2b20      	cmp	r3, #32
 8005398:	d004      	beq.n	80053a4 <I2C_IsErrorOccurred+0x100>
 800539a:	2327      	movs	r3, #39	@ 0x27
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d09b      	beq.n	80052dc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053a4:	2327      	movs	r3, #39	@ 0x27
 80053a6:	18fb      	adds	r3, r7, r3
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2220      	movs	r2, #32
 80053b4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	2204      	movs	r2, #4
 80053ba:	4313      	orrs	r3, r2
 80053bc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80053be:	2327      	movs	r3, #39	@ 0x27
 80053c0:	18fb      	adds	r3, r7, r3
 80053c2:	2201      	movs	r2, #1
 80053c4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	2380      	movs	r3, #128	@ 0x80
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	4013      	ands	r3, r2
 80053d6:	d00c      	beq.n	80053f2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	2201      	movs	r2, #1
 80053dc:	4313      	orrs	r3, r2
 80053de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2280      	movs	r2, #128	@ 0x80
 80053e6:	0052      	lsls	r2, r2, #1
 80053e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80053ea:	2327      	movs	r3, #39	@ 0x27
 80053ec:	18fb      	adds	r3, r7, r3
 80053ee:	2201      	movs	r2, #1
 80053f0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	2380      	movs	r3, #128	@ 0x80
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4013      	ands	r3, r2
 80053fa:	d00c      	beq.n	8005416 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	2208      	movs	r2, #8
 8005400:	4313      	orrs	r3, r2
 8005402:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2280      	movs	r2, #128	@ 0x80
 800540a:	00d2      	lsls	r2, r2, #3
 800540c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800540e:	2327      	movs	r3, #39	@ 0x27
 8005410:	18fb      	adds	r3, r7, r3
 8005412:	2201      	movs	r2, #1
 8005414:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	2380      	movs	r3, #128	@ 0x80
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4013      	ands	r3, r2
 800541e:	d00c      	beq.n	800543a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2202      	movs	r2, #2
 8005424:	4313      	orrs	r3, r2
 8005426:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2280      	movs	r2, #128	@ 0x80
 800542e:	0092      	lsls	r2, r2, #2
 8005430:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005432:	2327      	movs	r3, #39	@ 0x27
 8005434:	18fb      	adds	r3, r7, r3
 8005436:	2201      	movs	r2, #1
 8005438:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800543a:	2327      	movs	r3, #39	@ 0x27
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d01d      	beq.n	8005480 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	0018      	movs	r0, r3
 8005448:	f7ff fd8a 	bl	8004f60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	490e      	ldr	r1, [pc, #56]	@ (8005490 <I2C_IsErrorOccurred+0x1ec>)
 8005458:	400a      	ands	r2, r1
 800545a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2241      	movs	r2, #65	@ 0x41
 800546c:	2120      	movs	r1, #32
 800546e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2242      	movs	r2, #66	@ 0x42
 8005474:	2100      	movs	r1, #0
 8005476:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2240      	movs	r2, #64	@ 0x40
 800547c:	2100      	movs	r1, #0
 800547e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005480:	2327      	movs	r3, #39	@ 0x27
 8005482:	18fb      	adds	r3, r7, r3
 8005484:	781b      	ldrb	r3, [r3, #0]
}
 8005486:	0018      	movs	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	b00a      	add	sp, #40	@ 0x28
 800548c:	bd80      	pop	{r7, pc}
 800548e:	46c0      	nop			@ (mov r8, r8)
 8005490:	fe00e800 	.word	0xfe00e800

08005494 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005494:	b590      	push	{r4, r7, lr}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	0008      	movs	r0, r1
 800549e:	0011      	movs	r1, r2
 80054a0:	607b      	str	r3, [r7, #4]
 80054a2:	240a      	movs	r4, #10
 80054a4:	193b      	adds	r3, r7, r4
 80054a6:	1c02      	adds	r2, r0, #0
 80054a8:	801a      	strh	r2, [r3, #0]
 80054aa:	2009      	movs	r0, #9
 80054ac:	183b      	adds	r3, r7, r0
 80054ae:	1c0a      	adds	r2, r1, #0
 80054b0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054b2:	193b      	adds	r3, r7, r4
 80054b4:	881b      	ldrh	r3, [r3, #0]
 80054b6:	059b      	lsls	r3, r3, #22
 80054b8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054ba:	183b      	adds	r3, r7, r0
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	0419      	lsls	r1, r3, #16
 80054c0:	23ff      	movs	r3, #255	@ 0xff
 80054c2:	041b      	lsls	r3, r3, #16
 80054c4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054c6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ce:	4313      	orrs	r3, r2
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	085b      	lsrs	r3, r3, #1
 80054d4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054de:	0d51      	lsrs	r1, r2, #21
 80054e0:	2280      	movs	r2, #128	@ 0x80
 80054e2:	00d2      	lsls	r2, r2, #3
 80054e4:	400a      	ands	r2, r1
 80054e6:	4907      	ldr	r1, [pc, #28]	@ (8005504 <I2C_TransferConfig+0x70>)
 80054e8:	430a      	orrs	r2, r1
 80054ea:	43d2      	mvns	r2, r2
 80054ec:	401a      	ands	r2, r3
 80054ee:	0011      	movs	r1, r2
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054fa:	46c0      	nop			@ (mov r8, r8)
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b007      	add	sp, #28
 8005500:	bd90      	pop	{r4, r7, pc}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	03ff63ff 	.word	0x03ff63ff

08005508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2241      	movs	r2, #65	@ 0x41
 8005516:	5c9b      	ldrb	r3, [r3, r2]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b20      	cmp	r3, #32
 800551c:	d138      	bne.n	8005590 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2240      	movs	r2, #64	@ 0x40
 8005522:	5c9b      	ldrb	r3, [r3, r2]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005528:	2302      	movs	r3, #2
 800552a:	e032      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2240      	movs	r2, #64	@ 0x40
 8005530:	2101      	movs	r1, #1
 8005532:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2241      	movs	r2, #65	@ 0x41
 8005538:	2124      	movs	r1, #36	@ 0x24
 800553a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2101      	movs	r1, #1
 8005548:	438a      	bics	r2, r1
 800554a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4911      	ldr	r1, [pc, #68]	@ (800559c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005558:	400a      	ands	r2, r1
 800555a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6819      	ldr	r1, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2101      	movs	r1, #1
 8005578:	430a      	orrs	r2, r1
 800557a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2241      	movs	r2, #65	@ 0x41
 8005580:	2120      	movs	r1, #32
 8005582:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2240      	movs	r2, #64	@ 0x40
 8005588:	2100      	movs	r1, #0
 800558a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	e000      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
  }
}
 8005592:	0018      	movs	r0, r3
 8005594:	46bd      	mov	sp, r7
 8005596:	b002      	add	sp, #8
 8005598:	bd80      	pop	{r7, pc}
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	ffffefff 	.word	0xffffefff

080055a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2241      	movs	r2, #65	@ 0x41
 80055ae:	5c9b      	ldrb	r3, [r3, r2]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d139      	bne.n	800562a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2240      	movs	r2, #64	@ 0x40
 80055ba:	5c9b      	ldrb	r3, [r3, r2]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80055c0:	2302      	movs	r3, #2
 80055c2:	e033      	b.n	800562c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2240      	movs	r2, #64	@ 0x40
 80055c8:	2101      	movs	r1, #1
 80055ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2241      	movs	r2, #65	@ 0x41
 80055d0:	2124      	movs	r1, #36	@ 0x24
 80055d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2101      	movs	r1, #1
 80055e0:	438a      	bics	r2, r1
 80055e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4a11      	ldr	r2, [pc, #68]	@ (8005634 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	021b      	lsls	r3, r3, #8
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2101      	movs	r1, #1
 8005612:	430a      	orrs	r2, r1
 8005614:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2241      	movs	r2, #65	@ 0x41
 800561a:	2120      	movs	r1, #32
 800561c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2240      	movs	r2, #64	@ 0x40
 8005622:	2100      	movs	r1, #0
 8005624:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
  }
}
 800562c:	0018      	movs	r0, r3
 800562e:	46bd      	mov	sp, r7
 8005630:	b004      	add	sp, #16
 8005632:	bd80      	pop	{r7, pc}
 8005634:	fffff0ff 	.word	0xfffff0ff

08005638 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800563c:	4b04      	ldr	r3, [pc, #16]	@ (8005650 <HAL_PWR_EnableBkUpAccess+0x18>)
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	4b03      	ldr	r3, [pc, #12]	@ (8005650 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005642:	2180      	movs	r1, #128	@ 0x80
 8005644:	0049      	lsls	r1, r1, #1
 8005646:	430a      	orrs	r2, r1
 8005648:	601a      	str	r2, [r3, #0]
}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	40007000 	.word	0x40007000

08005654 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800565c:	4b19      	ldr	r3, [pc, #100]	@ (80056c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a19      	ldr	r2, [pc, #100]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005662:	4013      	ands	r3, r2
 8005664:	0019      	movs	r1, r3
 8005666:	4b17      	ldr	r3, [pc, #92]	@ (80056c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	430a      	orrs	r2, r1
 800566c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	2380      	movs	r3, #128	@ 0x80
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	429a      	cmp	r2, r3
 8005676:	d11f      	bne.n	80056b8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005678:	4b14      	ldr	r3, [pc, #80]	@ (80056cc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	0013      	movs	r3, r2
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	189b      	adds	r3, r3, r2
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	4912      	ldr	r1, [pc, #72]	@ (80056d0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005686:	0018      	movs	r0, r3
 8005688:	f7fa fd58 	bl	800013c <__udivsi3>
 800568c:	0003      	movs	r3, r0
 800568e:	3301      	adds	r3, #1
 8005690:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005692:	e008      	b.n	80056a6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d003      	beq.n	80056a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	3b01      	subs	r3, #1
 800569e:	60fb      	str	r3, [r7, #12]
 80056a0:	e001      	b.n	80056a6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e009      	b.n	80056ba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056a6:	4b07      	ldr	r3, [pc, #28]	@ (80056c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80056a8:	695a      	ldr	r2, [r3, #20]
 80056aa:	2380      	movs	r3, #128	@ 0x80
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	401a      	ands	r2, r3
 80056b0:	2380      	movs	r3, #128	@ 0x80
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d0ed      	beq.n	8005694 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	0018      	movs	r0, r3
 80056bc:	46bd      	mov	sp, r7
 80056be:	b004      	add	sp, #16
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	46c0      	nop			@ (mov r8, r8)
 80056c4:	40007000 	.word	0x40007000
 80056c8:	fffff9ff 	.word	0xfffff9ff
 80056cc:	20000000 	.word	0x20000000
 80056d0:	000f4240 	.word	0x000f4240

080056d4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80056d8:	4b03      	ldr	r3, [pc, #12]	@ (80056e8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	23e0      	movs	r3, #224	@ 0xe0
 80056de:	01db      	lsls	r3, r3, #7
 80056e0:	4013      	ands	r3, r2
}
 80056e2:	0018      	movs	r0, r3
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40021000 	.word	0x40021000

080056ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b088      	sub	sp, #32
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e2fe      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2201      	movs	r2, #1
 8005704:	4013      	ands	r3, r2
 8005706:	d100      	bne.n	800570a <HAL_RCC_OscConfig+0x1e>
 8005708:	e07c      	b.n	8005804 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800570a:	4bc3      	ldr	r3, [pc, #780]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	2238      	movs	r2, #56	@ 0x38
 8005710:	4013      	ands	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005714:	4bc0      	ldr	r3, [pc, #768]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	2203      	movs	r2, #3
 800571a:	4013      	ands	r3, r2
 800571c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b10      	cmp	r3, #16
 8005722:	d102      	bne.n	800572a <HAL_RCC_OscConfig+0x3e>
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	2b03      	cmp	r3, #3
 8005728:	d002      	beq.n	8005730 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	2b08      	cmp	r3, #8
 800572e:	d10b      	bne.n	8005748 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005730:	4bb9      	ldr	r3, [pc, #740]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	029b      	lsls	r3, r3, #10
 8005738:	4013      	ands	r3, r2
 800573a:	d062      	beq.n	8005802 <HAL_RCC_OscConfig+0x116>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d15e      	bne.n	8005802 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e2d9      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	2380      	movs	r3, #128	@ 0x80
 800574e:	025b      	lsls	r3, r3, #9
 8005750:	429a      	cmp	r2, r3
 8005752:	d107      	bne.n	8005764 <HAL_RCC_OscConfig+0x78>
 8005754:	4bb0      	ldr	r3, [pc, #704]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	4baf      	ldr	r3, [pc, #700]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800575a:	2180      	movs	r1, #128	@ 0x80
 800575c:	0249      	lsls	r1, r1, #9
 800575e:	430a      	orrs	r2, r1
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	e020      	b.n	80057a6 <HAL_RCC_OscConfig+0xba>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	23a0      	movs	r3, #160	@ 0xa0
 800576a:	02db      	lsls	r3, r3, #11
 800576c:	429a      	cmp	r2, r3
 800576e:	d10e      	bne.n	800578e <HAL_RCC_OscConfig+0xa2>
 8005770:	4ba9      	ldr	r3, [pc, #676]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	4ba8      	ldr	r3, [pc, #672]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005776:	2180      	movs	r1, #128	@ 0x80
 8005778:	02c9      	lsls	r1, r1, #11
 800577a:	430a      	orrs	r2, r1
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	4ba6      	ldr	r3, [pc, #664]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	4ba5      	ldr	r3, [pc, #660]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005784:	2180      	movs	r1, #128	@ 0x80
 8005786:	0249      	lsls	r1, r1, #9
 8005788:	430a      	orrs	r2, r1
 800578a:	601a      	str	r2, [r3, #0]
 800578c:	e00b      	b.n	80057a6 <HAL_RCC_OscConfig+0xba>
 800578e:	4ba2      	ldr	r3, [pc, #648]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	4ba1      	ldr	r3, [pc, #644]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005794:	49a1      	ldr	r1, [pc, #644]	@ (8005a1c <HAL_RCC_OscConfig+0x330>)
 8005796:	400a      	ands	r2, r1
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	4b9f      	ldr	r3, [pc, #636]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b9e      	ldr	r3, [pc, #632]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80057a0:	499f      	ldr	r1, [pc, #636]	@ (8005a20 <HAL_RCC_OscConfig+0x334>)
 80057a2:	400a      	ands	r2, r1
 80057a4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d014      	beq.n	80057d8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ae:	f7fe fa19 	bl	8003be4 <HAL_GetTick>
 80057b2:	0003      	movs	r3, r0
 80057b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b8:	f7fe fa14 	bl	8003be4 <HAL_GetTick>
 80057bc:	0002      	movs	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b64      	cmp	r3, #100	@ 0x64
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e298      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057ca:	4b93      	ldr	r3, [pc, #588]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	2380      	movs	r3, #128	@ 0x80
 80057d0:	029b      	lsls	r3, r3, #10
 80057d2:	4013      	ands	r3, r2
 80057d4:	d0f0      	beq.n	80057b8 <HAL_RCC_OscConfig+0xcc>
 80057d6:	e015      	b.n	8005804 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d8:	f7fe fa04 	bl	8003be4 <HAL_GetTick>
 80057dc:	0003      	movs	r3, r0
 80057de:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057e2:	f7fe f9ff 	bl	8003be4 <HAL_GetTick>
 80057e6:	0002      	movs	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b64      	cmp	r3, #100	@ 0x64
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e283      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057f4:	4b88      	ldr	r3, [pc, #544]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	2380      	movs	r3, #128	@ 0x80
 80057fa:	029b      	lsls	r3, r3, #10
 80057fc:	4013      	ands	r3, r2
 80057fe:	d1f0      	bne.n	80057e2 <HAL_RCC_OscConfig+0xf6>
 8005800:	e000      	b.n	8005804 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005802:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2202      	movs	r2, #2
 800580a:	4013      	ands	r3, r2
 800580c:	d100      	bne.n	8005810 <HAL_RCC_OscConfig+0x124>
 800580e:	e099      	b.n	8005944 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005810:	4b81      	ldr	r3, [pc, #516]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	2238      	movs	r2, #56	@ 0x38
 8005816:	4013      	ands	r3, r2
 8005818:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800581a:	4b7f      	ldr	r3, [pc, #508]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	2203      	movs	r2, #3
 8005820:	4013      	ands	r3, r2
 8005822:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	2b10      	cmp	r3, #16
 8005828:	d102      	bne.n	8005830 <HAL_RCC_OscConfig+0x144>
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2b02      	cmp	r3, #2
 800582e:	d002      	beq.n	8005836 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d135      	bne.n	80058a2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005836:	4b78      	ldr	r3, [pc, #480]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	2380      	movs	r3, #128	@ 0x80
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4013      	ands	r3, r2
 8005840:	d005      	beq.n	800584e <HAL_RCC_OscConfig+0x162>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e256      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800584e:	4b72      	ldr	r3, [pc, #456]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4a74      	ldr	r2, [pc, #464]	@ (8005a24 <HAL_RCC_OscConfig+0x338>)
 8005854:	4013      	ands	r3, r2
 8005856:	0019      	movs	r1, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	021a      	lsls	r2, r3, #8
 800585e:	4b6e      	ldr	r3, [pc, #440]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005860:	430a      	orrs	r2, r1
 8005862:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d112      	bne.n	8005890 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800586a:	4b6b      	ldr	r3, [pc, #428]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a6e      	ldr	r2, [pc, #440]	@ (8005a28 <HAL_RCC_OscConfig+0x33c>)
 8005870:	4013      	ands	r3, r2
 8005872:	0019      	movs	r1, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691a      	ldr	r2, [r3, #16]
 8005878:	4b67      	ldr	r3, [pc, #412]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800587a:	430a      	orrs	r2, r1
 800587c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800587e:	4b66      	ldr	r3, [pc, #408]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	0adb      	lsrs	r3, r3, #11
 8005884:	2207      	movs	r2, #7
 8005886:	4013      	ands	r3, r2
 8005888:	4a68      	ldr	r2, [pc, #416]	@ (8005a2c <HAL_RCC_OscConfig+0x340>)
 800588a:	40da      	lsrs	r2, r3
 800588c:	4b68      	ldr	r3, [pc, #416]	@ (8005a30 <HAL_RCC_OscConfig+0x344>)
 800588e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005890:	4b68      	ldr	r3, [pc, #416]	@ (8005a34 <HAL_RCC_OscConfig+0x348>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	0018      	movs	r0, r3
 8005896:	f7fe f949 	bl	8003b2c <HAL_InitTick>
 800589a:	1e03      	subs	r3, r0, #0
 800589c:	d051      	beq.n	8005942 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e22c      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d030      	beq.n	800590c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80058aa:	4b5b      	ldr	r3, [pc, #364]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a5e      	ldr	r2, [pc, #376]	@ (8005a28 <HAL_RCC_OscConfig+0x33c>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	0019      	movs	r1, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	691a      	ldr	r2, [r3, #16]
 80058b8:	4b57      	ldr	r3, [pc, #348]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058ba:	430a      	orrs	r2, r1
 80058bc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80058be:	4b56      	ldr	r3, [pc, #344]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	4b55      	ldr	r3, [pc, #340]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058c4:	2180      	movs	r1, #128	@ 0x80
 80058c6:	0049      	lsls	r1, r1, #1
 80058c8:	430a      	orrs	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058cc:	f7fe f98a 	bl	8003be4 <HAL_GetTick>
 80058d0:	0003      	movs	r3, r0
 80058d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058d4:	e008      	b.n	80058e8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058d6:	f7fe f985 	bl	8003be4 <HAL_GetTick>
 80058da:	0002      	movs	r2, r0
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d901      	bls.n	80058e8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e209      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	2380      	movs	r3, #128	@ 0x80
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	4013      	ands	r3, r2
 80058f2:	d0f0      	beq.n	80058d6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f4:	4b48      	ldr	r3, [pc, #288]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	4a4a      	ldr	r2, [pc, #296]	@ (8005a24 <HAL_RCC_OscConfig+0x338>)
 80058fa:	4013      	ands	r3, r2
 80058fc:	0019      	movs	r1, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	021a      	lsls	r2, r3, #8
 8005904:	4b44      	ldr	r3, [pc, #272]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005906:	430a      	orrs	r2, r1
 8005908:	605a      	str	r2, [r3, #4]
 800590a:	e01b      	b.n	8005944 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800590c:	4b42      	ldr	r3, [pc, #264]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	4b41      	ldr	r3, [pc, #260]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005912:	4949      	ldr	r1, [pc, #292]	@ (8005a38 <HAL_RCC_OscConfig+0x34c>)
 8005914:	400a      	ands	r2, r1
 8005916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005918:	f7fe f964 	bl	8003be4 <HAL_GetTick>
 800591c:	0003      	movs	r3, r0
 800591e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005920:	e008      	b.n	8005934 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005922:	f7fe f95f 	bl	8003be4 <HAL_GetTick>
 8005926:	0002      	movs	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e1e3      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005934:	4b38      	ldr	r3, [pc, #224]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	2380      	movs	r3, #128	@ 0x80
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	4013      	ands	r3, r2
 800593e:	d1f0      	bne.n	8005922 <HAL_RCC_OscConfig+0x236>
 8005940:	e000      	b.n	8005944 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005942:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2208      	movs	r2, #8
 800594a:	4013      	ands	r3, r2
 800594c:	d047      	beq.n	80059de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800594e:	4b32      	ldr	r3, [pc, #200]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2238      	movs	r2, #56	@ 0x38
 8005954:	4013      	ands	r3, r2
 8005956:	2b18      	cmp	r3, #24
 8005958:	d10a      	bne.n	8005970 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800595a:	4b2f      	ldr	r3, [pc, #188]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800595c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	d03c      	beq.n	80059de <HAL_RCC_OscConfig+0x2f2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d138      	bne.n	80059de <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e1c5      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d019      	beq.n	80059ac <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005978:	4b27      	ldr	r3, [pc, #156]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800597a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800597c:	4b26      	ldr	r3, [pc, #152]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 800597e:	2101      	movs	r1, #1
 8005980:	430a      	orrs	r2, r1
 8005982:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005984:	f7fe f92e 	bl	8003be4 <HAL_GetTick>
 8005988:	0003      	movs	r3, r0
 800598a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800598e:	f7fe f929 	bl	8003be4 <HAL_GetTick>
 8005992:	0002      	movs	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e1ad      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80059a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a4:	2202      	movs	r2, #2
 80059a6:	4013      	ands	r3, r2
 80059a8:	d0f1      	beq.n	800598e <HAL_RCC_OscConfig+0x2a2>
 80059aa:	e018      	b.n	80059de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80059ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80059ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80059b0:	4b19      	ldr	r3, [pc, #100]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80059b2:	2101      	movs	r1, #1
 80059b4:	438a      	bics	r2, r1
 80059b6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b8:	f7fe f914 	bl	8003be4 <HAL_GetTick>
 80059bc:	0003      	movs	r3, r0
 80059be:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059c0:	e008      	b.n	80059d4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059c2:	f7fe f90f 	bl	8003be4 <HAL_GetTick>
 80059c6:	0002      	movs	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d901      	bls.n	80059d4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e193      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059d4:	4b10      	ldr	r3, [pc, #64]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80059d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d8:	2202      	movs	r2, #2
 80059da:	4013      	ands	r3, r2
 80059dc:	d1f1      	bne.n	80059c2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2204      	movs	r2, #4
 80059e4:	4013      	ands	r3, r2
 80059e6:	d100      	bne.n	80059ea <HAL_RCC_OscConfig+0x2fe>
 80059e8:	e0c6      	b.n	8005b78 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059ea:	231f      	movs	r3, #31
 80059ec:	18fb      	adds	r3, r7, r3
 80059ee:	2200      	movs	r2, #0
 80059f0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80059f2:	4b09      	ldr	r3, [pc, #36]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	2238      	movs	r2, #56	@ 0x38
 80059f8:	4013      	ands	r3, r2
 80059fa:	2b20      	cmp	r3, #32
 80059fc:	d11e      	bne.n	8005a3c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80059fe:	4b06      	ldr	r3, [pc, #24]	@ (8005a18 <HAL_RCC_OscConfig+0x32c>)
 8005a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a02:	2202      	movs	r2, #2
 8005a04:	4013      	ands	r3, r2
 8005a06:	d100      	bne.n	8005a0a <HAL_RCC_OscConfig+0x31e>
 8005a08:	e0b6      	b.n	8005b78 <HAL_RCC_OscConfig+0x48c>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d000      	beq.n	8005a14 <HAL_RCC_OscConfig+0x328>
 8005a12:	e0b1      	b.n	8005b78 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e171      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	fffeffff 	.word	0xfffeffff
 8005a20:	fffbffff 	.word	0xfffbffff
 8005a24:	ffff80ff 	.word	0xffff80ff
 8005a28:	ffffc7ff 	.word	0xffffc7ff
 8005a2c:	00f42400 	.word	0x00f42400
 8005a30:	20000000 	.word	0x20000000
 8005a34:	20000004 	.word	0x20000004
 8005a38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a3c:	4bb1      	ldr	r3, [pc, #708]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a40:	2380      	movs	r3, #128	@ 0x80
 8005a42:	055b      	lsls	r3, r3, #21
 8005a44:	4013      	ands	r3, r2
 8005a46:	d101      	bne.n	8005a4c <HAL_RCC_OscConfig+0x360>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e000      	b.n	8005a4e <HAL_RCC_OscConfig+0x362>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d011      	beq.n	8005a76 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005a52:	4bac      	ldr	r3, [pc, #688]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005a54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a56:	4bab      	ldr	r3, [pc, #684]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005a58:	2180      	movs	r1, #128	@ 0x80
 8005a5a:	0549      	lsls	r1, r1, #21
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a60:	4ba8      	ldr	r3, [pc, #672]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005a62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a64:	2380      	movs	r3, #128	@ 0x80
 8005a66:	055b      	lsls	r3, r3, #21
 8005a68:	4013      	ands	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005a6e:	231f      	movs	r3, #31
 8005a70:	18fb      	adds	r3, r7, r3
 8005a72:	2201      	movs	r2, #1
 8005a74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a76:	4ba4      	ldr	r3, [pc, #656]	@ (8005d08 <HAL_RCC_OscConfig+0x61c>)
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	2380      	movs	r3, #128	@ 0x80
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	4013      	ands	r3, r2
 8005a80:	d11a      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a82:	4ba1      	ldr	r3, [pc, #644]	@ (8005d08 <HAL_RCC_OscConfig+0x61c>)
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	4ba0      	ldr	r3, [pc, #640]	@ (8005d08 <HAL_RCC_OscConfig+0x61c>)
 8005a88:	2180      	movs	r1, #128	@ 0x80
 8005a8a:	0049      	lsls	r1, r1, #1
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005a90:	f7fe f8a8 	bl	8003be4 <HAL_GetTick>
 8005a94:	0003      	movs	r3, r0
 8005a96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a98:	e008      	b.n	8005aac <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a9a:	f7fe f8a3 	bl	8003be4 <HAL_GetTick>
 8005a9e:	0002      	movs	r2, r0
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d901      	bls.n	8005aac <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e127      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aac:	4b96      	ldr	r3, [pc, #600]	@ (8005d08 <HAL_RCC_OscConfig+0x61c>)
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	2380      	movs	r3, #128	@ 0x80
 8005ab2:	005b      	lsls	r3, r3, #1
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	d0f0      	beq.n	8005a9a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d106      	bne.n	8005ace <HAL_RCC_OscConfig+0x3e2>
 8005ac0:	4b90      	ldr	r3, [pc, #576]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005ac2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ac4:	4b8f      	ldr	r3, [pc, #572]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005acc:	e01c      	b.n	8005b08 <HAL_RCC_OscConfig+0x41c>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	2b05      	cmp	r3, #5
 8005ad4:	d10c      	bne.n	8005af0 <HAL_RCC_OscConfig+0x404>
 8005ad6:	4b8b      	ldr	r3, [pc, #556]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005ad8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ada:	4b8a      	ldr	r3, [pc, #552]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005adc:	2104      	movs	r1, #4
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ae2:	4b88      	ldr	r3, [pc, #544]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005ae4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ae6:	4b87      	ldr	r3, [pc, #540]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005ae8:	2101      	movs	r1, #1
 8005aea:	430a      	orrs	r2, r1
 8005aec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005aee:	e00b      	b.n	8005b08 <HAL_RCC_OscConfig+0x41c>
 8005af0:	4b84      	ldr	r3, [pc, #528]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005af2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005af4:	4b83      	ldr	r3, [pc, #524]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005af6:	2101      	movs	r1, #1
 8005af8:	438a      	bics	r2, r1
 8005afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005afc:	4b81      	ldr	r3, [pc, #516]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005afe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005b00:	4b80      	ldr	r3, [pc, #512]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b02:	2104      	movs	r1, #4
 8005b04:	438a      	bics	r2, r1
 8005b06:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d014      	beq.n	8005b3a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b10:	f7fe f868 	bl	8003be4 <HAL_GetTick>
 8005b14:	0003      	movs	r3, r0
 8005b16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b18:	e009      	b.n	8005b2e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b1a:	f7fe f863 	bl	8003be4 <HAL_GetTick>
 8005b1e:	0002      	movs	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	4a79      	ldr	r2, [pc, #484]	@ (8005d0c <HAL_RCC_OscConfig+0x620>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e0e6      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b2e:	4b75      	ldr	r3, [pc, #468]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b32:	2202      	movs	r2, #2
 8005b34:	4013      	ands	r3, r2
 8005b36:	d0f0      	beq.n	8005b1a <HAL_RCC_OscConfig+0x42e>
 8005b38:	e013      	b.n	8005b62 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3a:	f7fe f853 	bl	8003be4 <HAL_GetTick>
 8005b3e:	0003      	movs	r3, r0
 8005b40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b42:	e009      	b.n	8005b58 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b44:	f7fe f84e 	bl	8003be4 <HAL_GetTick>
 8005b48:	0002      	movs	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	4a6f      	ldr	r2, [pc, #444]	@ (8005d0c <HAL_RCC_OscConfig+0x620>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e0d1      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b58:	4b6a      	ldr	r3, [pc, #424]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	4013      	ands	r3, r2
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005b62:	231f      	movs	r3, #31
 8005b64:	18fb      	adds	r3, r7, r3
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d105      	bne.n	8005b78 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005b6c:	4b65      	ldr	r3, [pc, #404]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b70:	4b64      	ldr	r3, [pc, #400]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b72:	4967      	ldr	r1, [pc, #412]	@ (8005d10 <HAL_RCC_OscConfig+0x624>)
 8005b74:	400a      	ands	r2, r1
 8005b76:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d100      	bne.n	8005b82 <HAL_RCC_OscConfig+0x496>
 8005b80:	e0bb      	b.n	8005cfa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b82:	4b60      	ldr	r3, [pc, #384]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	2238      	movs	r2, #56	@ 0x38
 8005b88:	4013      	ands	r3, r2
 8005b8a:	2b10      	cmp	r3, #16
 8005b8c:	d100      	bne.n	8005b90 <HAL_RCC_OscConfig+0x4a4>
 8005b8e:	e07b      	b.n	8005c88 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d156      	bne.n	8005c46 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b98:	4b5a      	ldr	r3, [pc, #360]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	4b59      	ldr	r3, [pc, #356]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005b9e:	495d      	ldr	r1, [pc, #372]	@ (8005d14 <HAL_RCC_OscConfig+0x628>)
 8005ba0:	400a      	ands	r2, r1
 8005ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba4:	f7fe f81e 	bl	8003be4 <HAL_GetTick>
 8005ba8:	0003      	movs	r3, r0
 8005baa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bae:	f7fe f819 	bl	8003be4 <HAL_GetTick>
 8005bb2:	0002      	movs	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e09d      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bc0:	4b50      	ldr	r3, [pc, #320]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	2380      	movs	r3, #128	@ 0x80
 8005bc6:	049b      	lsls	r3, r3, #18
 8005bc8:	4013      	ands	r3, r2
 8005bca:	d1f0      	bne.n	8005bae <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bcc:	4b4d      	ldr	r3, [pc, #308]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	4a51      	ldr	r2, [pc, #324]	@ (8005d18 <HAL_RCC_OscConfig+0x62c>)
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	0019      	movs	r1, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1a      	ldr	r2, [r3, #32]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bde:	431a      	orrs	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bec:	431a      	orrs	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	4b42      	ldr	r3, [pc, #264]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c00:	4b40      	ldr	r3, [pc, #256]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	4b3f      	ldr	r3, [pc, #252]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c06:	2180      	movs	r1, #128	@ 0x80
 8005c08:	0449      	lsls	r1, r1, #17
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	4b3c      	ldr	r3, [pc, #240]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c14:	2180      	movs	r1, #128	@ 0x80
 8005c16:	0549      	lsls	r1, r1, #21
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c1c:	f7fd ffe2 	bl	8003be4 <HAL_GetTick>
 8005c20:	0003      	movs	r3, r0
 8005c22:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c24:	e008      	b.n	8005c38 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c26:	f7fd ffdd 	bl	8003be4 <HAL_GetTick>
 8005c2a:	0002      	movs	r2, r0
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d901      	bls.n	8005c38 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e061      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c38:	4b32      	ldr	r3, [pc, #200]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	2380      	movs	r3, #128	@ 0x80
 8005c3e:	049b      	lsls	r3, r3, #18
 8005c40:	4013      	ands	r3, r2
 8005c42:	d0f0      	beq.n	8005c26 <HAL_RCC_OscConfig+0x53a>
 8005c44:	e059      	b.n	8005cfa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c46:	4b2f      	ldr	r3, [pc, #188]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c4c:	4931      	ldr	r1, [pc, #196]	@ (8005d14 <HAL_RCC_OscConfig+0x628>)
 8005c4e:	400a      	ands	r2, r1
 8005c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c52:	f7fd ffc7 	bl	8003be4 <HAL_GetTick>
 8005c56:	0003      	movs	r3, r0
 8005c58:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c5c:	f7fd ffc2 	bl	8003be4 <HAL_GetTick>
 8005c60:	0002      	movs	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e046      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c6e:	4b25      	ldr	r3, [pc, #148]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	2380      	movs	r3, #128	@ 0x80
 8005c74:	049b      	lsls	r3, r3, #18
 8005c76:	4013      	ands	r3, r2
 8005c78:	d1f0      	bne.n	8005c5c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005c7a:	4b22      	ldr	r3, [pc, #136]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	4b21      	ldr	r3, [pc, #132]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c80:	4926      	ldr	r1, [pc, #152]	@ (8005d1c <HAL_RCC_OscConfig+0x630>)
 8005c82:	400a      	ands	r2, r1
 8005c84:	60da      	str	r2, [r3, #12]
 8005c86:	e038      	b.n	8005cfa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e033      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005c94:	4b1b      	ldr	r3, [pc, #108]	@ (8005d04 <HAL_RCC_OscConfig+0x618>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2203      	movs	r2, #3
 8005c9e:	401a      	ands	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d126      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	2270      	movs	r2, #112	@ 0x70
 8005cac:	401a      	ands	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d11f      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	23fe      	movs	r3, #254	@ 0xfe
 8005cba:	01db      	lsls	r3, r3, #7
 8005cbc:	401a      	ands	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d116      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	23f8      	movs	r3, #248	@ 0xf8
 8005ccc:	039b      	lsls	r3, r3, #14
 8005cce:	401a      	ands	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d10e      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	23e0      	movs	r3, #224	@ 0xe0
 8005cdc:	051b      	lsls	r3, r3, #20
 8005cde:	401a      	ands	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d106      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	0f5b      	lsrs	r3, r3, #29
 8005cec:	075a      	lsls	r2, r3, #29
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d001      	beq.n	8005cfa <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e000      	b.n	8005cfc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	0018      	movs	r0, r3
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	b008      	add	sp, #32
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40021000 	.word	0x40021000
 8005d08:	40007000 	.word	0x40007000
 8005d0c:	00001388 	.word	0x00001388
 8005d10:	efffffff 	.word	0xefffffff
 8005d14:	feffffff 	.word	0xfeffffff
 8005d18:	11c1808c 	.word	0x11c1808c
 8005d1c:	eefefffc 	.word	0xeefefffc

08005d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d101      	bne.n	8005d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e0e9      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d34:	4b76      	ldr	r3, [pc, #472]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2207      	movs	r2, #7
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d91e      	bls.n	8005d80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d42:	4b73      	ldr	r3, [pc, #460]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2207      	movs	r2, #7
 8005d48:	4393      	bics	r3, r2
 8005d4a:	0019      	movs	r1, r3
 8005d4c:	4b70      	ldr	r3, [pc, #448]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d54:	f7fd ff46 	bl	8003be4 <HAL_GetTick>
 8005d58:	0003      	movs	r3, r0
 8005d5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d5c:	e009      	b.n	8005d72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d5e:	f7fd ff41 	bl	8003be4 <HAL_GetTick>
 8005d62:	0002      	movs	r2, r0
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	4a6a      	ldr	r2, [pc, #424]	@ (8005f14 <HAL_RCC_ClockConfig+0x1f4>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e0ca      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d72:	4b67      	ldr	r3, [pc, #412]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2207      	movs	r2, #7
 8005d78:	4013      	ands	r3, r2
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d1ee      	bne.n	8005d5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2202      	movs	r2, #2
 8005d86:	4013      	ands	r3, r2
 8005d88:	d015      	beq.n	8005db6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2204      	movs	r2, #4
 8005d90:	4013      	ands	r3, r2
 8005d92:	d006      	beq.n	8005da2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005d94:	4b60      	ldr	r3, [pc, #384]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	4b5f      	ldr	r3, [pc, #380]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005d9a:	21e0      	movs	r1, #224	@ 0xe0
 8005d9c:	01c9      	lsls	r1, r1, #7
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da2:	4b5d      	ldr	r3, [pc, #372]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	4a5d      	ldr	r2, [pc, #372]	@ (8005f1c <HAL_RCC_ClockConfig+0x1fc>)
 8005da8:	4013      	ands	r3, r2
 8005daa:	0019      	movs	r1, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	4b59      	ldr	r3, [pc, #356]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005db2:	430a      	orrs	r2, r1
 8005db4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d057      	beq.n	8005e70 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d107      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dc8:	4b53      	ldr	r3, [pc, #332]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	2380      	movs	r3, #128	@ 0x80
 8005dce:	029b      	lsls	r3, r3, #10
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	d12b      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e097      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d107      	bne.n	8005df0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005de0:	4b4d      	ldr	r3, [pc, #308]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	2380      	movs	r3, #128	@ 0x80
 8005de6:	049b      	lsls	r3, r3, #18
 8005de8:	4013      	ands	r3, r2
 8005dea:	d11f      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e08b      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d107      	bne.n	8005e08 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005df8:	4b47      	ldr	r3, [pc, #284]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	2380      	movs	r3, #128	@ 0x80
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	4013      	ands	r3, r2
 8005e02:	d113      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e07f      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	2b03      	cmp	r3, #3
 8005e0e:	d106      	bne.n	8005e1e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e10:	4b41      	ldr	r3, [pc, #260]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e14:	2202      	movs	r2, #2
 8005e16:	4013      	ands	r3, r2
 8005e18:	d108      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e074      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e22:	2202      	movs	r2, #2
 8005e24:	4013      	ands	r3, r2
 8005e26:	d101      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e06d      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	2207      	movs	r2, #7
 8005e32:	4393      	bics	r3, r2
 8005e34:	0019      	movs	r1, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	4b37      	ldr	r3, [pc, #220]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e40:	f7fd fed0 	bl	8003be4 <HAL_GetTick>
 8005e44:	0003      	movs	r3, r0
 8005e46:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e48:	e009      	b.n	8005e5e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e4a:	f7fd fecb 	bl	8003be4 <HAL_GetTick>
 8005e4e:	0002      	movs	r2, r0
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	4a2f      	ldr	r2, [pc, #188]	@ (8005f14 <HAL_RCC_ClockConfig+0x1f4>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d901      	bls.n	8005e5e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e054      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	2238      	movs	r2, #56	@ 0x38
 8005e64:	401a      	ands	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d1ec      	bne.n	8005e4a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e70:	4b27      	ldr	r3, [pc, #156]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2207      	movs	r2, #7
 8005e76:	4013      	ands	r3, r2
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d21e      	bcs.n	8005ebc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e7e:	4b24      	ldr	r3, [pc, #144]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2207      	movs	r2, #7
 8005e84:	4393      	bics	r3, r2
 8005e86:	0019      	movs	r1, r3
 8005e88:	4b21      	ldr	r3, [pc, #132]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e90:	f7fd fea8 	bl	8003be4 <HAL_GetTick>
 8005e94:	0003      	movs	r3, r0
 8005e96:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e98:	e009      	b.n	8005eae <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e9a:	f7fd fea3 	bl	8003be4 <HAL_GetTick>
 8005e9e:	0002      	movs	r2, r0
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f14 <HAL_RCC_ClockConfig+0x1f4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e02c      	b.n	8005f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005eae:	4b18      	ldr	r3, [pc, #96]	@ (8005f10 <HAL_RCC_ClockConfig+0x1f0>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2207      	movs	r2, #7
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d1ee      	bne.n	8005e9a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d009      	beq.n	8005eda <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005ec6:	4b14      	ldr	r3, [pc, #80]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	4a15      	ldr	r2, [pc, #84]	@ (8005f20 <HAL_RCC_ClockConfig+0x200>)
 8005ecc:	4013      	ands	r3, r2
 8005ece:	0019      	movs	r1, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68da      	ldr	r2, [r3, #12]
 8005ed4:	4b10      	ldr	r3, [pc, #64]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005eda:	f000 f829 	bl	8005f30 <HAL_RCC_GetSysClockFreq>
 8005ede:	0001      	movs	r1, r0
 8005ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f8>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	0a1b      	lsrs	r3, r3, #8
 8005ee6:	220f      	movs	r2, #15
 8005ee8:	401a      	ands	r2, r3
 8005eea:	4b0e      	ldr	r3, [pc, #56]	@ (8005f24 <HAL_RCC_ClockConfig+0x204>)
 8005eec:	0092      	lsls	r2, r2, #2
 8005eee:	58d3      	ldr	r3, [r2, r3]
 8005ef0:	221f      	movs	r2, #31
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	000a      	movs	r2, r1
 8005ef6:	40da      	lsrs	r2, r3
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8005f28 <HAL_RCC_ClockConfig+0x208>)
 8005efa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005efc:	4b0b      	ldr	r3, [pc, #44]	@ (8005f2c <HAL_RCC_ClockConfig+0x20c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	0018      	movs	r0, r3
 8005f02:	f7fd fe13 	bl	8003b2c <HAL_InitTick>
 8005f06:	0003      	movs	r3, r0
}
 8005f08:	0018      	movs	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	b004      	add	sp, #16
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	40022000 	.word	0x40022000
 8005f14:	00001388 	.word	0x00001388
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	fffff0ff 	.word	0xfffff0ff
 8005f20:	ffff8fff 	.word	0xffff8fff
 8005f24:	0800a520 	.word	0x0800a520
 8005f28:	20000000 	.word	0x20000000
 8005f2c:	20000004 	.word	0x20000004

08005f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f36:	4b3c      	ldr	r3, [pc, #240]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2238      	movs	r2, #56	@ 0x38
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	d10f      	bne.n	8005f60 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005f40:	4b39      	ldr	r3, [pc, #228]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	0adb      	lsrs	r3, r3, #11
 8005f46:	2207      	movs	r2, #7
 8005f48:	4013      	ands	r3, r2
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	0013      	movs	r3, r2
 8005f50:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005f52:	6839      	ldr	r1, [r7, #0]
 8005f54:	4835      	ldr	r0, [pc, #212]	@ (800602c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f56:	f7fa f8f1 	bl	800013c <__udivsi3>
 8005f5a:	0003      	movs	r3, r0
 8005f5c:	613b      	str	r3, [r7, #16]
 8005f5e:	e05d      	b.n	800601c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f60:	4b31      	ldr	r3, [pc, #196]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	2238      	movs	r2, #56	@ 0x38
 8005f66:	4013      	ands	r3, r2
 8005f68:	2b08      	cmp	r3, #8
 8005f6a:	d102      	bne.n	8005f72 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f6c:	4b30      	ldr	r3, [pc, #192]	@ (8006030 <HAL_RCC_GetSysClockFreq+0x100>)
 8005f6e:	613b      	str	r3, [r7, #16]
 8005f70:	e054      	b.n	800601c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f72:	4b2d      	ldr	r3, [pc, #180]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2238      	movs	r2, #56	@ 0x38
 8005f78:	4013      	ands	r3, r2
 8005f7a:	2b10      	cmp	r3, #16
 8005f7c:	d138      	bne.n	8005ff0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	2203      	movs	r2, #3
 8005f84:	4013      	ands	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f88:	4b27      	ldr	r3, [pc, #156]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	091b      	lsrs	r3, r3, #4
 8005f8e:	2207      	movs	r2, #7
 8005f90:	4013      	ands	r3, r2
 8005f92:	3301      	adds	r3, #1
 8005f94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	d10d      	bne.n	8005fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	4824      	ldr	r0, [pc, #144]	@ (8006030 <HAL_RCC_GetSysClockFreq+0x100>)
 8005fa0:	f7fa f8cc 	bl	800013c <__udivsi3>
 8005fa4:	0003      	movs	r3, r0
 8005fa6:	0019      	movs	r1, r3
 8005fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	0a1b      	lsrs	r3, r3, #8
 8005fae:	227f      	movs	r2, #127	@ 0x7f
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	434b      	muls	r3, r1
 8005fb4:	617b      	str	r3, [r7, #20]
        break;
 8005fb6:	e00d      	b.n	8005fd4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005fb8:	68b9      	ldr	r1, [r7, #8]
 8005fba:	481c      	ldr	r0, [pc, #112]	@ (800602c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005fbc:	f7fa f8be 	bl	800013c <__udivsi3>
 8005fc0:	0003      	movs	r3, r0
 8005fc2:	0019      	movs	r1, r3
 8005fc4:	4b18      	ldr	r3, [pc, #96]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	0a1b      	lsrs	r3, r3, #8
 8005fca:	227f      	movs	r2, #127	@ 0x7f
 8005fcc:	4013      	ands	r3, r2
 8005fce:	434b      	muls	r3, r1
 8005fd0:	617b      	str	r3, [r7, #20]
        break;
 8005fd2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005fd4:	4b14      	ldr	r3, [pc, #80]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	0f5b      	lsrs	r3, r3, #29
 8005fda:	2207      	movs	r2, #7
 8005fdc:	4013      	ands	r3, r2
 8005fde:	3301      	adds	r3, #1
 8005fe0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005fe2:	6879      	ldr	r1, [r7, #4]
 8005fe4:	6978      	ldr	r0, [r7, #20]
 8005fe6:	f7fa f8a9 	bl	800013c <__udivsi3>
 8005fea:	0003      	movs	r3, r0
 8005fec:	613b      	str	r3, [r7, #16]
 8005fee:	e015      	b.n	800601c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2238      	movs	r2, #56	@ 0x38
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	2b20      	cmp	r3, #32
 8005ffa:	d103      	bne.n	8006004 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005ffc:	2380      	movs	r3, #128	@ 0x80
 8005ffe:	021b      	lsls	r3, r3, #8
 8006000:	613b      	str	r3, [r7, #16]
 8006002:	e00b      	b.n	800601c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006004:	4b08      	ldr	r3, [pc, #32]	@ (8006028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	2238      	movs	r2, #56	@ 0x38
 800600a:	4013      	ands	r3, r2
 800600c:	2b18      	cmp	r3, #24
 800600e:	d103      	bne.n	8006018 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006010:	23fa      	movs	r3, #250	@ 0xfa
 8006012:	01db      	lsls	r3, r3, #7
 8006014:	613b      	str	r3, [r7, #16]
 8006016:	e001      	b.n	800601c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006018:	2300      	movs	r3, #0
 800601a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800601c:	693b      	ldr	r3, [r7, #16]
}
 800601e:	0018      	movs	r0, r3
 8006020:	46bd      	mov	sp, r7
 8006022:	b006      	add	sp, #24
 8006024:	bd80      	pop	{r7, pc}
 8006026:	46c0      	nop			@ (mov r8, r8)
 8006028:	40021000 	.word	0x40021000
 800602c:	00f42400 	.word	0x00f42400
 8006030:	007a1200 	.word	0x007a1200

08006034 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006038:	4b02      	ldr	r3, [pc, #8]	@ (8006044 <HAL_RCC_GetHCLKFreq+0x10>)
 800603a:	681b      	ldr	r3, [r3, #0]
}
 800603c:	0018      	movs	r0, r3
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	46c0      	nop			@ (mov r8, r8)
 8006044:	20000000 	.word	0x20000000

08006048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006048:	b5b0      	push	{r4, r5, r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800604c:	f7ff fff2 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 8006050:	0004      	movs	r4, r0
 8006052:	f7ff fb3f 	bl	80056d4 <LL_RCC_GetAPB1Prescaler>
 8006056:	0003      	movs	r3, r0
 8006058:	0b1a      	lsrs	r2, r3, #12
 800605a:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <HAL_RCC_GetPCLK1Freq+0x28>)
 800605c:	0092      	lsls	r2, r2, #2
 800605e:	58d3      	ldr	r3, [r2, r3]
 8006060:	221f      	movs	r2, #31
 8006062:	4013      	ands	r3, r2
 8006064:	40dc      	lsrs	r4, r3
 8006066:	0023      	movs	r3, r4
}
 8006068:	0018      	movs	r0, r3
 800606a:	46bd      	mov	sp, r7
 800606c:	bdb0      	pop	{r4, r5, r7, pc}
 800606e:	46c0      	nop			@ (mov r8, r8)
 8006070:	0800a560 	.word	0x0800a560

08006074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800607c:	2313      	movs	r3, #19
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	2200      	movs	r2, #0
 8006082:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006084:	2312      	movs	r3, #18
 8006086:	18fb      	adds	r3, r7, r3
 8006088:	2200      	movs	r2, #0
 800608a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	2380      	movs	r3, #128	@ 0x80
 8006092:	029b      	lsls	r3, r3, #10
 8006094:	4013      	ands	r3, r2
 8006096:	d100      	bne.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006098:	e0a3      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800609a:	2011      	movs	r0, #17
 800609c:	183b      	adds	r3, r7, r0
 800609e:	2200      	movs	r2, #0
 80060a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060a2:	4bc3      	ldr	r3, [pc, #780]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80060a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060a6:	2380      	movs	r3, #128	@ 0x80
 80060a8:	055b      	lsls	r3, r3, #21
 80060aa:	4013      	ands	r3, r2
 80060ac:	d110      	bne.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ae:	4bc0      	ldr	r3, [pc, #768]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80060b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060b2:	4bbf      	ldr	r3, [pc, #764]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80060b4:	2180      	movs	r1, #128	@ 0x80
 80060b6:	0549      	lsls	r1, r1, #21
 80060b8:	430a      	orrs	r2, r1
 80060ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80060bc:	4bbc      	ldr	r3, [pc, #752]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80060be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060c0:	2380      	movs	r3, #128	@ 0x80
 80060c2:	055b      	lsls	r3, r3, #21
 80060c4:	4013      	ands	r3, r2
 80060c6:	60bb      	str	r3, [r7, #8]
 80060c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060ca:	183b      	adds	r3, r7, r0
 80060cc:	2201      	movs	r2, #1
 80060ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060d0:	4bb8      	ldr	r3, [pc, #736]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	4bb7      	ldr	r3, [pc, #732]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80060d6:	2180      	movs	r1, #128	@ 0x80
 80060d8:	0049      	lsls	r1, r1, #1
 80060da:	430a      	orrs	r2, r1
 80060dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060de:	f7fd fd81 	bl	8003be4 <HAL_GetTick>
 80060e2:	0003      	movs	r3, r0
 80060e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060e6:	e00b      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060e8:	f7fd fd7c 	bl	8003be4 <HAL_GetTick>
 80060ec:	0002      	movs	r2, r0
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d904      	bls.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80060f6:	2313      	movs	r3, #19
 80060f8:	18fb      	adds	r3, r7, r3
 80060fa:	2203      	movs	r2, #3
 80060fc:	701a      	strb	r2, [r3, #0]
        break;
 80060fe:	e005      	b.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006100:	4bac      	ldr	r3, [pc, #688]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	2380      	movs	r3, #128	@ 0x80
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	4013      	ands	r3, r2
 800610a:	d0ed      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800610c:	2313      	movs	r3, #19
 800610e:	18fb      	adds	r3, r7, r3
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d154      	bne.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006116:	4ba6      	ldr	r3, [pc, #664]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006118:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800611a:	23c0      	movs	r3, #192	@ 0xc0
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	4013      	ands	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d019      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	429a      	cmp	r2, r3
 8006130:	d014      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006132:	4b9f      	ldr	r3, [pc, #636]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006136:	4aa0      	ldr	r2, [pc, #640]	@ (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006138:	4013      	ands	r3, r2
 800613a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800613c:	4b9c      	ldr	r3, [pc, #624]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800613e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006140:	4b9b      	ldr	r3, [pc, #620]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006142:	2180      	movs	r1, #128	@ 0x80
 8006144:	0249      	lsls	r1, r1, #9
 8006146:	430a      	orrs	r2, r1
 8006148:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800614a:	4b99      	ldr	r3, [pc, #612]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800614c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800614e:	4b98      	ldr	r3, [pc, #608]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006150:	499a      	ldr	r1, [pc, #616]	@ (80063bc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8006152:	400a      	ands	r2, r1
 8006154:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006156:	4b96      	ldr	r3, [pc, #600]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2201      	movs	r2, #1
 8006160:	4013      	ands	r3, r2
 8006162:	d016      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006164:	f7fd fd3e 	bl	8003be4 <HAL_GetTick>
 8006168:	0003      	movs	r3, r0
 800616a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800616c:	e00c      	b.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800616e:	f7fd fd39 	bl	8003be4 <HAL_GetTick>
 8006172:	0002      	movs	r2, r0
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	4a91      	ldr	r2, [pc, #580]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d904      	bls.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800617e:	2313      	movs	r3, #19
 8006180:	18fb      	adds	r3, r7, r3
 8006182:	2203      	movs	r2, #3
 8006184:	701a      	strb	r2, [r3, #0]
            break;
 8006186:	e004      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006188:	4b89      	ldr	r3, [pc, #548]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800618a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800618c:	2202      	movs	r2, #2
 800618e:	4013      	ands	r3, r2
 8006190:	d0ed      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006192:	2313      	movs	r3, #19
 8006194:	18fb      	adds	r3, r7, r3
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10a      	bne.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800619c:	4b84      	ldr	r3, [pc, #528]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800619e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061a0:	4a85      	ldr	r2, [pc, #532]	@ (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80061a2:	4013      	ands	r3, r2
 80061a4:	0019      	movs	r1, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061aa:	4b81      	ldr	r3, [pc, #516]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061ac:	430a      	orrs	r2, r1
 80061ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80061b0:	e00c      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80061b2:	2312      	movs	r3, #18
 80061b4:	18fb      	adds	r3, r7, r3
 80061b6:	2213      	movs	r2, #19
 80061b8:	18ba      	adds	r2, r7, r2
 80061ba:	7812      	ldrb	r2, [r2, #0]
 80061bc:	701a      	strb	r2, [r3, #0]
 80061be:	e005      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c0:	2312      	movs	r3, #18
 80061c2:	18fb      	adds	r3, r7, r3
 80061c4:	2213      	movs	r2, #19
 80061c6:	18ba      	adds	r2, r7, r2
 80061c8:	7812      	ldrb	r2, [r2, #0]
 80061ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061cc:	2311      	movs	r3, #17
 80061ce:	18fb      	adds	r3, r7, r3
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d105      	bne.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061d6:	4b76      	ldr	r3, [pc, #472]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061da:	4b75      	ldr	r3, [pc, #468]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061dc:	4979      	ldr	r1, [pc, #484]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80061de:	400a      	ands	r2, r1
 80061e0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2201      	movs	r2, #1
 80061e8:	4013      	ands	r3, r2
 80061ea:	d009      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ec:	4b70      	ldr	r3, [pc, #448]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f0:	2203      	movs	r2, #3
 80061f2:	4393      	bics	r3, r2
 80061f4:	0019      	movs	r1, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	4b6d      	ldr	r3, [pc, #436]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061fc:	430a      	orrs	r2, r1
 80061fe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2202      	movs	r2, #2
 8006206:	4013      	ands	r3, r2
 8006208:	d009      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800620a:	4b69      	ldr	r3, [pc, #420]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800620c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620e:	220c      	movs	r2, #12
 8006210:	4393      	bics	r3, r2
 8006212:	0019      	movs	r1, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	4b65      	ldr	r3, [pc, #404]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800621a:	430a      	orrs	r2, r1
 800621c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2210      	movs	r2, #16
 8006224:	4013      	ands	r3, r2
 8006226:	d009      	beq.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006228:	4b61      	ldr	r3, [pc, #388]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800622a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800622c:	4a66      	ldr	r2, [pc, #408]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800622e:	4013      	ands	r3, r2
 8006230:	0019      	movs	r1, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68da      	ldr	r2, [r3, #12]
 8006236:	4b5e      	ldr	r3, [pc, #376]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006238:	430a      	orrs	r2, r1
 800623a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	2380      	movs	r3, #128	@ 0x80
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	4013      	ands	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006248:	4b59      	ldr	r3, [pc, #356]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800624a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624c:	4a5f      	ldr	r2, [pc, #380]	@ (80063cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800624e:	4013      	ands	r3, r2
 8006250:	0019      	movs	r1, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	4b56      	ldr	r3, [pc, #344]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006258:	430a      	orrs	r2, r1
 800625a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	2380      	movs	r3, #128	@ 0x80
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	4013      	ands	r3, r2
 8006266:	d009      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006268:	4b51      	ldr	r3, [pc, #324]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800626a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626c:	4a58      	ldr	r2, [pc, #352]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800626e:	4013      	ands	r3, r2
 8006270:	0019      	movs	r1, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69da      	ldr	r2, [r3, #28]
 8006276:	4b4e      	ldr	r3, [pc, #312]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006278:	430a      	orrs	r2, r1
 800627a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2220      	movs	r2, #32
 8006282:	4013      	ands	r3, r2
 8006284:	d009      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006286:	4b4a      	ldr	r3, [pc, #296]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800628a:	4a52      	ldr	r2, [pc, #328]	@ (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800628c:	4013      	ands	r3, r2
 800628e:	0019      	movs	r1, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	691a      	ldr	r2, [r3, #16]
 8006294:	4b46      	ldr	r3, [pc, #280]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006296:	430a      	orrs	r2, r1
 8006298:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	2380      	movs	r3, #128	@ 0x80
 80062a0:	01db      	lsls	r3, r3, #7
 80062a2:	4013      	ands	r3, r2
 80062a4:	d015      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062a6:	4b42      	ldr	r3, [pc, #264]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	0899      	lsrs	r1, r3, #2
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1a      	ldr	r2, [r3, #32]
 80062b2:	4b3f      	ldr	r3, [pc, #252]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062b4:	430a      	orrs	r2, r1
 80062b6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a1a      	ldr	r2, [r3, #32]
 80062bc:	2380      	movs	r3, #128	@ 0x80
 80062be:	05db      	lsls	r3, r3, #23
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d106      	bne.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80062c4:	4b3a      	ldr	r3, [pc, #232]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	4b39      	ldr	r3, [pc, #228]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062ca:	2180      	movs	r1, #128	@ 0x80
 80062cc:	0249      	lsls	r1, r1, #9
 80062ce:	430a      	orrs	r2, r1
 80062d0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	2380      	movs	r3, #128	@ 0x80
 80062d8:	031b      	lsls	r3, r3, #12
 80062da:	4013      	ands	r3, r2
 80062dc:	d009      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80062de:	4b34      	ldr	r3, [pc, #208]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e2:	2240      	movs	r2, #64	@ 0x40
 80062e4:	4393      	bics	r3, r2
 80062e6:	0019      	movs	r1, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062ec:	4b30      	ldr	r3, [pc, #192]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062ee:	430a      	orrs	r2, r1
 80062f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	2380      	movs	r3, #128	@ 0x80
 80062f8:	039b      	lsls	r3, r3, #14
 80062fa:	4013      	ands	r3, r2
 80062fc:	d016      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80062fe:	4b2c      	ldr	r3, [pc, #176]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006302:	4a35      	ldr	r2, [pc, #212]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006304:	4013      	ands	r3, r2
 8006306:	0019      	movs	r1, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800630c:	4b28      	ldr	r3, [pc, #160]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800630e:	430a      	orrs	r2, r1
 8006310:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006316:	2380      	movs	r3, #128	@ 0x80
 8006318:	03db      	lsls	r3, r3, #15
 800631a:	429a      	cmp	r2, r3
 800631c:	d106      	bne.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800631e:	4b24      	ldr	r3, [pc, #144]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	4b23      	ldr	r3, [pc, #140]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006324:	2180      	movs	r1, #128	@ 0x80
 8006326:	0449      	lsls	r1, r1, #17
 8006328:	430a      	orrs	r2, r1
 800632a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	2380      	movs	r3, #128	@ 0x80
 8006332:	03db      	lsls	r3, r3, #15
 8006334:	4013      	ands	r3, r2
 8006336:	d016      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006338:	4b1d      	ldr	r3, [pc, #116]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800633a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633c:	4a27      	ldr	r2, [pc, #156]	@ (80063dc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800633e:	4013      	ands	r3, r2
 8006340:	0019      	movs	r1, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006346:	4b1a      	ldr	r3, [pc, #104]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006348:	430a      	orrs	r2, r1
 800634a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006350:	2380      	movs	r3, #128	@ 0x80
 8006352:	045b      	lsls	r3, r3, #17
 8006354:	429a      	cmp	r2, r3
 8006356:	d106      	bne.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006358:	4b15      	ldr	r3, [pc, #84]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	4b14      	ldr	r3, [pc, #80]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800635e:	2180      	movs	r1, #128	@ 0x80
 8006360:	0449      	lsls	r1, r1, #17
 8006362:	430a      	orrs	r2, r1
 8006364:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	2380      	movs	r3, #128	@ 0x80
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	4013      	ands	r3, r2
 8006370:	d016      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006372:	4b0f      	ldr	r3, [pc, #60]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006376:	4a1a      	ldr	r2, [pc, #104]	@ (80063e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8006378:	4013      	ands	r3, r2
 800637a:	0019      	movs	r1, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	695a      	ldr	r2, [r3, #20]
 8006380:	4b0b      	ldr	r3, [pc, #44]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006382:	430a      	orrs	r2, r1
 8006384:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	2380      	movs	r3, #128	@ 0x80
 800638c:	01db      	lsls	r3, r3, #7
 800638e:	429a      	cmp	r2, r3
 8006390:	d106      	bne.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006392:	4b07      	ldr	r3, [pc, #28]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	4b06      	ldr	r3, [pc, #24]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006398:	2180      	movs	r1, #128	@ 0x80
 800639a:	0249      	lsls	r1, r1, #9
 800639c:	430a      	orrs	r2, r1
 800639e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80063a0:	2312      	movs	r3, #18
 80063a2:	18fb      	adds	r3, r7, r3
 80063a4:	781b      	ldrb	r3, [r3, #0]
}
 80063a6:	0018      	movs	r0, r3
 80063a8:	46bd      	mov	sp, r7
 80063aa:	b006      	add	sp, #24
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	46c0      	nop			@ (mov r8, r8)
 80063b0:	40021000 	.word	0x40021000
 80063b4:	40007000 	.word	0x40007000
 80063b8:	fffffcff 	.word	0xfffffcff
 80063bc:	fffeffff 	.word	0xfffeffff
 80063c0:	00001388 	.word	0x00001388
 80063c4:	efffffff 	.word	0xefffffff
 80063c8:	fffff3ff 	.word	0xfffff3ff
 80063cc:	fff3ffff 	.word	0xfff3ffff
 80063d0:	ffcfffff 	.word	0xffcfffff
 80063d4:	ffffcfff 	.word	0xffffcfff
 80063d8:	ffbfffff 	.word	0xffbfffff
 80063dc:	feffffff 	.word	0xfeffffff
 80063e0:	ffff3fff 	.word	0xffff3fff

080063e4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80063e4:	b5b0      	push	{r4, r5, r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80063ec:	230f      	movs	r3, #15
 80063ee:	18fb      	adds	r3, r7, r3
 80063f0:	2201      	movs	r2, #1
 80063f2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d100      	bne.n	80063fc <HAL_RTC_Init+0x18>
 80063fa:	e08c      	b.n	8006516 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2229      	movs	r2, #41	@ 0x29
 8006400:	5c9b      	ldrb	r3, [r3, r2]
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10b      	bne.n	8006420 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2228      	movs	r2, #40	@ 0x28
 800640c:	2100      	movs	r1, #0
 800640e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2288      	movs	r2, #136	@ 0x88
 8006414:	0212      	lsls	r2, r2, #8
 8006416:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	0018      	movs	r0, r3
 800641c:	f7fd f9b6 	bl	800378c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2229      	movs	r2, #41	@ 0x29
 8006424:	2102      	movs	r1, #2
 8006426:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	2210      	movs	r2, #16
 8006430:	4013      	ands	r3, r2
 8006432:	2b10      	cmp	r3, #16
 8006434:	d062      	beq.n	80064fc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	22ca      	movs	r2, #202	@ 0xca
 800643c:	625a      	str	r2, [r3, #36]	@ 0x24
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2253      	movs	r2, #83	@ 0x53
 8006444:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006446:	250f      	movs	r5, #15
 8006448:	197c      	adds	r4, r7, r5
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	0018      	movs	r0, r3
 800644e:	f000 f93b 	bl	80066c8 <RTC_EnterInitMode>
 8006452:	0003      	movs	r3, r0
 8006454:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8006456:	0028      	movs	r0, r5
 8006458:	183b      	adds	r3, r7, r0
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d12c      	bne.n	80064ba <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699a      	ldr	r2, [r3, #24]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	492e      	ldr	r1, [pc, #184]	@ (8006524 <HAL_RTC_Init+0x140>)
 800646c:	400a      	ands	r2, r1
 800646e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6999      	ldr	r1, [r3, #24]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	431a      	orrs	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	6912      	ldr	r2, [r2, #16]
 8006496:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	6919      	ldr	r1, [r3, #16]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	041a      	lsls	r2, r3, #16
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	430a      	orrs	r2, r1
 80064aa:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80064ac:	183c      	adds	r4, r7, r0
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	0018      	movs	r0, r3
 80064b2:	f000 f94b 	bl	800674c <RTC_ExitInitMode>
 80064b6:	0003      	movs	r3, r0
 80064b8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80064ba:	230f      	movs	r3, #15
 80064bc:	18fb      	adds	r3, r7, r3
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d116      	bne.n	80064f2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699a      	ldr	r2, [r3, #24]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	00d2      	lsls	r2, r2, #3
 80064d0:	08d2      	lsrs	r2, r2, #3
 80064d2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6999      	ldr	r1, [r3, #24]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	431a      	orrs	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	430a      	orrs	r2, r1
 80064f0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	22ff      	movs	r2, #255	@ 0xff
 80064f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80064fa:	e003      	b.n	8006504 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80064fc:	230f      	movs	r3, #15
 80064fe:	18fb      	adds	r3, r7, r3
 8006500:	2200      	movs	r2, #0
 8006502:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8006504:	230f      	movs	r3, #15
 8006506:	18fb      	adds	r3, r7, r3
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d103      	bne.n	8006516 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2229      	movs	r2, #41	@ 0x29
 8006512:	2101      	movs	r1, #1
 8006514:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8006516:	230f      	movs	r3, #15
 8006518:	18fb      	adds	r3, r7, r3
 800651a:	781b      	ldrb	r3, [r3, #0]
}
 800651c:	0018      	movs	r0, r3
 800651e:	46bd      	mov	sp, r7
 8006520:	b004      	add	sp, #16
 8006522:	bdb0      	pop	{r4, r5, r7, pc}
 8006524:	fb8fffbf 	.word	0xfb8fffbf

08006528 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	691b      	ldr	r3, [r3, #16]
 8006544:	045b      	lsls	r3, r3, #17
 8006546:	0c5a      	lsrs	r2, r3, #17
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a22      	ldr	r2, [pc, #136]	@ (80065dc <HAL_RTC_GetTime+0xb4>)
 8006554:	4013      	ands	r3, r2
 8006556:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	0c1b      	lsrs	r3, r3, #16
 800655c:	b2db      	uxtb	r3, r3
 800655e:	223f      	movs	r2, #63	@ 0x3f
 8006560:	4013      	ands	r3, r2
 8006562:	b2da      	uxtb	r2, r3
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	0a1b      	lsrs	r3, r3, #8
 800656c:	b2db      	uxtb	r3, r3
 800656e:	227f      	movs	r2, #127	@ 0x7f
 8006570:	4013      	ands	r3, r2
 8006572:	b2da      	uxtb	r2, r3
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	b2db      	uxtb	r3, r3
 800657c:	227f      	movs	r2, #127	@ 0x7f
 800657e:	4013      	ands	r3, r2
 8006580:	b2da      	uxtb	r2, r3
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	0d9b      	lsrs	r3, r3, #22
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2201      	movs	r2, #1
 800658e:	4013      	ands	r3, r2
 8006590:	b2da      	uxtb	r2, r3
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d11a      	bne.n	80065d2 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	0018      	movs	r0, r3
 80065a2:	f000 f917 	bl	80067d4 <RTC_Bcd2ToByte>
 80065a6:	0003      	movs	r3, r0
 80065a8:	001a      	movs	r2, r3
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	785b      	ldrb	r3, [r3, #1]
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 f90e 	bl	80067d4 <RTC_Bcd2ToByte>
 80065b8:	0003      	movs	r3, r0
 80065ba:	001a      	movs	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	789b      	ldrb	r3, [r3, #2]
 80065c4:	0018      	movs	r0, r3
 80065c6:	f000 f905 	bl	80067d4 <RTC_Bcd2ToByte>
 80065ca:	0003      	movs	r3, r0
 80065cc:	001a      	movs	r2, r3
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	0018      	movs	r0, r3
 80065d6:	46bd      	mov	sp, r7
 80065d8:	b006      	add	sp, #24
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	007f7f7f 	.word	0x007f7f7f

080065e0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	4a21      	ldr	r2, [pc, #132]	@ (8006678 <HAL_RTC_GetDate+0x98>)
 80065f4:	4013      	ands	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	0c1b      	lsrs	r3, r3, #16
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	0a1b      	lsrs	r3, r3, #8
 8006606:	b2db      	uxtb	r3, r3
 8006608:	221f      	movs	r2, #31
 800660a:	4013      	ands	r3, r2
 800660c:	b2da      	uxtb	r2, r3
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	b2db      	uxtb	r3, r3
 8006616:	223f      	movs	r2, #63	@ 0x3f
 8006618:	4013      	ands	r3, r2
 800661a:	b2da      	uxtb	r2, r3
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	0b5b      	lsrs	r3, r3, #13
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2207      	movs	r2, #7
 8006628:	4013      	ands	r3, r2
 800662a:	b2da      	uxtb	r2, r3
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d11a      	bne.n	800666c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	78db      	ldrb	r3, [r3, #3]
 800663a:	0018      	movs	r0, r3
 800663c:	f000 f8ca 	bl	80067d4 <RTC_Bcd2ToByte>
 8006640:	0003      	movs	r3, r0
 8006642:	001a      	movs	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	785b      	ldrb	r3, [r3, #1]
 800664c:	0018      	movs	r0, r3
 800664e:	f000 f8c1 	bl	80067d4 <RTC_Bcd2ToByte>
 8006652:	0003      	movs	r3, r0
 8006654:	001a      	movs	r2, r3
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	789b      	ldrb	r3, [r3, #2]
 800665e:	0018      	movs	r0, r3
 8006660:	f000 f8b8 	bl	80067d4 <RTC_Bcd2ToByte>
 8006664:	0003      	movs	r3, r0
 8006666:	001a      	movs	r2, r3
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	0018      	movs	r0, r3
 8006670:	46bd      	mov	sp, r7
 8006672:	b006      	add	sp, #24
 8006674:	bd80      	pop	{r7, pc}
 8006676:	46c0      	nop			@ (mov r8, r8)
 8006678:	00ffff3f 	.word	0x00ffff3f

0800667c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a0e      	ldr	r2, [pc, #56]	@ (80066c4 <HAL_RTC_WaitForSynchro+0x48>)
 800668a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800668c:	f7fd faaa 	bl	8003be4 <HAL_GetTick>
 8006690:	0003      	movs	r3, r0
 8006692:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006694:	e00a      	b.n	80066ac <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006696:	f7fd faa5 	bl	8003be4 <HAL_GetTick>
 800669a:	0002      	movs	r2, r0
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	1ad2      	subs	r2, r2, r3
 80066a0:	23fa      	movs	r3, #250	@ 0xfa
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d901      	bls.n	80066ac <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e006      	b.n	80066ba <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	2220      	movs	r2, #32
 80066b4:	4013      	ands	r3, r2
 80066b6:	d0ee      	beq.n	8006696 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	0018      	movs	r0, r3
 80066bc:	46bd      	mov	sp, r7
 80066be:	b004      	add	sp, #16
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	46c0      	nop			@ (mov r8, r8)
 80066c4:	0001005f 	.word	0x0001005f

080066c8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80066d0:	230f      	movs	r3, #15
 80066d2:	18fb      	adds	r3, r7, r3
 80066d4:	2200      	movs	r2, #0
 80066d6:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	2240      	movs	r2, #64	@ 0x40
 80066e0:	4013      	ands	r3, r2
 80066e2:	d12c      	bne.n	800673e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2180      	movs	r1, #128	@ 0x80
 80066f0:	430a      	orrs	r2, r1
 80066f2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80066f4:	f7fd fa76 	bl	8003be4 <HAL_GetTick>
 80066f8:	0003      	movs	r3, r0
 80066fa:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80066fc:	e014      	b.n	8006728 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80066fe:	f7fd fa71 	bl	8003be4 <HAL_GetTick>
 8006702:	0002      	movs	r2, r0
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	1ad2      	subs	r2, r2, r3
 8006708:	200f      	movs	r0, #15
 800670a:	183b      	adds	r3, r7, r0
 800670c:	1839      	adds	r1, r7, r0
 800670e:	7809      	ldrb	r1, [r1, #0]
 8006710:	7019      	strb	r1, [r3, #0]
 8006712:	23fa      	movs	r3, #250	@ 0xfa
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	429a      	cmp	r2, r3
 8006718:	d906      	bls.n	8006728 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800671a:	183b      	adds	r3, r7, r0
 800671c:	2203      	movs	r2, #3
 800671e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2229      	movs	r2, #41	@ 0x29
 8006724:	2103      	movs	r1, #3
 8006726:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	2240      	movs	r2, #64	@ 0x40
 8006730:	4013      	ands	r3, r2
 8006732:	d104      	bne.n	800673e <RTC_EnterInitMode+0x76>
 8006734:	230f      	movs	r3, #15
 8006736:	18fb      	adds	r3, r7, r3
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b03      	cmp	r3, #3
 800673c:	d1df      	bne.n	80066fe <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800673e:	230f      	movs	r3, #15
 8006740:	18fb      	adds	r3, r7, r3
 8006742:	781b      	ldrb	r3, [r3, #0]
}
 8006744:	0018      	movs	r0, r3
 8006746:	46bd      	mov	sp, r7
 8006748:	b004      	add	sp, #16
 800674a:	bd80      	pop	{r7, pc}

0800674c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800674c:	b590      	push	{r4, r7, lr}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006754:	240f      	movs	r4, #15
 8006756:	193b      	adds	r3, r7, r4
 8006758:	2200      	movs	r2, #0
 800675a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800675c:	4b1c      	ldr	r3, [pc, #112]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 800675e:	68da      	ldr	r2, [r3, #12]
 8006760:	4b1b      	ldr	r3, [pc, #108]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 8006762:	2180      	movs	r1, #128	@ 0x80
 8006764:	438a      	bics	r2, r1
 8006766:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006768:	4b19      	ldr	r3, [pc, #100]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	2220      	movs	r2, #32
 800676e:	4013      	ands	r3, r2
 8006770:	d10d      	bne.n	800678e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	0018      	movs	r0, r3
 8006776:	f7ff ff81 	bl	800667c <HAL_RTC_WaitForSynchro>
 800677a:	1e03      	subs	r3, r0, #0
 800677c:	d021      	beq.n	80067c2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2229      	movs	r2, #41	@ 0x29
 8006782:	2103      	movs	r1, #3
 8006784:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006786:	193b      	adds	r3, r7, r4
 8006788:	2203      	movs	r2, #3
 800678a:	701a      	strb	r2, [r3, #0]
 800678c:	e019      	b.n	80067c2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800678e:	4b10      	ldr	r3, [pc, #64]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 8006790:	699a      	ldr	r2, [r3, #24]
 8006792:	4b0f      	ldr	r3, [pc, #60]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 8006794:	2120      	movs	r1, #32
 8006796:	438a      	bics	r2, r1
 8006798:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	0018      	movs	r0, r3
 800679e:	f7ff ff6d 	bl	800667c <HAL_RTC_WaitForSynchro>
 80067a2:	1e03      	subs	r3, r0, #0
 80067a4:	d007      	beq.n	80067b6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2229      	movs	r2, #41	@ 0x29
 80067aa:	2103      	movs	r1, #3
 80067ac:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80067ae:	230f      	movs	r3, #15
 80067b0:	18fb      	adds	r3, r7, r3
 80067b2:	2203      	movs	r2, #3
 80067b4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80067b6:	4b06      	ldr	r3, [pc, #24]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 80067b8:	699a      	ldr	r2, [r3, #24]
 80067ba:	4b05      	ldr	r3, [pc, #20]	@ (80067d0 <RTC_ExitInitMode+0x84>)
 80067bc:	2120      	movs	r1, #32
 80067be:	430a      	orrs	r2, r1
 80067c0:	619a      	str	r2, [r3, #24]
  }

  return status;
 80067c2:	230f      	movs	r3, #15
 80067c4:	18fb      	adds	r3, r7, r3
 80067c6:	781b      	ldrb	r3, [r3, #0]
}
 80067c8:	0018      	movs	r0, r3
 80067ca:	46bd      	mov	sp, r7
 80067cc:	b005      	add	sp, #20
 80067ce:	bd90      	pop	{r4, r7, pc}
 80067d0:	40002800 	.word	0x40002800

080067d4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	0002      	movs	r2, r0
 80067dc:	1dfb      	adds	r3, r7, #7
 80067de:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80067e0:	1dfb      	adds	r3, r7, #7
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	091b      	lsrs	r3, r3, #4
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	001a      	movs	r2, r3
 80067ea:	0013      	movs	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	189b      	adds	r3, r3, r2
 80067f0:	005b      	lsls	r3, r3, #1
 80067f2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	b2da      	uxtb	r2, r3
 80067f8:	1dfb      	adds	r3, r7, #7
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	210f      	movs	r1, #15
 80067fe:	400b      	ands	r3, r1
 8006800:	b2db      	uxtb	r3, r3
 8006802:	18d3      	adds	r3, r2, r3
 8006804:	b2db      	uxtb	r3, r3
}
 8006806:	0018      	movs	r0, r3
 8006808:	46bd      	mov	sp, r7
 800680a:	b004      	add	sp, #16
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e046      	b.n	80068b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2288      	movs	r2, #136	@ 0x88
 8006826:	589b      	ldr	r3, [r3, r2]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d107      	bne.n	800683c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2284      	movs	r2, #132	@ 0x84
 8006830:	2100      	movs	r1, #0
 8006832:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	0018      	movs	r0, r3
 8006838:	f7fc ffe6 	bl	8003808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2288      	movs	r2, #136	@ 0x88
 8006840:	2124      	movs	r1, #36	@ 0x24
 8006842:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2101      	movs	r1, #1
 8006850:	438a      	bics	r2, r1
 8006852:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006858:	2b00      	cmp	r3, #0
 800685a:	d003      	beq.n	8006864 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	0018      	movs	r0, r3
 8006860:	f000 fb8e 	bl	8006f80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	0018      	movs	r0, r3
 8006868:	f000 f8cc 	bl	8006a04 <UART_SetConfig>
 800686c:	0003      	movs	r3, r0
 800686e:	2b01      	cmp	r3, #1
 8006870:	d101      	bne.n	8006876 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e01c      	b.n	80068b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	490d      	ldr	r1, [pc, #52]	@ (80068b8 <HAL_UART_Init+0xa8>)
 8006882:	400a      	ands	r2, r1
 8006884:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	212a      	movs	r1, #42	@ 0x2a
 8006892:	438a      	bics	r2, r1
 8006894:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2101      	movs	r1, #1
 80068a2:	430a      	orrs	r2, r1
 80068a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	0018      	movs	r0, r3
 80068aa:	f000 fc1d 	bl	80070e8 <UART_CheckIdleState>
 80068ae:	0003      	movs	r3, r0
}
 80068b0:	0018      	movs	r0, r3
 80068b2:	46bd      	mov	sp, r7
 80068b4:	b002      	add	sp, #8
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	ffffb7ff 	.word	0xffffb7ff

080068bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08a      	sub	sp, #40	@ 0x28
 80068c0:	af02      	add	r7, sp, #8
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	603b      	str	r3, [r7, #0]
 80068c8:	1dbb      	adds	r3, r7, #6
 80068ca:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2288      	movs	r2, #136	@ 0x88
 80068d0:	589b      	ldr	r3, [r3, r2]
 80068d2:	2b20      	cmp	r3, #32
 80068d4:	d000      	beq.n	80068d8 <HAL_UART_Transmit+0x1c>
 80068d6:	e090      	b.n	80069fa <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_UART_Transmit+0x2a>
 80068de:	1dbb      	adds	r3, r7, #6
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e088      	b.n	80069fc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	2380      	movs	r3, #128	@ 0x80
 80068f0:	015b      	lsls	r3, r3, #5
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d109      	bne.n	800690a <HAL_UART_Transmit+0x4e>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d105      	bne.n	800690a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2201      	movs	r2, #1
 8006902:	4013      	ands	r3, r2
 8006904:	d001      	beq.n	800690a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e078      	b.n	80069fc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2290      	movs	r2, #144	@ 0x90
 800690e:	2100      	movs	r1, #0
 8006910:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2288      	movs	r2, #136	@ 0x88
 8006916:	2121      	movs	r1, #33	@ 0x21
 8006918:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800691a:	f7fd f963 	bl	8003be4 <HAL_GetTick>
 800691e:	0003      	movs	r3, r0
 8006920:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	1dba      	adds	r2, r7, #6
 8006926:	2154      	movs	r1, #84	@ 0x54
 8006928:	8812      	ldrh	r2, [r2, #0]
 800692a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	1dba      	adds	r2, r7, #6
 8006930:	2156      	movs	r1, #86	@ 0x56
 8006932:	8812      	ldrh	r2, [r2, #0]
 8006934:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	689a      	ldr	r2, [r3, #8]
 800693a:	2380      	movs	r3, #128	@ 0x80
 800693c:	015b      	lsls	r3, r3, #5
 800693e:	429a      	cmp	r2, r3
 8006940:	d108      	bne.n	8006954 <HAL_UART_Transmit+0x98>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d104      	bne.n	8006954 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800694a:	2300      	movs	r3, #0
 800694c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	61bb      	str	r3, [r7, #24]
 8006952:	e003      	b.n	800695c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006958:	2300      	movs	r3, #0
 800695a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800695c:	e030      	b.n	80069c0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	9300      	str	r3, [sp, #0]
 8006966:	0013      	movs	r3, r2
 8006968:	2200      	movs	r2, #0
 800696a:	2180      	movs	r1, #128	@ 0x80
 800696c:	f000 fc66 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 8006970:	1e03      	subs	r3, r0, #0
 8006972:	d005      	beq.n	8006980 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2288      	movs	r2, #136	@ 0x88
 8006978:	2120      	movs	r1, #32
 800697a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e03d      	b.n	80069fc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10b      	bne.n	800699e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	881b      	ldrh	r3, [r3, #0]
 800698a:	001a      	movs	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	05d2      	lsls	r2, r2, #23
 8006992:	0dd2      	lsrs	r2, r2, #23
 8006994:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	3302      	adds	r3, #2
 800699a:	61bb      	str	r3, [r7, #24]
 800699c:	e007      	b.n	80069ae <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	781a      	ldrb	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	3301      	adds	r3, #1
 80069ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2256      	movs	r2, #86	@ 0x56
 80069b2:	5a9b      	ldrh	r3, [r3, r2]
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b299      	uxth	r1, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2256      	movs	r2, #86	@ 0x56
 80069be:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2256      	movs	r2, #86	@ 0x56
 80069c4:	5a9b      	ldrh	r3, [r3, r2]
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1c8      	bne.n	800695e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	9300      	str	r3, [sp, #0]
 80069d4:	0013      	movs	r3, r2
 80069d6:	2200      	movs	r2, #0
 80069d8:	2140      	movs	r1, #64	@ 0x40
 80069da:	f000 fc2f 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 80069de:	1e03      	subs	r3, r0, #0
 80069e0:	d005      	beq.n	80069ee <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2288      	movs	r2, #136	@ 0x88
 80069e6:	2120      	movs	r1, #32
 80069e8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e006      	b.n	80069fc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2288      	movs	r2, #136	@ 0x88
 80069f2:	2120      	movs	r1, #32
 80069f4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	e000      	b.n	80069fc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80069fa:	2302      	movs	r3, #2
  }
}
 80069fc:	0018      	movs	r0, r3
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b008      	add	sp, #32
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a04:	b5b0      	push	{r4, r5, r7, lr}
 8006a06:	b090      	sub	sp, #64	@ 0x40
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a0c:	231a      	movs	r3, #26
 8006a0e:	2220      	movs	r2, #32
 8006a10:	189b      	adds	r3, r3, r2
 8006a12:	19db      	adds	r3, r3, r7
 8006a14:	2200      	movs	r2, #0
 8006a16:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1a:	689a      	ldr	r2, [r3, #8]
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	431a      	orrs	r2, r3
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	431a      	orrs	r2, r3
 8006a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4aaf      	ldr	r2, [pc, #700]	@ (8006cf4 <UART_SetConfig+0x2f0>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	0019      	movs	r1, r3
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a42:	430b      	orrs	r3, r1
 8006a44:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	4aaa      	ldr	r2, [pc, #680]	@ (8006cf8 <UART_SetConfig+0x2f4>)
 8006a4e:	4013      	ands	r3, r2
 8006a50:	0018      	movs	r0, r3
 8006a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a54:	68d9      	ldr	r1, [r3, #12]
 8006a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	0003      	movs	r3, r0
 8006a5c:	430b      	orrs	r3, r1
 8006a5e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4aa4      	ldr	r2, [pc, #656]	@ (8006cfc <UART_SetConfig+0x2f8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d004      	beq.n	8006a7a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a76:	4313      	orrs	r3, r2
 8006a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	4a9f      	ldr	r2, [pc, #636]	@ (8006d00 <UART_SetConfig+0x2fc>)
 8006a82:	4013      	ands	r3, r2
 8006a84:	0019      	movs	r1, r3
 8006a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a8c:	430b      	orrs	r3, r1
 8006a8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a96:	220f      	movs	r2, #15
 8006a98:	4393      	bics	r3, r2
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	430b      	orrs	r3, r1
 8006aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a95      	ldr	r2, [pc, #596]	@ (8006d04 <UART_SetConfig+0x300>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d131      	bne.n	8006b18 <UART_SetConfig+0x114>
 8006ab4:	4b94      	ldr	r3, [pc, #592]	@ (8006d08 <UART_SetConfig+0x304>)
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab8:	2203      	movs	r2, #3
 8006aba:	4013      	ands	r3, r2
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d01d      	beq.n	8006afc <UART_SetConfig+0xf8>
 8006ac0:	d823      	bhi.n	8006b0a <UART_SetConfig+0x106>
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d00c      	beq.n	8006ae0 <UART_SetConfig+0xdc>
 8006ac6:	d820      	bhi.n	8006b0a <UART_SetConfig+0x106>
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d002      	beq.n	8006ad2 <UART_SetConfig+0xce>
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d00e      	beq.n	8006aee <UART_SetConfig+0xea>
 8006ad0:	e01b      	b.n	8006b0a <UART_SetConfig+0x106>
 8006ad2:	231b      	movs	r3, #27
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	189b      	adds	r3, r3, r2
 8006ad8:	19db      	adds	r3, r3, r7
 8006ada:	2200      	movs	r2, #0
 8006adc:	701a      	strb	r2, [r3, #0]
 8006ade:	e0b4      	b.n	8006c4a <UART_SetConfig+0x246>
 8006ae0:	231b      	movs	r3, #27
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	189b      	adds	r3, r3, r2
 8006ae6:	19db      	adds	r3, r3, r7
 8006ae8:	2202      	movs	r2, #2
 8006aea:	701a      	strb	r2, [r3, #0]
 8006aec:	e0ad      	b.n	8006c4a <UART_SetConfig+0x246>
 8006aee:	231b      	movs	r3, #27
 8006af0:	2220      	movs	r2, #32
 8006af2:	189b      	adds	r3, r3, r2
 8006af4:	19db      	adds	r3, r3, r7
 8006af6:	2204      	movs	r2, #4
 8006af8:	701a      	strb	r2, [r3, #0]
 8006afa:	e0a6      	b.n	8006c4a <UART_SetConfig+0x246>
 8006afc:	231b      	movs	r3, #27
 8006afe:	2220      	movs	r2, #32
 8006b00:	189b      	adds	r3, r3, r2
 8006b02:	19db      	adds	r3, r3, r7
 8006b04:	2208      	movs	r2, #8
 8006b06:	701a      	strb	r2, [r3, #0]
 8006b08:	e09f      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b0a:	231b      	movs	r3, #27
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	189b      	adds	r3, r3, r2
 8006b10:	19db      	adds	r3, r3, r7
 8006b12:	2210      	movs	r2, #16
 8006b14:	701a      	strb	r2, [r3, #0]
 8006b16:	e098      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a7b      	ldr	r2, [pc, #492]	@ (8006d0c <UART_SetConfig+0x308>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d131      	bne.n	8006b86 <UART_SetConfig+0x182>
 8006b22:	4b79      	ldr	r3, [pc, #484]	@ (8006d08 <UART_SetConfig+0x304>)
 8006b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b26:	220c      	movs	r2, #12
 8006b28:	4013      	ands	r3, r2
 8006b2a:	2b0c      	cmp	r3, #12
 8006b2c:	d01d      	beq.n	8006b6a <UART_SetConfig+0x166>
 8006b2e:	d823      	bhi.n	8006b78 <UART_SetConfig+0x174>
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	d00c      	beq.n	8006b4e <UART_SetConfig+0x14a>
 8006b34:	d820      	bhi.n	8006b78 <UART_SetConfig+0x174>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <UART_SetConfig+0x13c>
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d00e      	beq.n	8006b5c <UART_SetConfig+0x158>
 8006b3e:	e01b      	b.n	8006b78 <UART_SetConfig+0x174>
 8006b40:	231b      	movs	r3, #27
 8006b42:	2220      	movs	r2, #32
 8006b44:	189b      	adds	r3, r3, r2
 8006b46:	19db      	adds	r3, r3, r7
 8006b48:	2200      	movs	r2, #0
 8006b4a:	701a      	strb	r2, [r3, #0]
 8006b4c:	e07d      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b4e:	231b      	movs	r3, #27
 8006b50:	2220      	movs	r2, #32
 8006b52:	189b      	adds	r3, r3, r2
 8006b54:	19db      	adds	r3, r3, r7
 8006b56:	2202      	movs	r2, #2
 8006b58:	701a      	strb	r2, [r3, #0]
 8006b5a:	e076      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b5c:	231b      	movs	r3, #27
 8006b5e:	2220      	movs	r2, #32
 8006b60:	189b      	adds	r3, r3, r2
 8006b62:	19db      	adds	r3, r3, r7
 8006b64:	2204      	movs	r2, #4
 8006b66:	701a      	strb	r2, [r3, #0]
 8006b68:	e06f      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b6a:	231b      	movs	r3, #27
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	189b      	adds	r3, r3, r2
 8006b70:	19db      	adds	r3, r3, r7
 8006b72:	2208      	movs	r2, #8
 8006b74:	701a      	strb	r2, [r3, #0]
 8006b76:	e068      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b78:	231b      	movs	r3, #27
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	189b      	adds	r3, r3, r2
 8006b7e:	19db      	adds	r3, r3, r7
 8006b80:	2210      	movs	r2, #16
 8006b82:	701a      	strb	r2, [r3, #0]
 8006b84:	e061      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a61      	ldr	r2, [pc, #388]	@ (8006d10 <UART_SetConfig+0x30c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d106      	bne.n	8006b9e <UART_SetConfig+0x19a>
 8006b90:	231b      	movs	r3, #27
 8006b92:	2220      	movs	r2, #32
 8006b94:	189b      	adds	r3, r3, r2
 8006b96:	19db      	adds	r3, r3, r7
 8006b98:	2200      	movs	r2, #0
 8006b9a:	701a      	strb	r2, [r3, #0]
 8006b9c:	e055      	b.n	8006c4a <UART_SetConfig+0x246>
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a5c      	ldr	r2, [pc, #368]	@ (8006d14 <UART_SetConfig+0x310>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d106      	bne.n	8006bb6 <UART_SetConfig+0x1b2>
 8006ba8:	231b      	movs	r3, #27
 8006baa:	2220      	movs	r2, #32
 8006bac:	189b      	adds	r3, r3, r2
 8006bae:	19db      	adds	r3, r3, r7
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	701a      	strb	r2, [r3, #0]
 8006bb4:	e049      	b.n	8006c4a <UART_SetConfig+0x246>
 8006bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a50      	ldr	r2, [pc, #320]	@ (8006cfc <UART_SetConfig+0x2f8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d13e      	bne.n	8006c3e <UART_SetConfig+0x23a>
 8006bc0:	4b51      	ldr	r3, [pc, #324]	@ (8006d08 <UART_SetConfig+0x304>)
 8006bc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006bc4:	23c0      	movs	r3, #192	@ 0xc0
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	4013      	ands	r3, r2
 8006bca:	22c0      	movs	r2, #192	@ 0xc0
 8006bcc:	0112      	lsls	r2, r2, #4
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d027      	beq.n	8006c22 <UART_SetConfig+0x21e>
 8006bd2:	22c0      	movs	r2, #192	@ 0xc0
 8006bd4:	0112      	lsls	r2, r2, #4
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d82a      	bhi.n	8006c30 <UART_SetConfig+0x22c>
 8006bda:	2280      	movs	r2, #128	@ 0x80
 8006bdc:	0112      	lsls	r2, r2, #4
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d011      	beq.n	8006c06 <UART_SetConfig+0x202>
 8006be2:	2280      	movs	r2, #128	@ 0x80
 8006be4:	0112      	lsls	r2, r2, #4
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d822      	bhi.n	8006c30 <UART_SetConfig+0x22c>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d004      	beq.n	8006bf8 <UART_SetConfig+0x1f4>
 8006bee:	2280      	movs	r2, #128	@ 0x80
 8006bf0:	00d2      	lsls	r2, r2, #3
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d00e      	beq.n	8006c14 <UART_SetConfig+0x210>
 8006bf6:	e01b      	b.n	8006c30 <UART_SetConfig+0x22c>
 8006bf8:	231b      	movs	r3, #27
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	189b      	adds	r3, r3, r2
 8006bfe:	19db      	adds	r3, r3, r7
 8006c00:	2200      	movs	r2, #0
 8006c02:	701a      	strb	r2, [r3, #0]
 8006c04:	e021      	b.n	8006c4a <UART_SetConfig+0x246>
 8006c06:	231b      	movs	r3, #27
 8006c08:	2220      	movs	r2, #32
 8006c0a:	189b      	adds	r3, r3, r2
 8006c0c:	19db      	adds	r3, r3, r7
 8006c0e:	2202      	movs	r2, #2
 8006c10:	701a      	strb	r2, [r3, #0]
 8006c12:	e01a      	b.n	8006c4a <UART_SetConfig+0x246>
 8006c14:	231b      	movs	r3, #27
 8006c16:	2220      	movs	r2, #32
 8006c18:	189b      	adds	r3, r3, r2
 8006c1a:	19db      	adds	r3, r3, r7
 8006c1c:	2204      	movs	r2, #4
 8006c1e:	701a      	strb	r2, [r3, #0]
 8006c20:	e013      	b.n	8006c4a <UART_SetConfig+0x246>
 8006c22:	231b      	movs	r3, #27
 8006c24:	2220      	movs	r2, #32
 8006c26:	189b      	adds	r3, r3, r2
 8006c28:	19db      	adds	r3, r3, r7
 8006c2a:	2208      	movs	r2, #8
 8006c2c:	701a      	strb	r2, [r3, #0]
 8006c2e:	e00c      	b.n	8006c4a <UART_SetConfig+0x246>
 8006c30:	231b      	movs	r3, #27
 8006c32:	2220      	movs	r2, #32
 8006c34:	189b      	adds	r3, r3, r2
 8006c36:	19db      	adds	r3, r3, r7
 8006c38:	2210      	movs	r2, #16
 8006c3a:	701a      	strb	r2, [r3, #0]
 8006c3c:	e005      	b.n	8006c4a <UART_SetConfig+0x246>
 8006c3e:	231b      	movs	r3, #27
 8006c40:	2220      	movs	r2, #32
 8006c42:	189b      	adds	r3, r3, r2
 8006c44:	19db      	adds	r3, r3, r7
 8006c46:	2210      	movs	r2, #16
 8006c48:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8006cfc <UART_SetConfig+0x2f8>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d000      	beq.n	8006c56 <UART_SetConfig+0x252>
 8006c54:	e0a9      	b.n	8006daa <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c56:	231b      	movs	r3, #27
 8006c58:	2220      	movs	r2, #32
 8006c5a:	189b      	adds	r3, r3, r2
 8006c5c:	19db      	adds	r3, r3, r7
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d015      	beq.n	8006c90 <UART_SetConfig+0x28c>
 8006c64:	dc18      	bgt.n	8006c98 <UART_SetConfig+0x294>
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	d00d      	beq.n	8006c86 <UART_SetConfig+0x282>
 8006c6a:	dc15      	bgt.n	8006c98 <UART_SetConfig+0x294>
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d002      	beq.n	8006c76 <UART_SetConfig+0x272>
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d005      	beq.n	8006c80 <UART_SetConfig+0x27c>
 8006c74:	e010      	b.n	8006c98 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c76:	f7ff f9e7 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8006c7a:	0003      	movs	r3, r0
 8006c7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c7e:	e014      	b.n	8006caa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c80:	4b25      	ldr	r3, [pc, #148]	@ (8006d18 <UART_SetConfig+0x314>)
 8006c82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c84:	e011      	b.n	8006caa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c86:	f7ff f953 	bl	8005f30 <HAL_RCC_GetSysClockFreq>
 8006c8a:	0003      	movs	r3, r0
 8006c8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c8e:	e00c      	b.n	8006caa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c90:	2380      	movs	r3, #128	@ 0x80
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c96:	e008      	b.n	8006caa <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006c9c:	231a      	movs	r3, #26
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	189b      	adds	r3, r3, r2
 8006ca2:	19db      	adds	r3, r3, r7
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	701a      	strb	r2, [r3, #0]
        break;
 8006ca8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d100      	bne.n	8006cb2 <UART_SetConfig+0x2ae>
 8006cb0:	e14b      	b.n	8006f4a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006cb6:	4b19      	ldr	r3, [pc, #100]	@ (8006d1c <UART_SetConfig+0x318>)
 8006cb8:	0052      	lsls	r2, r2, #1
 8006cba:	5ad3      	ldrh	r3, [r2, r3]
 8006cbc:	0019      	movs	r1, r3
 8006cbe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006cc0:	f7f9 fa3c 	bl	800013c <__udivsi3>
 8006cc4:	0003      	movs	r3, r0
 8006cc6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cca:	685a      	ldr	r2, [r3, #4]
 8006ccc:	0013      	movs	r3, r2
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	189b      	adds	r3, r3, r2
 8006cd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d305      	bcc.n	8006ce4 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d91d      	bls.n	8006d20 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8006ce4:	231a      	movs	r3, #26
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	189b      	adds	r3, r3, r2
 8006cea:	19db      	adds	r3, r3, r7
 8006cec:	2201      	movs	r2, #1
 8006cee:	701a      	strb	r2, [r3, #0]
 8006cf0:	e12b      	b.n	8006f4a <UART_SetConfig+0x546>
 8006cf2:	46c0      	nop			@ (mov r8, r8)
 8006cf4:	cfff69f3 	.word	0xcfff69f3
 8006cf8:	ffffcfff 	.word	0xffffcfff
 8006cfc:	40008000 	.word	0x40008000
 8006d00:	11fff4ff 	.word	0x11fff4ff
 8006d04:	40013800 	.word	0x40013800
 8006d08:	40021000 	.word	0x40021000
 8006d0c:	40004400 	.word	0x40004400
 8006d10:	40004800 	.word	0x40004800
 8006d14:	40004c00 	.word	0x40004c00
 8006d18:	00f42400 	.word	0x00f42400
 8006d1c:	0800a580 	.word	0x0800a580
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d22:	61bb      	str	r3, [r7, #24]
 8006d24:	2300      	movs	r3, #0
 8006d26:	61fb      	str	r3, [r7, #28]
 8006d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d2c:	4b92      	ldr	r3, [pc, #584]	@ (8006f78 <UART_SetConfig+0x574>)
 8006d2e:	0052      	lsls	r2, r2, #1
 8006d30:	5ad3      	ldrh	r3, [r2, r3]
 8006d32:	613b      	str	r3, [r7, #16]
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	69b8      	ldr	r0, [r7, #24]
 8006d3e:	69f9      	ldr	r1, [r7, #28]
 8006d40:	f7f9 fbb0 	bl	80004a4 <__aeabi_uldivmod>
 8006d44:	0002      	movs	r2, r0
 8006d46:	000b      	movs	r3, r1
 8006d48:	0e11      	lsrs	r1, r2, #24
 8006d4a:	021d      	lsls	r5, r3, #8
 8006d4c:	430d      	orrs	r5, r1
 8006d4e:	0214      	lsls	r4, r2, #8
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	085b      	lsrs	r3, r3, #1
 8006d56:	60bb      	str	r3, [r7, #8]
 8006d58:	2300      	movs	r3, #0
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	68b8      	ldr	r0, [r7, #8]
 8006d5e:	68f9      	ldr	r1, [r7, #12]
 8006d60:	1900      	adds	r0, r0, r4
 8006d62:	4169      	adcs	r1, r5
 8006d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	603b      	str	r3, [r7, #0]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	607b      	str	r3, [r7, #4]
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f7f9 fb97 	bl	80004a4 <__aeabi_uldivmod>
 8006d76:	0002      	movs	r2, r0
 8006d78:	000b      	movs	r3, r1
 8006d7a:	0013      	movs	r3, r2
 8006d7c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d80:	23c0      	movs	r3, #192	@ 0xc0
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d309      	bcc.n	8006d9c <UART_SetConfig+0x398>
 8006d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d8a:	2380      	movs	r3, #128	@ 0x80
 8006d8c:	035b      	lsls	r3, r3, #13
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d204      	bcs.n	8006d9c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d98:	60da      	str	r2, [r3, #12]
 8006d9a:	e0d6      	b.n	8006f4a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006d9c:	231a      	movs	r3, #26
 8006d9e:	2220      	movs	r2, #32
 8006da0:	189b      	adds	r3, r3, r2
 8006da2:	19db      	adds	r3, r3, r7
 8006da4:	2201      	movs	r2, #1
 8006da6:	701a      	strb	r2, [r3, #0]
 8006da8:	e0cf      	b.n	8006f4a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	69da      	ldr	r2, [r3, #28]
 8006dae:	2380      	movs	r3, #128	@ 0x80
 8006db0:	021b      	lsls	r3, r3, #8
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d000      	beq.n	8006db8 <UART_SetConfig+0x3b4>
 8006db6:	e070      	b.n	8006e9a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8006db8:	231b      	movs	r3, #27
 8006dba:	2220      	movs	r2, #32
 8006dbc:	189b      	adds	r3, r3, r2
 8006dbe:	19db      	adds	r3, r3, r7
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	2b08      	cmp	r3, #8
 8006dc4:	d015      	beq.n	8006df2 <UART_SetConfig+0x3ee>
 8006dc6:	dc18      	bgt.n	8006dfa <UART_SetConfig+0x3f6>
 8006dc8:	2b04      	cmp	r3, #4
 8006dca:	d00d      	beq.n	8006de8 <UART_SetConfig+0x3e4>
 8006dcc:	dc15      	bgt.n	8006dfa <UART_SetConfig+0x3f6>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <UART_SetConfig+0x3d4>
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d005      	beq.n	8006de2 <UART_SetConfig+0x3de>
 8006dd6:	e010      	b.n	8006dfa <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dd8:	f7ff f936 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8006ddc:	0003      	movs	r3, r0
 8006dde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de0:	e014      	b.n	8006e0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006de2:	4b66      	ldr	r3, [pc, #408]	@ (8006f7c <UART_SetConfig+0x578>)
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de6:	e011      	b.n	8006e0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006de8:	f7ff f8a2 	bl	8005f30 <HAL_RCC_GetSysClockFreq>
 8006dec:	0003      	movs	r3, r0
 8006dee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006df0:	e00c      	b.n	8006e0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006df2:	2380      	movs	r3, #128	@ 0x80
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006df8:	e008      	b.n	8006e0c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006dfe:	231a      	movs	r3, #26
 8006e00:	2220      	movs	r2, #32
 8006e02:	189b      	adds	r3, r3, r2
 8006e04:	19db      	adds	r3, r3, r7
 8006e06:	2201      	movs	r2, #1
 8006e08:	701a      	strb	r2, [r3, #0]
        break;
 8006e0a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d100      	bne.n	8006e14 <UART_SetConfig+0x410>
 8006e12:	e09a      	b.n	8006f4a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e18:	4b57      	ldr	r3, [pc, #348]	@ (8006f78 <UART_SetConfig+0x574>)
 8006e1a:	0052      	lsls	r2, r2, #1
 8006e1c:	5ad3      	ldrh	r3, [r2, r3]
 8006e1e:	0019      	movs	r1, r3
 8006e20:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006e22:	f7f9 f98b 	bl	800013c <__udivsi3>
 8006e26:	0003      	movs	r3, r0
 8006e28:	005a      	lsls	r2, r3, #1
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	085b      	lsrs	r3, r3, #1
 8006e30:	18d2      	adds	r2, r2, r3
 8006e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	0019      	movs	r1, r3
 8006e38:	0010      	movs	r0, r2
 8006e3a:	f7f9 f97f 	bl	800013c <__udivsi3>
 8006e3e:	0003      	movs	r3, r0
 8006e40:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	2b0f      	cmp	r3, #15
 8006e46:	d921      	bls.n	8006e8c <UART_SetConfig+0x488>
 8006e48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e4a:	2380      	movs	r3, #128	@ 0x80
 8006e4c:	025b      	lsls	r3, r3, #9
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d21c      	bcs.n	8006e8c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	200e      	movs	r0, #14
 8006e58:	2420      	movs	r4, #32
 8006e5a:	1903      	adds	r3, r0, r4
 8006e5c:	19db      	adds	r3, r3, r7
 8006e5e:	210f      	movs	r1, #15
 8006e60:	438a      	bics	r2, r1
 8006e62:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e66:	085b      	lsrs	r3, r3, #1
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2207      	movs	r2, #7
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	b299      	uxth	r1, r3
 8006e70:	1903      	adds	r3, r0, r4
 8006e72:	19db      	adds	r3, r3, r7
 8006e74:	1902      	adds	r2, r0, r4
 8006e76:	19d2      	adds	r2, r2, r7
 8006e78:	8812      	ldrh	r2, [r2, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	1902      	adds	r2, r0, r4
 8006e84:	19d2      	adds	r2, r2, r7
 8006e86:	8812      	ldrh	r2, [r2, #0]
 8006e88:	60da      	str	r2, [r3, #12]
 8006e8a:	e05e      	b.n	8006f4a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006e8c:	231a      	movs	r3, #26
 8006e8e:	2220      	movs	r2, #32
 8006e90:	189b      	adds	r3, r3, r2
 8006e92:	19db      	adds	r3, r3, r7
 8006e94:	2201      	movs	r2, #1
 8006e96:	701a      	strb	r2, [r3, #0]
 8006e98:	e057      	b.n	8006f4a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e9a:	231b      	movs	r3, #27
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	189b      	adds	r3, r3, r2
 8006ea0:	19db      	adds	r3, r3, r7
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d015      	beq.n	8006ed4 <UART_SetConfig+0x4d0>
 8006ea8:	dc18      	bgt.n	8006edc <UART_SetConfig+0x4d8>
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d00d      	beq.n	8006eca <UART_SetConfig+0x4c6>
 8006eae:	dc15      	bgt.n	8006edc <UART_SetConfig+0x4d8>
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d002      	beq.n	8006eba <UART_SetConfig+0x4b6>
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d005      	beq.n	8006ec4 <UART_SetConfig+0x4c0>
 8006eb8:	e010      	b.n	8006edc <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eba:	f7ff f8c5 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8006ebe:	0003      	movs	r3, r0
 8006ec0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ec2:	e014      	b.n	8006eee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8006f7c <UART_SetConfig+0x578>)
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ec8:	e011      	b.n	8006eee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eca:	f7ff f831 	bl	8005f30 <HAL_RCC_GetSysClockFreq>
 8006ece:	0003      	movs	r3, r0
 8006ed0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ed2:	e00c      	b.n	8006eee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ed4:	2380      	movs	r3, #128	@ 0x80
 8006ed6:	021b      	lsls	r3, r3, #8
 8006ed8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eda:	e008      	b.n	8006eee <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8006edc:	2300      	movs	r3, #0
 8006ede:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006ee0:	231a      	movs	r3, #26
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	189b      	adds	r3, r3, r2
 8006ee6:	19db      	adds	r3, r3, r7
 8006ee8:	2201      	movs	r2, #1
 8006eea:	701a      	strb	r2, [r3, #0]
        break;
 8006eec:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d02a      	beq.n	8006f4a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8006f78 <UART_SetConfig+0x574>)
 8006efa:	0052      	lsls	r2, r2, #1
 8006efc:	5ad3      	ldrh	r3, [r2, r3]
 8006efe:	0019      	movs	r1, r3
 8006f00:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006f02:	f7f9 f91b 	bl	800013c <__udivsi3>
 8006f06:	0003      	movs	r3, r0
 8006f08:	001a      	movs	r2, r3
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	085b      	lsrs	r3, r3, #1
 8006f10:	18d2      	adds	r2, r2, r3
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	0019      	movs	r1, r3
 8006f18:	0010      	movs	r0, r2
 8006f1a:	f7f9 f90f 	bl	800013c <__udivsi3>
 8006f1e:	0003      	movs	r3, r0
 8006f20:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f24:	2b0f      	cmp	r3, #15
 8006f26:	d90a      	bls.n	8006f3e <UART_SetConfig+0x53a>
 8006f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f2a:	2380      	movs	r3, #128	@ 0x80
 8006f2c:	025b      	lsls	r3, r3, #9
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d205      	bcs.n	8006f3e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	60da      	str	r2, [r3, #12]
 8006f3c:	e005      	b.n	8006f4a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006f3e:	231a      	movs	r3, #26
 8006f40:	2220      	movs	r2, #32
 8006f42:	189b      	adds	r3, r3, r2
 8006f44:	19db      	adds	r3, r3, r7
 8006f46:	2201      	movs	r2, #1
 8006f48:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4c:	226a      	movs	r2, #106	@ 0x6a
 8006f4e:	2101      	movs	r1, #1
 8006f50:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f54:	2268      	movs	r2, #104	@ 0x68
 8006f56:	2101      	movs	r1, #1
 8006f58:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f62:	2200      	movs	r2, #0
 8006f64:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006f66:	231a      	movs	r3, #26
 8006f68:	2220      	movs	r2, #32
 8006f6a:	189b      	adds	r3, r3, r2
 8006f6c:	19db      	adds	r3, r3, r7
 8006f6e:	781b      	ldrb	r3, [r3, #0]
}
 8006f70:	0018      	movs	r0, r3
 8006f72:	46bd      	mov	sp, r7
 8006f74:	b010      	add	sp, #64	@ 0x40
 8006f76:	bdb0      	pop	{r4, r5, r7, pc}
 8006f78:	0800a580 	.word	0x0800a580
 8006f7c:	00f42400 	.word	0x00f42400

08006f80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b082      	sub	sp, #8
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f8c:	2208      	movs	r2, #8
 8006f8e:	4013      	ands	r3, r2
 8006f90:	d00b      	beq.n	8006faa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	4a4a      	ldr	r2, [pc, #296]	@ (80070c4 <UART_AdvFeatureConfig+0x144>)
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	0019      	movs	r1, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	430a      	orrs	r2, r1
 8006fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fae:	2201      	movs	r2, #1
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	d00b      	beq.n	8006fcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	4a43      	ldr	r2, [pc, #268]	@ (80070c8 <UART_AdvFeatureConfig+0x148>)
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	0019      	movs	r1, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	d00b      	beq.n	8006fee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	4a3b      	ldr	r2, [pc, #236]	@ (80070cc <UART_AdvFeatureConfig+0x14c>)
 8006fde:	4013      	ands	r3, r2
 8006fe0:	0019      	movs	r1, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff2:	2204      	movs	r2, #4
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	d00b      	beq.n	8007010 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4a34      	ldr	r2, [pc, #208]	@ (80070d0 <UART_AdvFeatureConfig+0x150>)
 8007000:	4013      	ands	r3, r2
 8007002:	0019      	movs	r1, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007014:	2210      	movs	r2, #16
 8007016:	4013      	ands	r3, r2
 8007018:	d00b      	beq.n	8007032 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	4a2c      	ldr	r2, [pc, #176]	@ (80070d4 <UART_AdvFeatureConfig+0x154>)
 8007022:	4013      	ands	r3, r2
 8007024:	0019      	movs	r1, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	430a      	orrs	r2, r1
 8007030:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007036:	2220      	movs	r2, #32
 8007038:	4013      	ands	r3, r2
 800703a:	d00b      	beq.n	8007054 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	4a25      	ldr	r2, [pc, #148]	@ (80070d8 <UART_AdvFeatureConfig+0x158>)
 8007044:	4013      	ands	r3, r2
 8007046:	0019      	movs	r1, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007058:	2240      	movs	r2, #64	@ 0x40
 800705a:	4013      	ands	r3, r2
 800705c:	d01d      	beq.n	800709a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	4a1d      	ldr	r2, [pc, #116]	@ (80070dc <UART_AdvFeatureConfig+0x15c>)
 8007066:	4013      	ands	r3, r2
 8007068:	0019      	movs	r1, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800707a:	2380      	movs	r3, #128	@ 0x80
 800707c:	035b      	lsls	r3, r3, #13
 800707e:	429a      	cmp	r2, r3
 8007080:	d10b      	bne.n	800709a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	4a15      	ldr	r2, [pc, #84]	@ (80070e0 <UART_AdvFeatureConfig+0x160>)
 800708a:	4013      	ands	r3, r2
 800708c:	0019      	movs	r1, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	430a      	orrs	r2, r1
 8007098:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709e:	2280      	movs	r2, #128	@ 0x80
 80070a0:	4013      	ands	r3, r2
 80070a2:	d00b      	beq.n	80070bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	4a0e      	ldr	r2, [pc, #56]	@ (80070e4 <UART_AdvFeatureConfig+0x164>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	0019      	movs	r1, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	605a      	str	r2, [r3, #4]
  }
}
 80070bc:	46c0      	nop			@ (mov r8, r8)
 80070be:	46bd      	mov	sp, r7
 80070c0:	b002      	add	sp, #8
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	ffff7fff 	.word	0xffff7fff
 80070c8:	fffdffff 	.word	0xfffdffff
 80070cc:	fffeffff 	.word	0xfffeffff
 80070d0:	fffbffff 	.word	0xfffbffff
 80070d4:	ffffefff 	.word	0xffffefff
 80070d8:	ffffdfff 	.word	0xffffdfff
 80070dc:	ffefffff 	.word	0xffefffff
 80070e0:	ff9fffff 	.word	0xff9fffff
 80070e4:	fff7ffff 	.word	0xfff7ffff

080070e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b092      	sub	sp, #72	@ 0x48
 80070ec:	af02      	add	r7, sp, #8
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2290      	movs	r2, #144	@ 0x90
 80070f4:	2100      	movs	r1, #0
 80070f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070f8:	f7fc fd74 	bl	8003be4 <HAL_GetTick>
 80070fc:	0003      	movs	r3, r0
 80070fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2208      	movs	r2, #8
 8007108:	4013      	ands	r3, r2
 800710a:	2b08      	cmp	r3, #8
 800710c:	d12d      	bne.n	800716a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800710e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007110:	2280      	movs	r2, #128	@ 0x80
 8007112:	0391      	lsls	r1, r2, #14
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	4a47      	ldr	r2, [pc, #284]	@ (8007234 <UART_CheckIdleState+0x14c>)
 8007118:	9200      	str	r2, [sp, #0]
 800711a:	2200      	movs	r2, #0
 800711c:	f000 f88e 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 8007120:	1e03      	subs	r3, r0, #0
 8007122:	d022      	beq.n	800716a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007124:	f3ef 8310 	mrs	r3, PRIMASK
 8007128:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800712a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800712c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800712e:	2301      	movs	r3, #1
 8007130:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007134:	f383 8810 	msr	PRIMASK, r3
}
 8007138:	46c0      	nop			@ (mov r8, r8)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2180      	movs	r1, #128	@ 0x80
 8007146:	438a      	bics	r2, r1
 8007148:	601a      	str	r2, [r3, #0]
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007150:	f383 8810 	msr	PRIMASK, r3
}
 8007154:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2288      	movs	r2, #136	@ 0x88
 800715a:	2120      	movs	r1, #32
 800715c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2284      	movs	r2, #132	@ 0x84
 8007162:	2100      	movs	r1, #0
 8007164:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e060      	b.n	800722c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2204      	movs	r2, #4
 8007172:	4013      	ands	r3, r2
 8007174:	2b04      	cmp	r3, #4
 8007176:	d146      	bne.n	8007206 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800717a:	2280      	movs	r2, #128	@ 0x80
 800717c:	03d1      	lsls	r1, r2, #15
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	4a2c      	ldr	r2, [pc, #176]	@ (8007234 <UART_CheckIdleState+0x14c>)
 8007182:	9200      	str	r2, [sp, #0]
 8007184:	2200      	movs	r2, #0
 8007186:	f000 f859 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 800718a:	1e03      	subs	r3, r0, #0
 800718c:	d03b      	beq.n	8007206 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800718e:	f3ef 8310 	mrs	r3, PRIMASK
 8007192:	60fb      	str	r3, [r7, #12]
  return(result);
 8007194:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007196:	637b      	str	r3, [r7, #52]	@ 0x34
 8007198:	2301      	movs	r3, #1
 800719a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	f383 8810 	msr	PRIMASK, r3
}
 80071a2:	46c0      	nop			@ (mov r8, r8)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4922      	ldr	r1, [pc, #136]	@ (8007238 <UART_CheckIdleState+0x150>)
 80071b0:	400a      	ands	r2, r1
 80071b2:	601a      	str	r2, [r3, #0]
 80071b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	f383 8810 	msr	PRIMASK, r3
}
 80071be:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071c0:	f3ef 8310 	mrs	r3, PRIMASK
 80071c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80071c6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80071ca:	2301      	movs	r3, #1
 80071cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	f383 8810 	msr	PRIMASK, r3
}
 80071d4:	46c0      	nop			@ (mov r8, r8)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689a      	ldr	r2, [r3, #8]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2101      	movs	r1, #1
 80071e2:	438a      	bics	r2, r1
 80071e4:	609a      	str	r2, [r3, #8]
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	f383 8810 	msr	PRIMASK, r3
}
 80071f0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	228c      	movs	r2, #140	@ 0x8c
 80071f6:	2120      	movs	r1, #32
 80071f8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2284      	movs	r2, #132	@ 0x84
 80071fe:	2100      	movs	r1, #0
 8007200:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e012      	b.n	800722c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2288      	movs	r2, #136	@ 0x88
 800720a:	2120      	movs	r1, #32
 800720c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	228c      	movs	r2, #140	@ 0x8c
 8007212:	2120      	movs	r1, #32
 8007214:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2284      	movs	r2, #132	@ 0x84
 8007226:	2100      	movs	r1, #0
 8007228:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	0018      	movs	r0, r3
 800722e:	46bd      	mov	sp, r7
 8007230:	b010      	add	sp, #64	@ 0x40
 8007232:	bd80      	pop	{r7, pc}
 8007234:	01ffffff 	.word	0x01ffffff
 8007238:	fffffedf 	.word	0xfffffedf

0800723c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	603b      	str	r3, [r7, #0]
 8007248:	1dfb      	adds	r3, r7, #7
 800724a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800724c:	e051      	b.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	3301      	adds	r3, #1
 8007252:	d04e      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007254:	f7fc fcc6 	bl	8003be4 <HAL_GetTick>
 8007258:	0002      	movs	r2, r0
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	429a      	cmp	r2, r3
 8007262:	d302      	bcc.n	800726a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e051      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2204      	movs	r2, #4
 8007276:	4013      	ands	r3, r2
 8007278:	d03b      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b80      	cmp	r3, #128	@ 0x80
 800727e:	d038      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2b40      	cmp	r3, #64	@ 0x40
 8007284:	d035      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	2208      	movs	r2, #8
 800728e:	4013      	ands	r3, r2
 8007290:	2b08      	cmp	r3, #8
 8007292:	d111      	bne.n	80072b8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2208      	movs	r2, #8
 800729a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	0018      	movs	r0, r3
 80072a0:	f000 f83c 	bl	800731c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2290      	movs	r2, #144	@ 0x90
 80072a8:	2108      	movs	r1, #8
 80072aa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2284      	movs	r2, #132	@ 0x84
 80072b0:	2100      	movs	r1, #0
 80072b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e02c      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	69da      	ldr	r2, [r3, #28]
 80072be:	2380      	movs	r3, #128	@ 0x80
 80072c0:	011b      	lsls	r3, r3, #4
 80072c2:	401a      	ands	r2, r3
 80072c4:	2380      	movs	r3, #128	@ 0x80
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d112      	bne.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2280      	movs	r2, #128	@ 0x80
 80072d2:	0112      	lsls	r2, r2, #4
 80072d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	0018      	movs	r0, r3
 80072da:	f000 f81f 	bl	800731c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2290      	movs	r2, #144	@ 0x90
 80072e2:	2120      	movs	r1, #32
 80072e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2284      	movs	r2, #132	@ 0x84
 80072ea:	2100      	movs	r1, #0
 80072ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e00f      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	4013      	ands	r3, r2
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	425a      	negs	r2, r3
 8007302:	4153      	adcs	r3, r2
 8007304:	b2db      	uxtb	r3, r3
 8007306:	001a      	movs	r2, r3
 8007308:	1dfb      	adds	r3, r7, #7
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d09e      	beq.n	800724e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	0018      	movs	r0, r3
 8007314:	46bd      	mov	sp, r7
 8007316:	b004      	add	sp, #16
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b08e      	sub	sp, #56	@ 0x38
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007324:	f3ef 8310 	mrs	r3, PRIMASK
 8007328:	617b      	str	r3, [r7, #20]
  return(result);
 800732a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800732c:	637b      	str	r3, [r7, #52]	@ 0x34
 800732e:	2301      	movs	r3, #1
 8007330:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	f383 8810 	msr	PRIMASK, r3
}
 8007338:	46c0      	nop			@ (mov r8, r8)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4926      	ldr	r1, [pc, #152]	@ (80073e0 <UART_EndRxTransfer+0xc4>)
 8007346:	400a      	ands	r2, r1
 8007348:	601a      	str	r2, [r3, #0]
 800734a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800734c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	f383 8810 	msr	PRIMASK, r3
}
 8007354:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007356:	f3ef 8310 	mrs	r3, PRIMASK
 800735a:	623b      	str	r3, [r7, #32]
  return(result);
 800735c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800735e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007360:	2301      	movs	r3, #1
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007366:	f383 8810 	msr	PRIMASK, r3
}
 800736a:	46c0      	nop			@ (mov r8, r8)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	491b      	ldr	r1, [pc, #108]	@ (80073e4 <UART_EndRxTransfer+0xc8>)
 8007378:	400a      	ands	r2, r1
 800737a:	609a      	str	r2, [r3, #8]
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007382:	f383 8810 	msr	PRIMASK, r3
}
 8007386:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800738c:	2b01      	cmp	r3, #1
 800738e:	d118      	bne.n	80073c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007390:	f3ef 8310 	mrs	r3, PRIMASK
 8007394:	60bb      	str	r3, [r7, #8]
  return(result);
 8007396:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800739a:	2301      	movs	r3, #1
 800739c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f383 8810 	msr	PRIMASK, r3
}
 80073a4:	46c0      	nop			@ (mov r8, r8)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2110      	movs	r1, #16
 80073b2:	438a      	bics	r2, r1
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	f383 8810 	msr	PRIMASK, r3
}
 80073c0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	228c      	movs	r2, #140	@ 0x8c
 80073c6:	2120      	movs	r1, #32
 80073c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073d6:	46c0      	nop			@ (mov r8, r8)
 80073d8:	46bd      	mov	sp, r7
 80073da:	b00e      	add	sp, #56	@ 0x38
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	46c0      	nop			@ (mov r8, r8)
 80073e0:	fffffedf 	.word	0xfffffedf
 80073e4:	effffffe 	.word	0xeffffffe

080073e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2284      	movs	r2, #132	@ 0x84
 80073f4:	5c9b      	ldrb	r3, [r3, r2]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d101      	bne.n	80073fe <HAL_UARTEx_DisableFifoMode+0x16>
 80073fa:	2302      	movs	r3, #2
 80073fc:	e027      	b.n	800744e <HAL_UARTEx_DisableFifoMode+0x66>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2284      	movs	r2, #132	@ 0x84
 8007402:	2101      	movs	r1, #1
 8007404:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2288      	movs	r2, #136	@ 0x88
 800740a:	2124      	movs	r1, #36	@ 0x24
 800740c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2101      	movs	r1, #1
 8007422:	438a      	bics	r2, r1
 8007424:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4a0b      	ldr	r2, [pc, #44]	@ (8007458 <HAL_UARTEx_DisableFifoMode+0x70>)
 800742a:	4013      	ands	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2288      	movs	r2, #136	@ 0x88
 8007440:	2120      	movs	r1, #32
 8007442:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2284      	movs	r2, #132	@ 0x84
 8007448:	2100      	movs	r1, #0
 800744a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	0018      	movs	r0, r3
 8007450:	46bd      	mov	sp, r7
 8007452:	b004      	add	sp, #16
 8007454:	bd80      	pop	{r7, pc}
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	dfffffff 	.word	0xdfffffff

0800745c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2284      	movs	r2, #132	@ 0x84
 800746a:	5c9b      	ldrb	r3, [r3, r2]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007470:	2302      	movs	r3, #2
 8007472:	e02e      	b.n	80074d2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2284      	movs	r2, #132	@ 0x84
 8007478:	2101      	movs	r1, #1
 800747a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2288      	movs	r2, #136	@ 0x88
 8007480:	2124      	movs	r1, #36	@ 0x24
 8007482:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2101      	movs	r1, #1
 8007498:	438a      	bics	r2, r1
 800749a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	00db      	lsls	r3, r3, #3
 80074a4:	08d9      	lsrs	r1, r3, #3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	683a      	ldr	r2, [r7, #0]
 80074ac:	430a      	orrs	r2, r1
 80074ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	0018      	movs	r0, r3
 80074b4:	f000 f854 	bl	8007560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2288      	movs	r2, #136	@ 0x88
 80074c4:	2120      	movs	r1, #32
 80074c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2284      	movs	r2, #132	@ 0x84
 80074cc:	2100      	movs	r1, #0
 80074ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	0018      	movs	r0, r3
 80074d4:	46bd      	mov	sp, r7
 80074d6:	b004      	add	sp, #16
 80074d8:	bd80      	pop	{r7, pc}
	...

080074dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2284      	movs	r2, #132	@ 0x84
 80074ea:	5c9b      	ldrb	r3, [r3, r2]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d101      	bne.n	80074f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80074f0:	2302      	movs	r3, #2
 80074f2:	e02f      	b.n	8007554 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2284      	movs	r2, #132	@ 0x84
 80074f8:	2101      	movs	r1, #1
 80074fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2288      	movs	r2, #136	@ 0x88
 8007500:	2124      	movs	r1, #36	@ 0x24
 8007502:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2101      	movs	r1, #1
 8007518:	438a      	bics	r2, r1
 800751a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	4a0e      	ldr	r2, [pc, #56]	@ (800755c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007524:	4013      	ands	r3, r2
 8007526:	0019      	movs	r1, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	683a      	ldr	r2, [r7, #0]
 800752e:	430a      	orrs	r2, r1
 8007530:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	0018      	movs	r0, r3
 8007536:	f000 f813 	bl	8007560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2288      	movs	r2, #136	@ 0x88
 8007546:	2120      	movs	r1, #32
 8007548:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2284      	movs	r2, #132	@ 0x84
 800754e:	2100      	movs	r1, #0
 8007550:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007552:	2300      	movs	r3, #0
}
 8007554:	0018      	movs	r0, r3
 8007556:	46bd      	mov	sp, r7
 8007558:	b004      	add	sp, #16
 800755a:	bd80      	pop	{r7, pc}
 800755c:	f1ffffff 	.word	0xf1ffffff

08007560 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800756c:	2b00      	cmp	r3, #0
 800756e:	d108      	bne.n	8007582 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	226a      	movs	r2, #106	@ 0x6a
 8007574:	2101      	movs	r1, #1
 8007576:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2268      	movs	r2, #104	@ 0x68
 800757c:	2101      	movs	r1, #1
 800757e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007580:	e043      	b.n	800760a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007582:	260f      	movs	r6, #15
 8007584:	19bb      	adds	r3, r7, r6
 8007586:	2208      	movs	r2, #8
 8007588:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800758a:	200e      	movs	r0, #14
 800758c:	183b      	adds	r3, r7, r0
 800758e:	2208      	movs	r2, #8
 8007590:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	0e5b      	lsrs	r3, r3, #25
 800759a:	b2da      	uxtb	r2, r3
 800759c:	240d      	movs	r4, #13
 800759e:	193b      	adds	r3, r7, r4
 80075a0:	2107      	movs	r1, #7
 80075a2:	400a      	ands	r2, r1
 80075a4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	0f5b      	lsrs	r3, r3, #29
 80075ae:	b2da      	uxtb	r2, r3
 80075b0:	250c      	movs	r5, #12
 80075b2:	197b      	adds	r3, r7, r5
 80075b4:	2107      	movs	r1, #7
 80075b6:	400a      	ands	r2, r1
 80075b8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075ba:	183b      	adds	r3, r7, r0
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	197a      	adds	r2, r7, r5
 80075c0:	7812      	ldrb	r2, [r2, #0]
 80075c2:	4914      	ldr	r1, [pc, #80]	@ (8007614 <UARTEx_SetNbDataToProcess+0xb4>)
 80075c4:	5c8a      	ldrb	r2, [r1, r2]
 80075c6:	435a      	muls	r2, r3
 80075c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80075ca:	197b      	adds	r3, r7, r5
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	4a12      	ldr	r2, [pc, #72]	@ (8007618 <UARTEx_SetNbDataToProcess+0xb8>)
 80075d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075d2:	0019      	movs	r1, r3
 80075d4:	f7f8 fe3c 	bl	8000250 <__divsi3>
 80075d8:	0003      	movs	r3, r0
 80075da:	b299      	uxth	r1, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	226a      	movs	r2, #106	@ 0x6a
 80075e0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075e2:	19bb      	adds	r3, r7, r6
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	193a      	adds	r2, r7, r4
 80075e8:	7812      	ldrb	r2, [r2, #0]
 80075ea:	490a      	ldr	r1, [pc, #40]	@ (8007614 <UARTEx_SetNbDataToProcess+0xb4>)
 80075ec:	5c8a      	ldrb	r2, [r1, r2]
 80075ee:	435a      	muls	r2, r3
 80075f0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80075f2:	193b      	adds	r3, r7, r4
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	4a08      	ldr	r2, [pc, #32]	@ (8007618 <UARTEx_SetNbDataToProcess+0xb8>)
 80075f8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075fa:	0019      	movs	r1, r3
 80075fc:	f7f8 fe28 	bl	8000250 <__divsi3>
 8007600:	0003      	movs	r3, r0
 8007602:	b299      	uxth	r1, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2268      	movs	r2, #104	@ 0x68
 8007608:	5299      	strh	r1, [r3, r2]
}
 800760a:	46c0      	nop			@ (mov r8, r8)
 800760c:	46bd      	mov	sp, r7
 800760e:	b005      	add	sp, #20
 8007610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007612:	46c0      	nop			@ (mov r8, r8)
 8007614:	0800a598 	.word	0x0800a598
 8007618:	0800a5a0 	.word	0x0800a5a0

0800761c <__cvt>:
 800761c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800761e:	001f      	movs	r7, r3
 8007620:	2300      	movs	r3, #0
 8007622:	0016      	movs	r6, r2
 8007624:	b08b      	sub	sp, #44	@ 0x2c
 8007626:	429f      	cmp	r7, r3
 8007628:	da04      	bge.n	8007634 <__cvt+0x18>
 800762a:	2180      	movs	r1, #128	@ 0x80
 800762c:	0609      	lsls	r1, r1, #24
 800762e:	187b      	adds	r3, r7, r1
 8007630:	001f      	movs	r7, r3
 8007632:	232d      	movs	r3, #45	@ 0x2d
 8007634:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007636:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007638:	7013      	strb	r3, [r2, #0]
 800763a:	2320      	movs	r3, #32
 800763c:	2203      	movs	r2, #3
 800763e:	439d      	bics	r5, r3
 8007640:	2d46      	cmp	r5, #70	@ 0x46
 8007642:	d007      	beq.n	8007654 <__cvt+0x38>
 8007644:	002b      	movs	r3, r5
 8007646:	3b45      	subs	r3, #69	@ 0x45
 8007648:	4259      	negs	r1, r3
 800764a:	414b      	adcs	r3, r1
 800764c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800764e:	3a01      	subs	r2, #1
 8007650:	18cb      	adds	r3, r1, r3
 8007652:	9310      	str	r3, [sp, #64]	@ 0x40
 8007654:	ab09      	add	r3, sp, #36	@ 0x24
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	ab08      	add	r3, sp, #32
 800765a:	9303      	str	r3, [sp, #12]
 800765c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800765e:	9200      	str	r2, [sp, #0]
 8007660:	9302      	str	r3, [sp, #8]
 8007662:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007664:	0032      	movs	r2, r6
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	003b      	movs	r3, r7
 800766a:	f000 fe81 	bl	8008370 <_dtoa_r>
 800766e:	0004      	movs	r4, r0
 8007670:	2d47      	cmp	r5, #71	@ 0x47
 8007672:	d11b      	bne.n	80076ac <__cvt+0x90>
 8007674:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007676:	07db      	lsls	r3, r3, #31
 8007678:	d511      	bpl.n	800769e <__cvt+0x82>
 800767a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800767c:	18c3      	adds	r3, r0, r3
 800767e:	9307      	str	r3, [sp, #28]
 8007680:	2200      	movs	r2, #0
 8007682:	2300      	movs	r3, #0
 8007684:	0030      	movs	r0, r6
 8007686:	0039      	movs	r1, r7
 8007688:	f7f8 fede 	bl	8000448 <__aeabi_dcmpeq>
 800768c:	2800      	cmp	r0, #0
 800768e:	d001      	beq.n	8007694 <__cvt+0x78>
 8007690:	9b07      	ldr	r3, [sp, #28]
 8007692:	9309      	str	r3, [sp, #36]	@ 0x24
 8007694:	2230      	movs	r2, #48	@ 0x30
 8007696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007698:	9907      	ldr	r1, [sp, #28]
 800769a:	428b      	cmp	r3, r1
 800769c:	d320      	bcc.n	80076e0 <__cvt+0xc4>
 800769e:	0020      	movs	r0, r4
 80076a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80076a4:	1b1b      	subs	r3, r3, r4
 80076a6:	6013      	str	r3, [r2, #0]
 80076a8:	b00b      	add	sp, #44	@ 0x2c
 80076aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80076ae:	18c3      	adds	r3, r0, r3
 80076b0:	9307      	str	r3, [sp, #28]
 80076b2:	2d46      	cmp	r5, #70	@ 0x46
 80076b4:	d1e4      	bne.n	8007680 <__cvt+0x64>
 80076b6:	7803      	ldrb	r3, [r0, #0]
 80076b8:	2b30      	cmp	r3, #48	@ 0x30
 80076ba:	d10c      	bne.n	80076d6 <__cvt+0xba>
 80076bc:	2200      	movs	r2, #0
 80076be:	2300      	movs	r3, #0
 80076c0:	0030      	movs	r0, r6
 80076c2:	0039      	movs	r1, r7
 80076c4:	f7f8 fec0 	bl	8000448 <__aeabi_dcmpeq>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d104      	bne.n	80076d6 <__cvt+0xba>
 80076cc:	2301      	movs	r3, #1
 80076ce:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80076d0:	1a9b      	subs	r3, r3, r2
 80076d2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076d4:	6013      	str	r3, [r2, #0]
 80076d6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80076d8:	9a07      	ldr	r2, [sp, #28]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	18d3      	adds	r3, r2, r3
 80076de:	e7ce      	b.n	800767e <__cvt+0x62>
 80076e0:	1c59      	adds	r1, r3, #1
 80076e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80076e4:	701a      	strb	r2, [r3, #0]
 80076e6:	e7d6      	b.n	8007696 <__cvt+0x7a>

080076e8 <__exponent>:
 80076e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076ea:	232b      	movs	r3, #43	@ 0x2b
 80076ec:	b085      	sub	sp, #20
 80076ee:	0005      	movs	r5, r0
 80076f0:	1e0c      	subs	r4, r1, #0
 80076f2:	7002      	strb	r2, [r0, #0]
 80076f4:	da01      	bge.n	80076fa <__exponent+0x12>
 80076f6:	424c      	negs	r4, r1
 80076f8:	3302      	adds	r3, #2
 80076fa:	706b      	strb	r3, [r5, #1]
 80076fc:	2c09      	cmp	r4, #9
 80076fe:	dd2c      	ble.n	800775a <__exponent+0x72>
 8007700:	ab02      	add	r3, sp, #8
 8007702:	1dde      	adds	r6, r3, #7
 8007704:	0020      	movs	r0, r4
 8007706:	210a      	movs	r1, #10
 8007708:	f7f8 fe88 	bl	800041c <__aeabi_idivmod>
 800770c:	0037      	movs	r7, r6
 800770e:	3130      	adds	r1, #48	@ 0x30
 8007710:	3e01      	subs	r6, #1
 8007712:	0020      	movs	r0, r4
 8007714:	7031      	strb	r1, [r6, #0]
 8007716:	210a      	movs	r1, #10
 8007718:	9401      	str	r4, [sp, #4]
 800771a:	f7f8 fd99 	bl	8000250 <__divsi3>
 800771e:	9b01      	ldr	r3, [sp, #4]
 8007720:	0004      	movs	r4, r0
 8007722:	2b63      	cmp	r3, #99	@ 0x63
 8007724:	dcee      	bgt.n	8007704 <__exponent+0x1c>
 8007726:	1eba      	subs	r2, r7, #2
 8007728:	1ca8      	adds	r0, r5, #2
 800772a:	0001      	movs	r1, r0
 800772c:	0013      	movs	r3, r2
 800772e:	3430      	adds	r4, #48	@ 0x30
 8007730:	7014      	strb	r4, [r2, #0]
 8007732:	ac02      	add	r4, sp, #8
 8007734:	3407      	adds	r4, #7
 8007736:	429c      	cmp	r4, r3
 8007738:	d80a      	bhi.n	8007750 <__exponent+0x68>
 800773a:	2300      	movs	r3, #0
 800773c:	4294      	cmp	r4, r2
 800773e:	d303      	bcc.n	8007748 <__exponent+0x60>
 8007740:	3309      	adds	r3, #9
 8007742:	aa02      	add	r2, sp, #8
 8007744:	189b      	adds	r3, r3, r2
 8007746:	1bdb      	subs	r3, r3, r7
 8007748:	18c0      	adds	r0, r0, r3
 800774a:	1b40      	subs	r0, r0, r5
 800774c:	b005      	add	sp, #20
 800774e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007750:	781c      	ldrb	r4, [r3, #0]
 8007752:	3301      	adds	r3, #1
 8007754:	700c      	strb	r4, [r1, #0]
 8007756:	3101      	adds	r1, #1
 8007758:	e7eb      	b.n	8007732 <__exponent+0x4a>
 800775a:	2330      	movs	r3, #48	@ 0x30
 800775c:	18e4      	adds	r4, r4, r3
 800775e:	70ab      	strb	r3, [r5, #2]
 8007760:	1d28      	adds	r0, r5, #4
 8007762:	70ec      	strb	r4, [r5, #3]
 8007764:	e7f1      	b.n	800774a <__exponent+0x62>
	...

08007768 <_printf_float>:
 8007768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800776a:	b097      	sub	sp, #92	@ 0x5c
 800776c:	000d      	movs	r5, r1
 800776e:	920a      	str	r2, [sp, #40]	@ 0x28
 8007770:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8007772:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007774:	9009      	str	r0, [sp, #36]	@ 0x24
 8007776:	f000 fceb 	bl	8008150 <_localeconv_r>
 800777a:	6803      	ldr	r3, [r0, #0]
 800777c:	0018      	movs	r0, r3
 800777e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007780:	f7f8 fcc0 	bl	8000104 <strlen>
 8007784:	2300      	movs	r3, #0
 8007786:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007788:	9314      	str	r3, [sp, #80]	@ 0x50
 800778a:	7e2b      	ldrb	r3, [r5, #24]
 800778c:	2207      	movs	r2, #7
 800778e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007790:	682b      	ldr	r3, [r5, #0]
 8007792:	930e      	str	r3, [sp, #56]	@ 0x38
 8007794:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	05c9      	lsls	r1, r1, #23
 800779a:	d545      	bpl.n	8007828 <_printf_float+0xc0>
 800779c:	189b      	adds	r3, r3, r2
 800779e:	4393      	bics	r3, r2
 80077a0:	001a      	movs	r2, r3
 80077a2:	3208      	adds	r2, #8
 80077a4:	6022      	str	r2, [r4, #0]
 80077a6:	2201      	movs	r2, #1
 80077a8:	681e      	ldr	r6, [r3, #0]
 80077aa:	685f      	ldr	r7, [r3, #4]
 80077ac:	007b      	lsls	r3, r7, #1
 80077ae:	085b      	lsrs	r3, r3, #1
 80077b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80077b2:	9610      	str	r6, [sp, #64]	@ 0x40
 80077b4:	64ae      	str	r6, [r5, #72]	@ 0x48
 80077b6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80077b8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80077ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80077bc:	4ba7      	ldr	r3, [pc, #668]	@ (8007a5c <_printf_float+0x2f4>)
 80077be:	4252      	negs	r2, r2
 80077c0:	f7fa ffb2 	bl	8002728 <__aeabi_dcmpun>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d131      	bne.n	800782c <_printf_float+0xc4>
 80077c8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80077ca:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80077cc:	2201      	movs	r2, #1
 80077ce:	4ba3      	ldr	r3, [pc, #652]	@ (8007a5c <_printf_float+0x2f4>)
 80077d0:	4252      	negs	r2, r2
 80077d2:	f7f8 fe49 	bl	8000468 <__aeabi_dcmple>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	d128      	bne.n	800782c <_printf_float+0xc4>
 80077da:	2200      	movs	r2, #0
 80077dc:	2300      	movs	r3, #0
 80077de:	0030      	movs	r0, r6
 80077e0:	0039      	movs	r1, r7
 80077e2:	f7f8 fe37 	bl	8000454 <__aeabi_dcmplt>
 80077e6:	2800      	cmp	r0, #0
 80077e8:	d003      	beq.n	80077f2 <_printf_float+0x8a>
 80077ea:	002b      	movs	r3, r5
 80077ec:	222d      	movs	r2, #45	@ 0x2d
 80077ee:	3343      	adds	r3, #67	@ 0x43
 80077f0:	701a      	strb	r2, [r3, #0]
 80077f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80077f4:	4f9a      	ldr	r7, [pc, #616]	@ (8007a60 <_printf_float+0x2f8>)
 80077f6:	2b47      	cmp	r3, #71	@ 0x47
 80077f8:	d800      	bhi.n	80077fc <_printf_float+0x94>
 80077fa:	4f9a      	ldr	r7, [pc, #616]	@ (8007a64 <_printf_float+0x2fc>)
 80077fc:	2303      	movs	r3, #3
 80077fe:	2400      	movs	r4, #0
 8007800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007802:	612b      	str	r3, [r5, #16]
 8007804:	3301      	adds	r3, #1
 8007806:	439a      	bics	r2, r3
 8007808:	602a      	str	r2, [r5, #0]
 800780a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800780c:	0029      	movs	r1, r5
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007812:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007814:	aa15      	add	r2, sp, #84	@ 0x54
 8007816:	f000 f9e5 	bl	8007be4 <_printf_common>
 800781a:	3001      	adds	r0, #1
 800781c:	d000      	beq.n	8007820 <_printf_float+0xb8>
 800781e:	e09e      	b.n	800795e <_printf_float+0x1f6>
 8007820:	2001      	movs	r0, #1
 8007822:	4240      	negs	r0, r0
 8007824:	b017      	add	sp, #92	@ 0x5c
 8007826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007828:	3307      	adds	r3, #7
 800782a:	e7b8      	b.n	800779e <_printf_float+0x36>
 800782c:	0032      	movs	r2, r6
 800782e:	003b      	movs	r3, r7
 8007830:	0030      	movs	r0, r6
 8007832:	0039      	movs	r1, r7
 8007834:	f7fa ff78 	bl	8002728 <__aeabi_dcmpun>
 8007838:	2800      	cmp	r0, #0
 800783a:	d00b      	beq.n	8007854 <_printf_float+0xec>
 800783c:	2f00      	cmp	r7, #0
 800783e:	da03      	bge.n	8007848 <_printf_float+0xe0>
 8007840:	002b      	movs	r3, r5
 8007842:	222d      	movs	r2, #45	@ 0x2d
 8007844:	3343      	adds	r3, #67	@ 0x43
 8007846:	701a      	strb	r2, [r3, #0]
 8007848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800784a:	4f87      	ldr	r7, [pc, #540]	@ (8007a68 <_printf_float+0x300>)
 800784c:	2b47      	cmp	r3, #71	@ 0x47
 800784e:	d8d5      	bhi.n	80077fc <_printf_float+0x94>
 8007850:	4f86      	ldr	r7, [pc, #536]	@ (8007a6c <_printf_float+0x304>)
 8007852:	e7d3      	b.n	80077fc <_printf_float+0x94>
 8007854:	2220      	movs	r2, #32
 8007856:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007858:	686b      	ldr	r3, [r5, #4]
 800785a:	4394      	bics	r4, r2
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	d146      	bne.n	80078ee <_printf_float+0x186>
 8007860:	3307      	adds	r3, #7
 8007862:	606b      	str	r3, [r5, #4]
 8007864:	2380      	movs	r3, #128	@ 0x80
 8007866:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007868:	00db      	lsls	r3, r3, #3
 800786a:	4313      	orrs	r3, r2
 800786c:	2200      	movs	r2, #0
 800786e:	602b      	str	r3, [r5, #0]
 8007870:	9206      	str	r2, [sp, #24]
 8007872:	aa14      	add	r2, sp, #80	@ 0x50
 8007874:	9205      	str	r2, [sp, #20]
 8007876:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007878:	a90a      	add	r1, sp, #40	@ 0x28
 800787a:	9204      	str	r2, [sp, #16]
 800787c:	aa13      	add	r2, sp, #76	@ 0x4c
 800787e:	9203      	str	r2, [sp, #12]
 8007880:	2223      	movs	r2, #35	@ 0x23
 8007882:	1852      	adds	r2, r2, r1
 8007884:	9202      	str	r2, [sp, #8]
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	686b      	ldr	r3, [r5, #4]
 800788a:	0032      	movs	r2, r6
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007890:	003b      	movs	r3, r7
 8007892:	f7ff fec3 	bl	800761c <__cvt>
 8007896:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007898:	0007      	movs	r7, r0
 800789a:	2c47      	cmp	r4, #71	@ 0x47
 800789c:	d12d      	bne.n	80078fa <_printf_float+0x192>
 800789e:	1cd3      	adds	r3, r2, #3
 80078a0:	db02      	blt.n	80078a8 <_printf_float+0x140>
 80078a2:	686b      	ldr	r3, [r5, #4]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	dd47      	ble.n	8007938 <_printf_float+0x1d0>
 80078a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078aa:	3b02      	subs	r3, #2
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80078b0:	0028      	movs	r0, r5
 80078b2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80078b4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80078b6:	3901      	subs	r1, #1
 80078b8:	3050      	adds	r0, #80	@ 0x50
 80078ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 80078bc:	f7ff ff14 	bl	80076e8 <__exponent>
 80078c0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80078c2:	0004      	movs	r4, r0
 80078c4:	1813      	adds	r3, r2, r0
 80078c6:	612b      	str	r3, [r5, #16]
 80078c8:	2a01      	cmp	r2, #1
 80078ca:	dc02      	bgt.n	80078d2 <_printf_float+0x16a>
 80078cc:	682a      	ldr	r2, [r5, #0]
 80078ce:	07d2      	lsls	r2, r2, #31
 80078d0:	d501      	bpl.n	80078d6 <_printf_float+0x16e>
 80078d2:	3301      	adds	r3, #1
 80078d4:	612b      	str	r3, [r5, #16]
 80078d6:	2323      	movs	r3, #35	@ 0x23
 80078d8:	aa0a      	add	r2, sp, #40	@ 0x28
 80078da:	189b      	adds	r3, r3, r2
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d100      	bne.n	80078e4 <_printf_float+0x17c>
 80078e2:	e792      	b.n	800780a <_printf_float+0xa2>
 80078e4:	002b      	movs	r3, r5
 80078e6:	222d      	movs	r2, #45	@ 0x2d
 80078e8:	3343      	adds	r3, #67	@ 0x43
 80078ea:	701a      	strb	r2, [r3, #0]
 80078ec:	e78d      	b.n	800780a <_printf_float+0xa2>
 80078ee:	2c47      	cmp	r4, #71	@ 0x47
 80078f0:	d1b8      	bne.n	8007864 <_printf_float+0xfc>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1b6      	bne.n	8007864 <_printf_float+0xfc>
 80078f6:	3301      	adds	r3, #1
 80078f8:	e7b3      	b.n	8007862 <_printf_float+0xfa>
 80078fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078fc:	2b65      	cmp	r3, #101	@ 0x65
 80078fe:	d9d7      	bls.n	80078b0 <_printf_float+0x148>
 8007900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007902:	2b66      	cmp	r3, #102	@ 0x66
 8007904:	d11a      	bne.n	800793c <_printf_float+0x1d4>
 8007906:	686b      	ldr	r3, [r5, #4]
 8007908:	2a00      	cmp	r2, #0
 800790a:	dd09      	ble.n	8007920 <_printf_float+0x1b8>
 800790c:	612a      	str	r2, [r5, #16]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d102      	bne.n	8007918 <_printf_float+0x1b0>
 8007912:	6829      	ldr	r1, [r5, #0]
 8007914:	07c9      	lsls	r1, r1, #31
 8007916:	d50b      	bpl.n	8007930 <_printf_float+0x1c8>
 8007918:	3301      	adds	r3, #1
 800791a:	189b      	adds	r3, r3, r2
 800791c:	612b      	str	r3, [r5, #16]
 800791e:	e007      	b.n	8007930 <_printf_float+0x1c8>
 8007920:	2b00      	cmp	r3, #0
 8007922:	d103      	bne.n	800792c <_printf_float+0x1c4>
 8007924:	2201      	movs	r2, #1
 8007926:	6829      	ldr	r1, [r5, #0]
 8007928:	4211      	tst	r1, r2
 800792a:	d000      	beq.n	800792e <_printf_float+0x1c6>
 800792c:	1c9a      	adds	r2, r3, #2
 800792e:	612a      	str	r2, [r5, #16]
 8007930:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007932:	2400      	movs	r4, #0
 8007934:	65ab      	str	r3, [r5, #88]	@ 0x58
 8007936:	e7ce      	b.n	80078d6 <_printf_float+0x16e>
 8007938:	2367      	movs	r3, #103	@ 0x67
 800793a:	930c      	str	r3, [sp, #48]	@ 0x30
 800793c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800793e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007940:	4299      	cmp	r1, r3
 8007942:	db06      	blt.n	8007952 <_printf_float+0x1ea>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	6129      	str	r1, [r5, #16]
 8007948:	07db      	lsls	r3, r3, #31
 800794a:	d5f1      	bpl.n	8007930 <_printf_float+0x1c8>
 800794c:	3101      	adds	r1, #1
 800794e:	6129      	str	r1, [r5, #16]
 8007950:	e7ee      	b.n	8007930 <_printf_float+0x1c8>
 8007952:	2201      	movs	r2, #1
 8007954:	2900      	cmp	r1, #0
 8007956:	dce0      	bgt.n	800791a <_printf_float+0x1b2>
 8007958:	1892      	adds	r2, r2, r2
 800795a:	1a52      	subs	r2, r2, r1
 800795c:	e7dd      	b.n	800791a <_printf_float+0x1b2>
 800795e:	682a      	ldr	r2, [r5, #0]
 8007960:	0553      	lsls	r3, r2, #21
 8007962:	d408      	bmi.n	8007976 <_printf_float+0x20e>
 8007964:	692b      	ldr	r3, [r5, #16]
 8007966:	003a      	movs	r2, r7
 8007968:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800796a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800796c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800796e:	47a0      	blx	r4
 8007970:	3001      	adds	r0, #1
 8007972:	d129      	bne.n	80079c8 <_printf_float+0x260>
 8007974:	e754      	b.n	8007820 <_printf_float+0xb8>
 8007976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007978:	2b65      	cmp	r3, #101	@ 0x65
 800797a:	d800      	bhi.n	800797e <_printf_float+0x216>
 800797c:	e0db      	b.n	8007b36 <_printf_float+0x3ce>
 800797e:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007980:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007982:	2200      	movs	r2, #0
 8007984:	2300      	movs	r3, #0
 8007986:	f7f8 fd5f 	bl	8000448 <__aeabi_dcmpeq>
 800798a:	2800      	cmp	r0, #0
 800798c:	d033      	beq.n	80079f6 <_printf_float+0x28e>
 800798e:	2301      	movs	r3, #1
 8007990:	4a37      	ldr	r2, [pc, #220]	@ (8007a70 <_printf_float+0x308>)
 8007992:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007994:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007996:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007998:	47a0      	blx	r4
 800799a:	3001      	adds	r0, #1
 800799c:	d100      	bne.n	80079a0 <_printf_float+0x238>
 800799e:	e73f      	b.n	8007820 <_printf_float+0xb8>
 80079a0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80079a2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079a4:	42b3      	cmp	r3, r6
 80079a6:	db02      	blt.n	80079ae <_printf_float+0x246>
 80079a8:	682b      	ldr	r3, [r5, #0]
 80079aa:	07db      	lsls	r3, r3, #31
 80079ac:	d50c      	bpl.n	80079c8 <_printf_float+0x260>
 80079ae:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80079b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079b2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079b8:	47a0      	blx	r4
 80079ba:	2400      	movs	r4, #0
 80079bc:	3001      	adds	r0, #1
 80079be:	d100      	bne.n	80079c2 <_printf_float+0x25a>
 80079c0:	e72e      	b.n	8007820 <_printf_float+0xb8>
 80079c2:	1e73      	subs	r3, r6, #1
 80079c4:	42a3      	cmp	r3, r4
 80079c6:	dc0a      	bgt.n	80079de <_printf_float+0x276>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	079b      	lsls	r3, r3, #30
 80079cc:	d500      	bpl.n	80079d0 <_printf_float+0x268>
 80079ce:	e106      	b.n	8007bde <_printf_float+0x476>
 80079d0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80079d2:	68e8      	ldr	r0, [r5, #12]
 80079d4:	4298      	cmp	r0, r3
 80079d6:	db00      	blt.n	80079da <_printf_float+0x272>
 80079d8:	e724      	b.n	8007824 <_printf_float+0xbc>
 80079da:	0018      	movs	r0, r3
 80079dc:	e722      	b.n	8007824 <_printf_float+0xbc>
 80079de:	002a      	movs	r2, r5
 80079e0:	2301      	movs	r3, #1
 80079e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80079e8:	321a      	adds	r2, #26
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	d100      	bne.n	80079f2 <_printf_float+0x28a>
 80079f0:	e716      	b.n	8007820 <_printf_float+0xb8>
 80079f2:	3401      	adds	r4, #1
 80079f4:	e7e5      	b.n	80079c2 <_printf_float+0x25a>
 80079f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	dc3b      	bgt.n	8007a74 <_printf_float+0x30c>
 80079fc:	2301      	movs	r3, #1
 80079fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007a70 <_printf_float+0x308>)
 8007a00:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a04:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007a06:	47a0      	blx	r4
 8007a08:	3001      	adds	r0, #1
 8007a0a:	d100      	bne.n	8007a0e <_printf_float+0x2a6>
 8007a0c:	e708      	b.n	8007820 <_printf_float+0xb8>
 8007a0e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007a10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a12:	4333      	orrs	r3, r6
 8007a14:	d102      	bne.n	8007a1c <_printf_float+0x2b4>
 8007a16:	682b      	ldr	r3, [r5, #0]
 8007a18:	07db      	lsls	r3, r3, #31
 8007a1a:	d5d5      	bpl.n	80079c8 <_printf_float+0x260>
 8007a1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a1e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a24:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007a26:	47a0      	blx	r4
 8007a28:	2300      	movs	r3, #0
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	d100      	bne.n	8007a30 <_printf_float+0x2c8>
 8007a2e:	e6f7      	b.n	8007820 <_printf_float+0xb8>
 8007a30:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a32:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a34:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a36:	425b      	negs	r3, r3
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	dc01      	bgt.n	8007a40 <_printf_float+0x2d8>
 8007a3c:	0033      	movs	r3, r6
 8007a3e:	e792      	b.n	8007966 <_printf_float+0x1fe>
 8007a40:	002a      	movs	r2, r5
 8007a42:	2301      	movs	r3, #1
 8007a44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a48:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007a4a:	321a      	adds	r2, #26
 8007a4c:	47a0      	blx	r4
 8007a4e:	3001      	adds	r0, #1
 8007a50:	d100      	bne.n	8007a54 <_printf_float+0x2ec>
 8007a52:	e6e5      	b.n	8007820 <_printf_float+0xb8>
 8007a54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a56:	3301      	adds	r3, #1
 8007a58:	e7ea      	b.n	8007a30 <_printf_float+0x2c8>
 8007a5a:	46c0      	nop			@ (mov r8, r8)
 8007a5c:	7fefffff 	.word	0x7fefffff
 8007a60:	0800a5ac 	.word	0x0800a5ac
 8007a64:	0800a5a8 	.word	0x0800a5a8
 8007a68:	0800a5b4 	.word	0x0800a5b4
 8007a6c:	0800a5b0 	.word	0x0800a5b0
 8007a70:	0800a5b8 	.word	0x0800a5b8
 8007a74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a76:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007a78:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a7a:	429e      	cmp	r6, r3
 8007a7c:	dd00      	ble.n	8007a80 <_printf_float+0x318>
 8007a7e:	001e      	movs	r6, r3
 8007a80:	2e00      	cmp	r6, #0
 8007a82:	dc31      	bgt.n	8007ae8 <_printf_float+0x380>
 8007a84:	43f3      	mvns	r3, r6
 8007a86:	2400      	movs	r4, #0
 8007a88:	17db      	asrs	r3, r3, #31
 8007a8a:	4033      	ands	r3, r6
 8007a8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a8e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007a90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a92:	1af3      	subs	r3, r6, r3
 8007a94:	42a3      	cmp	r3, r4
 8007a96:	dc30      	bgt.n	8007afa <_printf_float+0x392>
 8007a98:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a9a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	dc38      	bgt.n	8007b12 <_printf_float+0x3aa>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	07db      	lsls	r3, r3, #31
 8007aa4:	d435      	bmi.n	8007b12 <_printf_float+0x3aa>
 8007aa6:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007aa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007aaa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007aac:	1b9b      	subs	r3, r3, r6
 8007aae:	1b14      	subs	r4, r2, r4
 8007ab0:	429c      	cmp	r4, r3
 8007ab2:	dd00      	ble.n	8007ab6 <_printf_float+0x34e>
 8007ab4:	001c      	movs	r4, r3
 8007ab6:	2c00      	cmp	r4, #0
 8007ab8:	dc34      	bgt.n	8007b24 <_printf_float+0x3bc>
 8007aba:	43e3      	mvns	r3, r4
 8007abc:	2600      	movs	r6, #0
 8007abe:	17db      	asrs	r3, r3, #31
 8007ac0:	401c      	ands	r4, r3
 8007ac2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007ac4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	1b1b      	subs	r3, r3, r4
 8007aca:	42b3      	cmp	r3, r6
 8007acc:	dc00      	bgt.n	8007ad0 <_printf_float+0x368>
 8007ace:	e77b      	b.n	80079c8 <_printf_float+0x260>
 8007ad0:	002a      	movs	r2, r5
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ad8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007ada:	321a      	adds	r2, #26
 8007adc:	47b8      	blx	r7
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d100      	bne.n	8007ae4 <_printf_float+0x37c>
 8007ae2:	e69d      	b.n	8007820 <_printf_float+0xb8>
 8007ae4:	3601      	adds	r6, #1
 8007ae6:	e7ec      	b.n	8007ac2 <_printf_float+0x35a>
 8007ae8:	0033      	movs	r3, r6
 8007aea:	003a      	movs	r2, r7
 8007aec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007aee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007af0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007af2:	47a0      	blx	r4
 8007af4:	3001      	adds	r0, #1
 8007af6:	d1c5      	bne.n	8007a84 <_printf_float+0x31c>
 8007af8:	e692      	b.n	8007820 <_printf_float+0xb8>
 8007afa:	002a      	movs	r2, r5
 8007afc:	2301      	movs	r3, #1
 8007afe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b00:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b02:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007b04:	321a      	adds	r2, #26
 8007b06:	47b0      	blx	r6
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d100      	bne.n	8007b0e <_printf_float+0x3a6>
 8007b0c:	e688      	b.n	8007820 <_printf_float+0xb8>
 8007b0e:	3401      	adds	r4, #1
 8007b10:	e7bd      	b.n	8007a8e <_printf_float+0x326>
 8007b12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b18:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b1a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007b1c:	47a0      	blx	r4
 8007b1e:	3001      	adds	r0, #1
 8007b20:	d1c1      	bne.n	8007aa6 <_printf_float+0x33e>
 8007b22:	e67d      	b.n	8007820 <_printf_float+0xb8>
 8007b24:	19ba      	adds	r2, r7, r6
 8007b26:	0023      	movs	r3, r4
 8007b28:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b2c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007b2e:	47b0      	blx	r6
 8007b30:	3001      	adds	r0, #1
 8007b32:	d1c2      	bne.n	8007aba <_printf_float+0x352>
 8007b34:	e674      	b.n	8007820 <_printf_float+0xb8>
 8007b36:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b38:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	dc02      	bgt.n	8007b44 <_printf_float+0x3dc>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	421a      	tst	r2, r3
 8007b42:	d039      	beq.n	8007bb8 <_printf_float+0x450>
 8007b44:	2301      	movs	r3, #1
 8007b46:	003a      	movs	r2, r7
 8007b48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b4c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007b4e:	47b0      	blx	r6
 8007b50:	3001      	adds	r0, #1
 8007b52:	d100      	bne.n	8007b56 <_printf_float+0x3ee>
 8007b54:	e664      	b.n	8007820 <_printf_float+0xb8>
 8007b56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b5c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b5e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007b60:	47b0      	blx	r6
 8007b62:	3001      	adds	r0, #1
 8007b64:	d100      	bne.n	8007b68 <_printf_float+0x400>
 8007b66:	e65b      	b.n	8007820 <_printf_float+0xb8>
 8007b68:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007b6a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b6e:	2200      	movs	r2, #0
 8007b70:	3b01      	subs	r3, #1
 8007b72:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b74:	2300      	movs	r3, #0
 8007b76:	f7f8 fc67 	bl	8000448 <__aeabi_dcmpeq>
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	d11a      	bne.n	8007bb4 <_printf_float+0x44c>
 8007b7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b80:	1c7a      	adds	r2, r7, #1
 8007b82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b84:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b86:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007b88:	47b0      	blx	r6
 8007b8a:	3001      	adds	r0, #1
 8007b8c:	d10e      	bne.n	8007bac <_printf_float+0x444>
 8007b8e:	e647      	b.n	8007820 <_printf_float+0xb8>
 8007b90:	002a      	movs	r2, r5
 8007b92:	2301      	movs	r3, #1
 8007b94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b98:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007b9a:	321a      	adds	r2, #26
 8007b9c:	47b8      	blx	r7
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	d100      	bne.n	8007ba4 <_printf_float+0x43c>
 8007ba2:	e63d      	b.n	8007820 <_printf_float+0xb8>
 8007ba4:	3601      	adds	r6, #1
 8007ba6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ba8:	429e      	cmp	r6, r3
 8007baa:	dbf1      	blt.n	8007b90 <_printf_float+0x428>
 8007bac:	002a      	movs	r2, r5
 8007bae:	0023      	movs	r3, r4
 8007bb0:	3250      	adds	r2, #80	@ 0x50
 8007bb2:	e6d9      	b.n	8007968 <_printf_float+0x200>
 8007bb4:	2600      	movs	r6, #0
 8007bb6:	e7f6      	b.n	8007ba6 <_printf_float+0x43e>
 8007bb8:	003a      	movs	r2, r7
 8007bba:	e7e2      	b.n	8007b82 <_printf_float+0x41a>
 8007bbc:	002a      	movs	r2, r5
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bc4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007bc6:	3219      	adds	r2, #25
 8007bc8:	47b0      	blx	r6
 8007bca:	3001      	adds	r0, #1
 8007bcc:	d100      	bne.n	8007bd0 <_printf_float+0x468>
 8007bce:	e627      	b.n	8007820 <_printf_float+0xb8>
 8007bd0:	3401      	adds	r4, #1
 8007bd2:	68eb      	ldr	r3, [r5, #12]
 8007bd4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007bd6:	1a9b      	subs	r3, r3, r2
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	dcef      	bgt.n	8007bbc <_printf_float+0x454>
 8007bdc:	e6f8      	b.n	80079d0 <_printf_float+0x268>
 8007bde:	2400      	movs	r4, #0
 8007be0:	e7f7      	b.n	8007bd2 <_printf_float+0x46a>
 8007be2:	46c0      	nop			@ (mov r8, r8)

08007be4 <_printf_common>:
 8007be4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007be6:	0016      	movs	r6, r2
 8007be8:	9301      	str	r3, [sp, #4]
 8007bea:	688a      	ldr	r2, [r1, #8]
 8007bec:	690b      	ldr	r3, [r1, #16]
 8007bee:	000c      	movs	r4, r1
 8007bf0:	9000      	str	r0, [sp, #0]
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	da00      	bge.n	8007bf8 <_printf_common+0x14>
 8007bf6:	0013      	movs	r3, r2
 8007bf8:	0022      	movs	r2, r4
 8007bfa:	6033      	str	r3, [r6, #0]
 8007bfc:	3243      	adds	r2, #67	@ 0x43
 8007bfe:	7812      	ldrb	r2, [r2, #0]
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	d001      	beq.n	8007c08 <_printf_common+0x24>
 8007c04:	3301      	adds	r3, #1
 8007c06:	6033      	str	r3, [r6, #0]
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	069b      	lsls	r3, r3, #26
 8007c0c:	d502      	bpl.n	8007c14 <_printf_common+0x30>
 8007c0e:	6833      	ldr	r3, [r6, #0]
 8007c10:	3302      	adds	r3, #2
 8007c12:	6033      	str	r3, [r6, #0]
 8007c14:	6822      	ldr	r2, [r4, #0]
 8007c16:	2306      	movs	r3, #6
 8007c18:	0015      	movs	r5, r2
 8007c1a:	401d      	ands	r5, r3
 8007c1c:	421a      	tst	r2, r3
 8007c1e:	d027      	beq.n	8007c70 <_printf_common+0x8c>
 8007c20:	0023      	movs	r3, r4
 8007c22:	3343      	adds	r3, #67	@ 0x43
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	1e5a      	subs	r2, r3, #1
 8007c28:	4193      	sbcs	r3, r2
 8007c2a:	6822      	ldr	r2, [r4, #0]
 8007c2c:	0692      	lsls	r2, r2, #26
 8007c2e:	d430      	bmi.n	8007c92 <_printf_common+0xae>
 8007c30:	0022      	movs	r2, r4
 8007c32:	9901      	ldr	r1, [sp, #4]
 8007c34:	9800      	ldr	r0, [sp, #0]
 8007c36:	9d08      	ldr	r5, [sp, #32]
 8007c38:	3243      	adds	r2, #67	@ 0x43
 8007c3a:	47a8      	blx	r5
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	d025      	beq.n	8007c8c <_printf_common+0xa8>
 8007c40:	2206      	movs	r2, #6
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	2500      	movs	r5, #0
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b04      	cmp	r3, #4
 8007c4a:	d105      	bne.n	8007c58 <_printf_common+0x74>
 8007c4c:	6833      	ldr	r3, [r6, #0]
 8007c4e:	68e5      	ldr	r5, [r4, #12]
 8007c50:	1aed      	subs	r5, r5, r3
 8007c52:	43eb      	mvns	r3, r5
 8007c54:	17db      	asrs	r3, r3, #31
 8007c56:	401d      	ands	r5, r3
 8007c58:	68a3      	ldr	r3, [r4, #8]
 8007c5a:	6922      	ldr	r2, [r4, #16]
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	dd01      	ble.n	8007c64 <_printf_common+0x80>
 8007c60:	1a9b      	subs	r3, r3, r2
 8007c62:	18ed      	adds	r5, r5, r3
 8007c64:	2600      	movs	r6, #0
 8007c66:	42b5      	cmp	r5, r6
 8007c68:	d120      	bne.n	8007cac <_printf_common+0xc8>
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	e010      	b.n	8007c90 <_printf_common+0xac>
 8007c6e:	3501      	adds	r5, #1
 8007c70:	68e3      	ldr	r3, [r4, #12]
 8007c72:	6832      	ldr	r2, [r6, #0]
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	42ab      	cmp	r3, r5
 8007c78:	ddd2      	ble.n	8007c20 <_printf_common+0x3c>
 8007c7a:	0022      	movs	r2, r4
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	9901      	ldr	r1, [sp, #4]
 8007c80:	9800      	ldr	r0, [sp, #0]
 8007c82:	9f08      	ldr	r7, [sp, #32]
 8007c84:	3219      	adds	r2, #25
 8007c86:	47b8      	blx	r7
 8007c88:	3001      	adds	r0, #1
 8007c8a:	d1f0      	bne.n	8007c6e <_printf_common+0x8a>
 8007c8c:	2001      	movs	r0, #1
 8007c8e:	4240      	negs	r0, r0
 8007c90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c92:	2030      	movs	r0, #48	@ 0x30
 8007c94:	18e1      	adds	r1, r4, r3
 8007c96:	3143      	adds	r1, #67	@ 0x43
 8007c98:	7008      	strb	r0, [r1, #0]
 8007c9a:	0021      	movs	r1, r4
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	3145      	adds	r1, #69	@ 0x45
 8007ca0:	7809      	ldrb	r1, [r1, #0]
 8007ca2:	18a2      	adds	r2, r4, r2
 8007ca4:	3243      	adds	r2, #67	@ 0x43
 8007ca6:	3302      	adds	r3, #2
 8007ca8:	7011      	strb	r1, [r2, #0]
 8007caa:	e7c1      	b.n	8007c30 <_printf_common+0x4c>
 8007cac:	0022      	movs	r2, r4
 8007cae:	2301      	movs	r3, #1
 8007cb0:	9901      	ldr	r1, [sp, #4]
 8007cb2:	9800      	ldr	r0, [sp, #0]
 8007cb4:	9f08      	ldr	r7, [sp, #32]
 8007cb6:	321a      	adds	r2, #26
 8007cb8:	47b8      	blx	r7
 8007cba:	3001      	adds	r0, #1
 8007cbc:	d0e6      	beq.n	8007c8c <_printf_common+0xa8>
 8007cbe:	3601      	adds	r6, #1
 8007cc0:	e7d1      	b.n	8007c66 <_printf_common+0x82>
	...

08007cc4 <_printf_i>:
 8007cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cc6:	b08b      	sub	sp, #44	@ 0x2c
 8007cc8:	9206      	str	r2, [sp, #24]
 8007cca:	000a      	movs	r2, r1
 8007ccc:	3243      	adds	r2, #67	@ 0x43
 8007cce:	9307      	str	r3, [sp, #28]
 8007cd0:	9005      	str	r0, [sp, #20]
 8007cd2:	9203      	str	r2, [sp, #12]
 8007cd4:	7e0a      	ldrb	r2, [r1, #24]
 8007cd6:	000c      	movs	r4, r1
 8007cd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007cda:	2a78      	cmp	r2, #120	@ 0x78
 8007cdc:	d809      	bhi.n	8007cf2 <_printf_i+0x2e>
 8007cde:	2a62      	cmp	r2, #98	@ 0x62
 8007ce0:	d80b      	bhi.n	8007cfa <_printf_i+0x36>
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	d100      	bne.n	8007ce8 <_printf_i+0x24>
 8007ce6:	e0ba      	b.n	8007e5e <_printf_i+0x19a>
 8007ce8:	497a      	ldr	r1, [pc, #488]	@ (8007ed4 <_printf_i+0x210>)
 8007cea:	9104      	str	r1, [sp, #16]
 8007cec:	2a58      	cmp	r2, #88	@ 0x58
 8007cee:	d100      	bne.n	8007cf2 <_printf_i+0x2e>
 8007cf0:	e08e      	b.n	8007e10 <_printf_i+0x14c>
 8007cf2:	0025      	movs	r5, r4
 8007cf4:	3542      	adds	r5, #66	@ 0x42
 8007cf6:	702a      	strb	r2, [r5, #0]
 8007cf8:	e022      	b.n	8007d40 <_printf_i+0x7c>
 8007cfa:	0010      	movs	r0, r2
 8007cfc:	3863      	subs	r0, #99	@ 0x63
 8007cfe:	2815      	cmp	r0, #21
 8007d00:	d8f7      	bhi.n	8007cf2 <_printf_i+0x2e>
 8007d02:	f7f8 fa11 	bl	8000128 <__gnu_thumb1_case_shi>
 8007d06:	0016      	.short	0x0016
 8007d08:	fff6001f 	.word	0xfff6001f
 8007d0c:	fff6fff6 	.word	0xfff6fff6
 8007d10:	001ffff6 	.word	0x001ffff6
 8007d14:	fff6fff6 	.word	0xfff6fff6
 8007d18:	fff6fff6 	.word	0xfff6fff6
 8007d1c:	0036009f 	.word	0x0036009f
 8007d20:	fff6007e 	.word	0xfff6007e
 8007d24:	00b0fff6 	.word	0x00b0fff6
 8007d28:	0036fff6 	.word	0x0036fff6
 8007d2c:	fff6fff6 	.word	0xfff6fff6
 8007d30:	0082      	.short	0x0082
 8007d32:	0025      	movs	r5, r4
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	3542      	adds	r5, #66	@ 0x42
 8007d38:	1d11      	adds	r1, r2, #4
 8007d3a:	6019      	str	r1, [r3, #0]
 8007d3c:	6813      	ldr	r3, [r2, #0]
 8007d3e:	702b      	strb	r3, [r5, #0]
 8007d40:	2301      	movs	r3, #1
 8007d42:	e09e      	b.n	8007e82 <_printf_i+0x1be>
 8007d44:	6818      	ldr	r0, [r3, #0]
 8007d46:	6809      	ldr	r1, [r1, #0]
 8007d48:	1d02      	adds	r2, r0, #4
 8007d4a:	060d      	lsls	r5, r1, #24
 8007d4c:	d50b      	bpl.n	8007d66 <_printf_i+0xa2>
 8007d4e:	6806      	ldr	r6, [r0, #0]
 8007d50:	601a      	str	r2, [r3, #0]
 8007d52:	2e00      	cmp	r6, #0
 8007d54:	da03      	bge.n	8007d5e <_printf_i+0x9a>
 8007d56:	232d      	movs	r3, #45	@ 0x2d
 8007d58:	9a03      	ldr	r2, [sp, #12]
 8007d5a:	4276      	negs	r6, r6
 8007d5c:	7013      	strb	r3, [r2, #0]
 8007d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ed4 <_printf_i+0x210>)
 8007d60:	270a      	movs	r7, #10
 8007d62:	9304      	str	r3, [sp, #16]
 8007d64:	e018      	b.n	8007d98 <_printf_i+0xd4>
 8007d66:	6806      	ldr	r6, [r0, #0]
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	0649      	lsls	r1, r1, #25
 8007d6c:	d5f1      	bpl.n	8007d52 <_printf_i+0x8e>
 8007d6e:	b236      	sxth	r6, r6
 8007d70:	e7ef      	b.n	8007d52 <_printf_i+0x8e>
 8007d72:	6808      	ldr	r0, [r1, #0]
 8007d74:	6819      	ldr	r1, [r3, #0]
 8007d76:	c940      	ldmia	r1!, {r6}
 8007d78:	0605      	lsls	r5, r0, #24
 8007d7a:	d402      	bmi.n	8007d82 <_printf_i+0xbe>
 8007d7c:	0640      	lsls	r0, r0, #25
 8007d7e:	d500      	bpl.n	8007d82 <_printf_i+0xbe>
 8007d80:	b2b6      	uxth	r6, r6
 8007d82:	6019      	str	r1, [r3, #0]
 8007d84:	4b53      	ldr	r3, [pc, #332]	@ (8007ed4 <_printf_i+0x210>)
 8007d86:	270a      	movs	r7, #10
 8007d88:	9304      	str	r3, [sp, #16]
 8007d8a:	2a6f      	cmp	r2, #111	@ 0x6f
 8007d8c:	d100      	bne.n	8007d90 <_printf_i+0xcc>
 8007d8e:	3f02      	subs	r7, #2
 8007d90:	0023      	movs	r3, r4
 8007d92:	2200      	movs	r2, #0
 8007d94:	3343      	adds	r3, #67	@ 0x43
 8007d96:	701a      	strb	r2, [r3, #0]
 8007d98:	6863      	ldr	r3, [r4, #4]
 8007d9a:	60a3      	str	r3, [r4, #8]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	db06      	blt.n	8007dae <_printf_i+0xea>
 8007da0:	2104      	movs	r1, #4
 8007da2:	6822      	ldr	r2, [r4, #0]
 8007da4:	9d03      	ldr	r5, [sp, #12]
 8007da6:	438a      	bics	r2, r1
 8007da8:	6022      	str	r2, [r4, #0]
 8007daa:	4333      	orrs	r3, r6
 8007dac:	d00c      	beq.n	8007dc8 <_printf_i+0x104>
 8007dae:	9d03      	ldr	r5, [sp, #12]
 8007db0:	0030      	movs	r0, r6
 8007db2:	0039      	movs	r1, r7
 8007db4:	f7f8 fa48 	bl	8000248 <__aeabi_uidivmod>
 8007db8:	9b04      	ldr	r3, [sp, #16]
 8007dba:	3d01      	subs	r5, #1
 8007dbc:	5c5b      	ldrb	r3, [r3, r1]
 8007dbe:	702b      	strb	r3, [r5, #0]
 8007dc0:	0033      	movs	r3, r6
 8007dc2:	0006      	movs	r6, r0
 8007dc4:	429f      	cmp	r7, r3
 8007dc6:	d9f3      	bls.n	8007db0 <_printf_i+0xec>
 8007dc8:	2f08      	cmp	r7, #8
 8007dca:	d109      	bne.n	8007de0 <_printf_i+0x11c>
 8007dcc:	6823      	ldr	r3, [r4, #0]
 8007dce:	07db      	lsls	r3, r3, #31
 8007dd0:	d506      	bpl.n	8007de0 <_printf_i+0x11c>
 8007dd2:	6862      	ldr	r2, [r4, #4]
 8007dd4:	6923      	ldr	r3, [r4, #16]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	dc02      	bgt.n	8007de0 <_printf_i+0x11c>
 8007dda:	2330      	movs	r3, #48	@ 0x30
 8007ddc:	3d01      	subs	r5, #1
 8007dde:	702b      	strb	r3, [r5, #0]
 8007de0:	9b03      	ldr	r3, [sp, #12]
 8007de2:	1b5b      	subs	r3, r3, r5
 8007de4:	6123      	str	r3, [r4, #16]
 8007de6:	9b07      	ldr	r3, [sp, #28]
 8007de8:	0021      	movs	r1, r4
 8007dea:	9300      	str	r3, [sp, #0]
 8007dec:	9805      	ldr	r0, [sp, #20]
 8007dee:	9b06      	ldr	r3, [sp, #24]
 8007df0:	aa09      	add	r2, sp, #36	@ 0x24
 8007df2:	f7ff fef7 	bl	8007be4 <_printf_common>
 8007df6:	3001      	adds	r0, #1
 8007df8:	d148      	bne.n	8007e8c <_printf_i+0x1c8>
 8007dfa:	2001      	movs	r0, #1
 8007dfc:	4240      	negs	r0, r0
 8007dfe:	b00b      	add	sp, #44	@ 0x2c
 8007e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e02:	2220      	movs	r2, #32
 8007e04:	6809      	ldr	r1, [r1, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	6022      	str	r2, [r4, #0]
 8007e0a:	2278      	movs	r2, #120	@ 0x78
 8007e0c:	4932      	ldr	r1, [pc, #200]	@ (8007ed8 <_printf_i+0x214>)
 8007e0e:	9104      	str	r1, [sp, #16]
 8007e10:	0021      	movs	r1, r4
 8007e12:	3145      	adds	r1, #69	@ 0x45
 8007e14:	700a      	strb	r2, [r1, #0]
 8007e16:	6819      	ldr	r1, [r3, #0]
 8007e18:	6822      	ldr	r2, [r4, #0]
 8007e1a:	c940      	ldmia	r1!, {r6}
 8007e1c:	0610      	lsls	r0, r2, #24
 8007e1e:	d402      	bmi.n	8007e26 <_printf_i+0x162>
 8007e20:	0650      	lsls	r0, r2, #25
 8007e22:	d500      	bpl.n	8007e26 <_printf_i+0x162>
 8007e24:	b2b6      	uxth	r6, r6
 8007e26:	6019      	str	r1, [r3, #0]
 8007e28:	07d3      	lsls	r3, r2, #31
 8007e2a:	d502      	bpl.n	8007e32 <_printf_i+0x16e>
 8007e2c:	2320      	movs	r3, #32
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	6023      	str	r3, [r4, #0]
 8007e32:	2e00      	cmp	r6, #0
 8007e34:	d001      	beq.n	8007e3a <_printf_i+0x176>
 8007e36:	2710      	movs	r7, #16
 8007e38:	e7aa      	b.n	8007d90 <_printf_i+0xcc>
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	6823      	ldr	r3, [r4, #0]
 8007e3e:	4393      	bics	r3, r2
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	e7f8      	b.n	8007e36 <_printf_i+0x172>
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	680d      	ldr	r5, [r1, #0]
 8007e48:	1d10      	adds	r0, r2, #4
 8007e4a:	6949      	ldr	r1, [r1, #20]
 8007e4c:	6018      	str	r0, [r3, #0]
 8007e4e:	6813      	ldr	r3, [r2, #0]
 8007e50:	062e      	lsls	r6, r5, #24
 8007e52:	d501      	bpl.n	8007e58 <_printf_i+0x194>
 8007e54:	6019      	str	r1, [r3, #0]
 8007e56:	e002      	b.n	8007e5e <_printf_i+0x19a>
 8007e58:	066d      	lsls	r5, r5, #25
 8007e5a:	d5fb      	bpl.n	8007e54 <_printf_i+0x190>
 8007e5c:	8019      	strh	r1, [r3, #0]
 8007e5e:	2300      	movs	r3, #0
 8007e60:	9d03      	ldr	r5, [sp, #12]
 8007e62:	6123      	str	r3, [r4, #16]
 8007e64:	e7bf      	b.n	8007de6 <_printf_i+0x122>
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	1d11      	adds	r1, r2, #4
 8007e6a:	6019      	str	r1, [r3, #0]
 8007e6c:	6815      	ldr	r5, [r2, #0]
 8007e6e:	2100      	movs	r1, #0
 8007e70:	0028      	movs	r0, r5
 8007e72:	6862      	ldr	r2, [r4, #4]
 8007e74:	f000 f9eb 	bl	800824e <memchr>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	d001      	beq.n	8007e80 <_printf_i+0x1bc>
 8007e7c:	1b40      	subs	r0, r0, r5
 8007e7e:	6060      	str	r0, [r4, #4]
 8007e80:	6863      	ldr	r3, [r4, #4]
 8007e82:	6123      	str	r3, [r4, #16]
 8007e84:	2300      	movs	r3, #0
 8007e86:	9a03      	ldr	r2, [sp, #12]
 8007e88:	7013      	strb	r3, [r2, #0]
 8007e8a:	e7ac      	b.n	8007de6 <_printf_i+0x122>
 8007e8c:	002a      	movs	r2, r5
 8007e8e:	6923      	ldr	r3, [r4, #16]
 8007e90:	9906      	ldr	r1, [sp, #24]
 8007e92:	9805      	ldr	r0, [sp, #20]
 8007e94:	9d07      	ldr	r5, [sp, #28]
 8007e96:	47a8      	blx	r5
 8007e98:	3001      	adds	r0, #1
 8007e9a:	d0ae      	beq.n	8007dfa <_printf_i+0x136>
 8007e9c:	6823      	ldr	r3, [r4, #0]
 8007e9e:	079b      	lsls	r3, r3, #30
 8007ea0:	d415      	bmi.n	8007ece <_printf_i+0x20a>
 8007ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea4:	68e0      	ldr	r0, [r4, #12]
 8007ea6:	4298      	cmp	r0, r3
 8007ea8:	daa9      	bge.n	8007dfe <_printf_i+0x13a>
 8007eaa:	0018      	movs	r0, r3
 8007eac:	e7a7      	b.n	8007dfe <_printf_i+0x13a>
 8007eae:	0022      	movs	r2, r4
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	9906      	ldr	r1, [sp, #24]
 8007eb4:	9805      	ldr	r0, [sp, #20]
 8007eb6:	9e07      	ldr	r6, [sp, #28]
 8007eb8:	3219      	adds	r2, #25
 8007eba:	47b0      	blx	r6
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d09c      	beq.n	8007dfa <_printf_i+0x136>
 8007ec0:	3501      	adds	r5, #1
 8007ec2:	68e3      	ldr	r3, [r4, #12]
 8007ec4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ec6:	1a9b      	subs	r3, r3, r2
 8007ec8:	42ab      	cmp	r3, r5
 8007eca:	dcf0      	bgt.n	8007eae <_printf_i+0x1ea>
 8007ecc:	e7e9      	b.n	8007ea2 <_printf_i+0x1de>
 8007ece:	2500      	movs	r5, #0
 8007ed0:	e7f7      	b.n	8007ec2 <_printf_i+0x1fe>
 8007ed2:	46c0      	nop			@ (mov r8, r8)
 8007ed4:	0800a5ba 	.word	0x0800a5ba
 8007ed8:	0800a5cb 	.word	0x0800a5cb

08007edc <std>:
 8007edc:	2300      	movs	r3, #0
 8007ede:	b510      	push	{r4, lr}
 8007ee0:	0004      	movs	r4, r0
 8007ee2:	6003      	str	r3, [r0, #0]
 8007ee4:	6043      	str	r3, [r0, #4]
 8007ee6:	6083      	str	r3, [r0, #8]
 8007ee8:	8181      	strh	r1, [r0, #12]
 8007eea:	6643      	str	r3, [r0, #100]	@ 0x64
 8007eec:	81c2      	strh	r2, [r0, #14]
 8007eee:	6103      	str	r3, [r0, #16]
 8007ef0:	6143      	str	r3, [r0, #20]
 8007ef2:	6183      	str	r3, [r0, #24]
 8007ef4:	0019      	movs	r1, r3
 8007ef6:	2208      	movs	r2, #8
 8007ef8:	305c      	adds	r0, #92	@ 0x5c
 8007efa:	f000 f921 	bl	8008140 <memset>
 8007efe:	4b0b      	ldr	r3, [pc, #44]	@ (8007f2c <std+0x50>)
 8007f00:	6224      	str	r4, [r4, #32]
 8007f02:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f04:	4b0a      	ldr	r3, [pc, #40]	@ (8007f30 <std+0x54>)
 8007f06:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f08:	4b0a      	ldr	r3, [pc, #40]	@ (8007f34 <std+0x58>)
 8007f0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f38 <std+0x5c>)
 8007f0e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f10:	4b0a      	ldr	r3, [pc, #40]	@ (8007f3c <std+0x60>)
 8007f12:	429c      	cmp	r4, r3
 8007f14:	d005      	beq.n	8007f22 <std+0x46>
 8007f16:	4b0a      	ldr	r3, [pc, #40]	@ (8007f40 <std+0x64>)
 8007f18:	429c      	cmp	r4, r3
 8007f1a:	d002      	beq.n	8007f22 <std+0x46>
 8007f1c:	4b09      	ldr	r3, [pc, #36]	@ (8007f44 <std+0x68>)
 8007f1e:	429c      	cmp	r4, r3
 8007f20:	d103      	bne.n	8007f2a <std+0x4e>
 8007f22:	0020      	movs	r0, r4
 8007f24:	3058      	adds	r0, #88	@ 0x58
 8007f26:	f000 f98f 	bl	8008248 <__retarget_lock_init_recursive>
 8007f2a:	bd10      	pop	{r4, pc}
 8007f2c:	080080a9 	.word	0x080080a9
 8007f30:	080080d1 	.word	0x080080d1
 8007f34:	08008109 	.word	0x08008109
 8007f38:	08008135 	.word	0x08008135
 8007f3c:	200007c0 	.word	0x200007c0
 8007f40:	20000828 	.word	0x20000828
 8007f44:	20000890 	.word	0x20000890

08007f48 <stdio_exit_handler>:
 8007f48:	b510      	push	{r4, lr}
 8007f4a:	4a03      	ldr	r2, [pc, #12]	@ (8007f58 <stdio_exit_handler+0x10>)
 8007f4c:	4903      	ldr	r1, [pc, #12]	@ (8007f5c <stdio_exit_handler+0x14>)
 8007f4e:	4804      	ldr	r0, [pc, #16]	@ (8007f60 <stdio_exit_handler+0x18>)
 8007f50:	f000 f86c 	bl	800802c <_fwalk_sglue>
 8007f54:	bd10      	pop	{r4, pc}
 8007f56:	46c0      	nop			@ (mov r8, r8)
 8007f58:	2000000c 	.word	0x2000000c
 8007f5c:	08009c5d 	.word	0x08009c5d
 8007f60:	2000001c 	.word	0x2000001c

08007f64 <cleanup_stdio>:
 8007f64:	6841      	ldr	r1, [r0, #4]
 8007f66:	4b0b      	ldr	r3, [pc, #44]	@ (8007f94 <cleanup_stdio+0x30>)
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	0004      	movs	r4, r0
 8007f6c:	4299      	cmp	r1, r3
 8007f6e:	d001      	beq.n	8007f74 <cleanup_stdio+0x10>
 8007f70:	f001 fe74 	bl	8009c5c <_fflush_r>
 8007f74:	68a1      	ldr	r1, [r4, #8]
 8007f76:	4b08      	ldr	r3, [pc, #32]	@ (8007f98 <cleanup_stdio+0x34>)
 8007f78:	4299      	cmp	r1, r3
 8007f7a:	d002      	beq.n	8007f82 <cleanup_stdio+0x1e>
 8007f7c:	0020      	movs	r0, r4
 8007f7e:	f001 fe6d 	bl	8009c5c <_fflush_r>
 8007f82:	68e1      	ldr	r1, [r4, #12]
 8007f84:	4b05      	ldr	r3, [pc, #20]	@ (8007f9c <cleanup_stdio+0x38>)
 8007f86:	4299      	cmp	r1, r3
 8007f88:	d002      	beq.n	8007f90 <cleanup_stdio+0x2c>
 8007f8a:	0020      	movs	r0, r4
 8007f8c:	f001 fe66 	bl	8009c5c <_fflush_r>
 8007f90:	bd10      	pop	{r4, pc}
 8007f92:	46c0      	nop			@ (mov r8, r8)
 8007f94:	200007c0 	.word	0x200007c0
 8007f98:	20000828 	.word	0x20000828
 8007f9c:	20000890 	.word	0x20000890

08007fa0 <global_stdio_init.part.0>:
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	4b09      	ldr	r3, [pc, #36]	@ (8007fc8 <global_stdio_init.part.0+0x28>)
 8007fa4:	4a09      	ldr	r2, [pc, #36]	@ (8007fcc <global_stdio_init.part.0+0x2c>)
 8007fa6:	2104      	movs	r1, #4
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	4809      	ldr	r0, [pc, #36]	@ (8007fd0 <global_stdio_init.part.0+0x30>)
 8007fac:	2200      	movs	r2, #0
 8007fae:	f7ff ff95 	bl	8007edc <std>
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	2109      	movs	r1, #9
 8007fb6:	4807      	ldr	r0, [pc, #28]	@ (8007fd4 <global_stdio_init.part.0+0x34>)
 8007fb8:	f7ff ff90 	bl	8007edc <std>
 8007fbc:	2202      	movs	r2, #2
 8007fbe:	2112      	movs	r1, #18
 8007fc0:	4805      	ldr	r0, [pc, #20]	@ (8007fd8 <global_stdio_init.part.0+0x38>)
 8007fc2:	f7ff ff8b 	bl	8007edc <std>
 8007fc6:	bd10      	pop	{r4, pc}
 8007fc8:	200008f8 	.word	0x200008f8
 8007fcc:	08007f49 	.word	0x08007f49
 8007fd0:	200007c0 	.word	0x200007c0
 8007fd4:	20000828 	.word	0x20000828
 8007fd8:	20000890 	.word	0x20000890

08007fdc <__sfp_lock_acquire>:
 8007fdc:	b510      	push	{r4, lr}
 8007fde:	4802      	ldr	r0, [pc, #8]	@ (8007fe8 <__sfp_lock_acquire+0xc>)
 8007fe0:	f000 f933 	bl	800824a <__retarget_lock_acquire_recursive>
 8007fe4:	bd10      	pop	{r4, pc}
 8007fe6:	46c0      	nop			@ (mov r8, r8)
 8007fe8:	20000901 	.word	0x20000901

08007fec <__sfp_lock_release>:
 8007fec:	b510      	push	{r4, lr}
 8007fee:	4802      	ldr	r0, [pc, #8]	@ (8007ff8 <__sfp_lock_release+0xc>)
 8007ff0:	f000 f92c 	bl	800824c <__retarget_lock_release_recursive>
 8007ff4:	bd10      	pop	{r4, pc}
 8007ff6:	46c0      	nop			@ (mov r8, r8)
 8007ff8:	20000901 	.word	0x20000901

08007ffc <__sinit>:
 8007ffc:	b510      	push	{r4, lr}
 8007ffe:	0004      	movs	r4, r0
 8008000:	f7ff ffec 	bl	8007fdc <__sfp_lock_acquire>
 8008004:	6a23      	ldr	r3, [r4, #32]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d002      	beq.n	8008010 <__sinit+0x14>
 800800a:	f7ff ffef 	bl	8007fec <__sfp_lock_release>
 800800e:	bd10      	pop	{r4, pc}
 8008010:	4b04      	ldr	r3, [pc, #16]	@ (8008024 <__sinit+0x28>)
 8008012:	6223      	str	r3, [r4, #32]
 8008014:	4b04      	ldr	r3, [pc, #16]	@ (8008028 <__sinit+0x2c>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1f6      	bne.n	800800a <__sinit+0xe>
 800801c:	f7ff ffc0 	bl	8007fa0 <global_stdio_init.part.0>
 8008020:	e7f3      	b.n	800800a <__sinit+0xe>
 8008022:	46c0      	nop			@ (mov r8, r8)
 8008024:	08007f65 	.word	0x08007f65
 8008028:	200008f8 	.word	0x200008f8

0800802c <_fwalk_sglue>:
 800802c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800802e:	0014      	movs	r4, r2
 8008030:	2600      	movs	r6, #0
 8008032:	9000      	str	r0, [sp, #0]
 8008034:	9101      	str	r1, [sp, #4]
 8008036:	68a5      	ldr	r5, [r4, #8]
 8008038:	6867      	ldr	r7, [r4, #4]
 800803a:	3f01      	subs	r7, #1
 800803c:	d504      	bpl.n	8008048 <_fwalk_sglue+0x1c>
 800803e:	6824      	ldr	r4, [r4, #0]
 8008040:	2c00      	cmp	r4, #0
 8008042:	d1f8      	bne.n	8008036 <_fwalk_sglue+0xa>
 8008044:	0030      	movs	r0, r6
 8008046:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008048:	89ab      	ldrh	r3, [r5, #12]
 800804a:	2b01      	cmp	r3, #1
 800804c:	d908      	bls.n	8008060 <_fwalk_sglue+0x34>
 800804e:	220e      	movs	r2, #14
 8008050:	5eab      	ldrsh	r3, [r5, r2]
 8008052:	3301      	adds	r3, #1
 8008054:	d004      	beq.n	8008060 <_fwalk_sglue+0x34>
 8008056:	0029      	movs	r1, r5
 8008058:	9800      	ldr	r0, [sp, #0]
 800805a:	9b01      	ldr	r3, [sp, #4]
 800805c:	4798      	blx	r3
 800805e:	4306      	orrs	r6, r0
 8008060:	3568      	adds	r5, #104	@ 0x68
 8008062:	e7ea      	b.n	800803a <_fwalk_sglue+0xe>

08008064 <siprintf>:
 8008064:	b40e      	push	{r1, r2, r3}
 8008066:	b510      	push	{r4, lr}
 8008068:	2400      	movs	r4, #0
 800806a:	490c      	ldr	r1, [pc, #48]	@ (800809c <siprintf+0x38>)
 800806c:	b09d      	sub	sp, #116	@ 0x74
 800806e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008070:	9002      	str	r0, [sp, #8]
 8008072:	9006      	str	r0, [sp, #24]
 8008074:	9107      	str	r1, [sp, #28]
 8008076:	9104      	str	r1, [sp, #16]
 8008078:	4809      	ldr	r0, [pc, #36]	@ (80080a0 <siprintf+0x3c>)
 800807a:	490a      	ldr	r1, [pc, #40]	@ (80080a4 <siprintf+0x40>)
 800807c:	cb04      	ldmia	r3!, {r2}
 800807e:	9105      	str	r1, [sp, #20]
 8008080:	6800      	ldr	r0, [r0, #0]
 8008082:	a902      	add	r1, sp, #8
 8008084:	9301      	str	r3, [sp, #4]
 8008086:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008088:	f001 fc64 	bl	8009954 <_svfiprintf_r>
 800808c:	9b02      	ldr	r3, [sp, #8]
 800808e:	701c      	strb	r4, [r3, #0]
 8008090:	b01d      	add	sp, #116	@ 0x74
 8008092:	bc10      	pop	{r4}
 8008094:	bc08      	pop	{r3}
 8008096:	b003      	add	sp, #12
 8008098:	4718      	bx	r3
 800809a:	46c0      	nop			@ (mov r8, r8)
 800809c:	7fffffff 	.word	0x7fffffff
 80080a0:	20000018 	.word	0x20000018
 80080a4:	ffff0208 	.word	0xffff0208

080080a8 <__sread>:
 80080a8:	b570      	push	{r4, r5, r6, lr}
 80080aa:	000c      	movs	r4, r1
 80080ac:	250e      	movs	r5, #14
 80080ae:	5f49      	ldrsh	r1, [r1, r5]
 80080b0:	f000 f878 	bl	80081a4 <_read_r>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	db03      	blt.n	80080c0 <__sread+0x18>
 80080b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80080ba:	181b      	adds	r3, r3, r0
 80080bc:	6563      	str	r3, [r4, #84]	@ 0x54
 80080be:	bd70      	pop	{r4, r5, r6, pc}
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	4a02      	ldr	r2, [pc, #8]	@ (80080cc <__sread+0x24>)
 80080c4:	4013      	ands	r3, r2
 80080c6:	81a3      	strh	r3, [r4, #12]
 80080c8:	e7f9      	b.n	80080be <__sread+0x16>
 80080ca:	46c0      	nop			@ (mov r8, r8)
 80080cc:	ffffefff 	.word	0xffffefff

080080d0 <__swrite>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	001f      	movs	r7, r3
 80080d4:	898b      	ldrh	r3, [r1, #12]
 80080d6:	0005      	movs	r5, r0
 80080d8:	000c      	movs	r4, r1
 80080da:	0016      	movs	r6, r2
 80080dc:	05db      	lsls	r3, r3, #23
 80080de:	d505      	bpl.n	80080ec <__swrite+0x1c>
 80080e0:	230e      	movs	r3, #14
 80080e2:	5ec9      	ldrsh	r1, [r1, r3]
 80080e4:	2200      	movs	r2, #0
 80080e6:	2302      	movs	r3, #2
 80080e8:	f000 f848 	bl	800817c <_lseek_r>
 80080ec:	89a3      	ldrh	r3, [r4, #12]
 80080ee:	4a05      	ldr	r2, [pc, #20]	@ (8008104 <__swrite+0x34>)
 80080f0:	0028      	movs	r0, r5
 80080f2:	4013      	ands	r3, r2
 80080f4:	81a3      	strh	r3, [r4, #12]
 80080f6:	0032      	movs	r2, r6
 80080f8:	230e      	movs	r3, #14
 80080fa:	5ee1      	ldrsh	r1, [r4, r3]
 80080fc:	003b      	movs	r3, r7
 80080fe:	f000 f865 	bl	80081cc <_write_r>
 8008102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008104:	ffffefff 	.word	0xffffefff

08008108 <__sseek>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	000c      	movs	r4, r1
 800810c:	250e      	movs	r5, #14
 800810e:	5f49      	ldrsh	r1, [r1, r5]
 8008110:	f000 f834 	bl	800817c <_lseek_r>
 8008114:	89a3      	ldrh	r3, [r4, #12]
 8008116:	1c42      	adds	r2, r0, #1
 8008118:	d103      	bne.n	8008122 <__sseek+0x1a>
 800811a:	4a05      	ldr	r2, [pc, #20]	@ (8008130 <__sseek+0x28>)
 800811c:	4013      	ands	r3, r2
 800811e:	81a3      	strh	r3, [r4, #12]
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	2280      	movs	r2, #128	@ 0x80
 8008124:	0152      	lsls	r2, r2, #5
 8008126:	4313      	orrs	r3, r2
 8008128:	81a3      	strh	r3, [r4, #12]
 800812a:	6560      	str	r0, [r4, #84]	@ 0x54
 800812c:	e7f8      	b.n	8008120 <__sseek+0x18>
 800812e:	46c0      	nop			@ (mov r8, r8)
 8008130:	ffffefff 	.word	0xffffefff

08008134 <__sclose>:
 8008134:	b510      	push	{r4, lr}
 8008136:	230e      	movs	r3, #14
 8008138:	5ec9      	ldrsh	r1, [r1, r3]
 800813a:	f000 f80d 	bl	8008158 <_close_r>
 800813e:	bd10      	pop	{r4, pc}

08008140 <memset>:
 8008140:	0003      	movs	r3, r0
 8008142:	1882      	adds	r2, r0, r2
 8008144:	4293      	cmp	r3, r2
 8008146:	d100      	bne.n	800814a <memset+0xa>
 8008148:	4770      	bx	lr
 800814a:	7019      	strb	r1, [r3, #0]
 800814c:	3301      	adds	r3, #1
 800814e:	e7f9      	b.n	8008144 <memset+0x4>

08008150 <_localeconv_r>:
 8008150:	4800      	ldr	r0, [pc, #0]	@ (8008154 <_localeconv_r+0x4>)
 8008152:	4770      	bx	lr
 8008154:	20000158 	.word	0x20000158

08008158 <_close_r>:
 8008158:	2300      	movs	r3, #0
 800815a:	b570      	push	{r4, r5, r6, lr}
 800815c:	4d06      	ldr	r5, [pc, #24]	@ (8008178 <_close_r+0x20>)
 800815e:	0004      	movs	r4, r0
 8008160:	0008      	movs	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7fb fc2f 	bl	80039c6 <_close>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d103      	bne.n	8008174 <_close_r+0x1c>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d000      	beq.n	8008174 <_close_r+0x1c>
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	46c0      	nop			@ (mov r8, r8)
 8008178:	200008fc 	.word	0x200008fc

0800817c <_lseek_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	0004      	movs	r4, r0
 8008180:	0008      	movs	r0, r1
 8008182:	0011      	movs	r1, r2
 8008184:	001a      	movs	r2, r3
 8008186:	2300      	movs	r3, #0
 8008188:	4d05      	ldr	r5, [pc, #20]	@ (80081a0 <_lseek_r+0x24>)
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f7fb fc3c 	bl	8003a08 <_lseek>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d103      	bne.n	800819c <_lseek_r+0x20>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d000      	beq.n	800819c <_lseek_r+0x20>
 800819a:	6023      	str	r3, [r4, #0]
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	46c0      	nop			@ (mov r8, r8)
 80081a0:	200008fc 	.word	0x200008fc

080081a4 <_read_r>:
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	0004      	movs	r4, r0
 80081a8:	0008      	movs	r0, r1
 80081aa:	0011      	movs	r1, r2
 80081ac:	001a      	movs	r2, r3
 80081ae:	2300      	movs	r3, #0
 80081b0:	4d05      	ldr	r5, [pc, #20]	@ (80081c8 <_read_r+0x24>)
 80081b2:	602b      	str	r3, [r5, #0]
 80081b4:	f7fb fbce 	bl	8003954 <_read>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d103      	bne.n	80081c4 <_read_r+0x20>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d000      	beq.n	80081c4 <_read_r+0x20>
 80081c2:	6023      	str	r3, [r4, #0]
 80081c4:	bd70      	pop	{r4, r5, r6, pc}
 80081c6:	46c0      	nop			@ (mov r8, r8)
 80081c8:	200008fc 	.word	0x200008fc

080081cc <_write_r>:
 80081cc:	b570      	push	{r4, r5, r6, lr}
 80081ce:	0004      	movs	r4, r0
 80081d0:	0008      	movs	r0, r1
 80081d2:	0011      	movs	r1, r2
 80081d4:	001a      	movs	r2, r3
 80081d6:	2300      	movs	r3, #0
 80081d8:	4d05      	ldr	r5, [pc, #20]	@ (80081f0 <_write_r+0x24>)
 80081da:	602b      	str	r3, [r5, #0]
 80081dc:	f7fb fbd7 	bl	800398e <_write>
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	d103      	bne.n	80081ec <_write_r+0x20>
 80081e4:	682b      	ldr	r3, [r5, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d000      	beq.n	80081ec <_write_r+0x20>
 80081ea:	6023      	str	r3, [r4, #0]
 80081ec:	bd70      	pop	{r4, r5, r6, pc}
 80081ee:	46c0      	nop			@ (mov r8, r8)
 80081f0:	200008fc 	.word	0x200008fc

080081f4 <__errno>:
 80081f4:	4b01      	ldr	r3, [pc, #4]	@ (80081fc <__errno+0x8>)
 80081f6:	6818      	ldr	r0, [r3, #0]
 80081f8:	4770      	bx	lr
 80081fa:	46c0      	nop			@ (mov r8, r8)
 80081fc:	20000018 	.word	0x20000018

08008200 <__libc_init_array>:
 8008200:	b570      	push	{r4, r5, r6, lr}
 8008202:	2600      	movs	r6, #0
 8008204:	4c0c      	ldr	r4, [pc, #48]	@ (8008238 <__libc_init_array+0x38>)
 8008206:	4d0d      	ldr	r5, [pc, #52]	@ (800823c <__libc_init_array+0x3c>)
 8008208:	1b64      	subs	r4, r4, r5
 800820a:	10a4      	asrs	r4, r4, #2
 800820c:	42a6      	cmp	r6, r4
 800820e:	d109      	bne.n	8008224 <__libc_init_array+0x24>
 8008210:	2600      	movs	r6, #0
 8008212:	f002 f8f3 	bl	800a3fc <_init>
 8008216:	4c0a      	ldr	r4, [pc, #40]	@ (8008240 <__libc_init_array+0x40>)
 8008218:	4d0a      	ldr	r5, [pc, #40]	@ (8008244 <__libc_init_array+0x44>)
 800821a:	1b64      	subs	r4, r4, r5
 800821c:	10a4      	asrs	r4, r4, #2
 800821e:	42a6      	cmp	r6, r4
 8008220:	d105      	bne.n	800822e <__libc_init_array+0x2e>
 8008222:	bd70      	pop	{r4, r5, r6, pc}
 8008224:	00b3      	lsls	r3, r6, #2
 8008226:	58eb      	ldr	r3, [r5, r3]
 8008228:	4798      	blx	r3
 800822a:	3601      	adds	r6, #1
 800822c:	e7ee      	b.n	800820c <__libc_init_array+0xc>
 800822e:	00b3      	lsls	r3, r6, #2
 8008230:	58eb      	ldr	r3, [r5, r3]
 8008232:	4798      	blx	r3
 8008234:	3601      	adds	r6, #1
 8008236:	e7f2      	b.n	800821e <__libc_init_array+0x1e>
 8008238:	0800a924 	.word	0x0800a924
 800823c:	0800a924 	.word	0x0800a924
 8008240:	0800a928 	.word	0x0800a928
 8008244:	0800a924 	.word	0x0800a924

08008248 <__retarget_lock_init_recursive>:
 8008248:	4770      	bx	lr

0800824a <__retarget_lock_acquire_recursive>:
 800824a:	4770      	bx	lr

0800824c <__retarget_lock_release_recursive>:
 800824c:	4770      	bx	lr

0800824e <memchr>:
 800824e:	b2c9      	uxtb	r1, r1
 8008250:	1882      	adds	r2, r0, r2
 8008252:	4290      	cmp	r0, r2
 8008254:	d101      	bne.n	800825a <memchr+0xc>
 8008256:	2000      	movs	r0, #0
 8008258:	4770      	bx	lr
 800825a:	7803      	ldrb	r3, [r0, #0]
 800825c:	428b      	cmp	r3, r1
 800825e:	d0fb      	beq.n	8008258 <memchr+0xa>
 8008260:	3001      	adds	r0, #1
 8008262:	e7f6      	b.n	8008252 <memchr+0x4>

08008264 <quorem>:
 8008264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008266:	6903      	ldr	r3, [r0, #16]
 8008268:	690c      	ldr	r4, [r1, #16]
 800826a:	b089      	sub	sp, #36	@ 0x24
 800826c:	9003      	str	r0, [sp, #12]
 800826e:	9106      	str	r1, [sp, #24]
 8008270:	2000      	movs	r0, #0
 8008272:	42a3      	cmp	r3, r4
 8008274:	db63      	blt.n	800833e <quorem+0xda>
 8008276:	000b      	movs	r3, r1
 8008278:	3c01      	subs	r4, #1
 800827a:	3314      	adds	r3, #20
 800827c:	00a5      	lsls	r5, r4, #2
 800827e:	9304      	str	r3, [sp, #16]
 8008280:	195b      	adds	r3, r3, r5
 8008282:	9305      	str	r3, [sp, #20]
 8008284:	9b03      	ldr	r3, [sp, #12]
 8008286:	3314      	adds	r3, #20
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	195d      	adds	r5, r3, r5
 800828c:	9b05      	ldr	r3, [sp, #20]
 800828e:	682f      	ldr	r7, [r5, #0]
 8008290:	681e      	ldr	r6, [r3, #0]
 8008292:	0038      	movs	r0, r7
 8008294:	3601      	adds	r6, #1
 8008296:	0031      	movs	r1, r6
 8008298:	f7f7 ff50 	bl	800013c <__udivsi3>
 800829c:	9002      	str	r0, [sp, #8]
 800829e:	42b7      	cmp	r7, r6
 80082a0:	d327      	bcc.n	80082f2 <quorem+0x8e>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2700      	movs	r7, #0
 80082a6:	469c      	mov	ip, r3
 80082a8:	9e01      	ldr	r6, [sp, #4]
 80082aa:	9707      	str	r7, [sp, #28]
 80082ac:	4662      	mov	r2, ip
 80082ae:	ca08      	ldmia	r2!, {r3}
 80082b0:	6830      	ldr	r0, [r6, #0]
 80082b2:	4694      	mov	ip, r2
 80082b4:	9a02      	ldr	r2, [sp, #8]
 80082b6:	b299      	uxth	r1, r3
 80082b8:	4351      	muls	r1, r2
 80082ba:	0c1b      	lsrs	r3, r3, #16
 80082bc:	4353      	muls	r3, r2
 80082be:	19c9      	adds	r1, r1, r7
 80082c0:	0c0a      	lsrs	r2, r1, #16
 80082c2:	189b      	adds	r3, r3, r2
 80082c4:	b289      	uxth	r1, r1
 80082c6:	b282      	uxth	r2, r0
 80082c8:	1a52      	subs	r2, r2, r1
 80082ca:	9907      	ldr	r1, [sp, #28]
 80082cc:	0c1f      	lsrs	r7, r3, #16
 80082ce:	1852      	adds	r2, r2, r1
 80082d0:	0c00      	lsrs	r0, r0, #16
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	1411      	asrs	r1, r2, #16
 80082d6:	1ac3      	subs	r3, r0, r3
 80082d8:	185b      	adds	r3, r3, r1
 80082da:	1419      	asrs	r1, r3, #16
 80082dc:	b292      	uxth	r2, r2
 80082de:	041b      	lsls	r3, r3, #16
 80082e0:	431a      	orrs	r2, r3
 80082e2:	9b05      	ldr	r3, [sp, #20]
 80082e4:	9107      	str	r1, [sp, #28]
 80082e6:	c604      	stmia	r6!, {r2}
 80082e8:	4563      	cmp	r3, ip
 80082ea:	d2df      	bcs.n	80082ac <quorem+0x48>
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d02b      	beq.n	800834a <quorem+0xe6>
 80082f2:	9906      	ldr	r1, [sp, #24]
 80082f4:	9803      	ldr	r0, [sp, #12]
 80082f6:	f001 f9b7 	bl	8009668 <__mcmp>
 80082fa:	2800      	cmp	r0, #0
 80082fc:	db1e      	blt.n	800833c <quorem+0xd8>
 80082fe:	2600      	movs	r6, #0
 8008300:	9d01      	ldr	r5, [sp, #4]
 8008302:	9904      	ldr	r1, [sp, #16]
 8008304:	c901      	ldmia	r1!, {r0}
 8008306:	682b      	ldr	r3, [r5, #0]
 8008308:	b287      	uxth	r7, r0
 800830a:	b29a      	uxth	r2, r3
 800830c:	1bd2      	subs	r2, r2, r7
 800830e:	1992      	adds	r2, r2, r6
 8008310:	0c00      	lsrs	r0, r0, #16
 8008312:	0c1b      	lsrs	r3, r3, #16
 8008314:	1a1b      	subs	r3, r3, r0
 8008316:	1410      	asrs	r0, r2, #16
 8008318:	181b      	adds	r3, r3, r0
 800831a:	141e      	asrs	r6, r3, #16
 800831c:	b292      	uxth	r2, r2
 800831e:	041b      	lsls	r3, r3, #16
 8008320:	431a      	orrs	r2, r3
 8008322:	9b05      	ldr	r3, [sp, #20]
 8008324:	c504      	stmia	r5!, {r2}
 8008326:	428b      	cmp	r3, r1
 8008328:	d2ec      	bcs.n	8008304 <quorem+0xa0>
 800832a:	9a01      	ldr	r2, [sp, #4]
 800832c:	00a3      	lsls	r3, r4, #2
 800832e:	18d3      	adds	r3, r2, r3
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	2a00      	cmp	r2, #0
 8008334:	d014      	beq.n	8008360 <quorem+0xfc>
 8008336:	9b02      	ldr	r3, [sp, #8]
 8008338:	3301      	adds	r3, #1
 800833a:	9302      	str	r3, [sp, #8]
 800833c:	9802      	ldr	r0, [sp, #8]
 800833e:	b009      	add	sp, #36	@ 0x24
 8008340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008342:	682b      	ldr	r3, [r5, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d104      	bne.n	8008352 <quorem+0xee>
 8008348:	3c01      	subs	r4, #1
 800834a:	9b01      	ldr	r3, [sp, #4]
 800834c:	3d04      	subs	r5, #4
 800834e:	42ab      	cmp	r3, r5
 8008350:	d3f7      	bcc.n	8008342 <quorem+0xde>
 8008352:	9b03      	ldr	r3, [sp, #12]
 8008354:	611c      	str	r4, [r3, #16]
 8008356:	e7cc      	b.n	80082f2 <quorem+0x8e>
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	2a00      	cmp	r2, #0
 800835c:	d104      	bne.n	8008368 <quorem+0x104>
 800835e:	3c01      	subs	r4, #1
 8008360:	9a01      	ldr	r2, [sp, #4]
 8008362:	3b04      	subs	r3, #4
 8008364:	429a      	cmp	r2, r3
 8008366:	d3f7      	bcc.n	8008358 <quorem+0xf4>
 8008368:	9b03      	ldr	r3, [sp, #12]
 800836a:	611c      	str	r4, [r3, #16]
 800836c:	e7e3      	b.n	8008336 <quorem+0xd2>
	...

08008370 <_dtoa_r>:
 8008370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008372:	0014      	movs	r4, r2
 8008374:	001d      	movs	r5, r3
 8008376:	69c6      	ldr	r6, [r0, #28]
 8008378:	b09d      	sub	sp, #116	@ 0x74
 800837a:	940a      	str	r4, [sp, #40]	@ 0x28
 800837c:	950b      	str	r5, [sp, #44]	@ 0x2c
 800837e:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8008380:	9003      	str	r0, [sp, #12]
 8008382:	2e00      	cmp	r6, #0
 8008384:	d10f      	bne.n	80083a6 <_dtoa_r+0x36>
 8008386:	2010      	movs	r0, #16
 8008388:	f000 fe2c 	bl	8008fe4 <malloc>
 800838c:	9b03      	ldr	r3, [sp, #12]
 800838e:	1e02      	subs	r2, r0, #0
 8008390:	61d8      	str	r0, [r3, #28]
 8008392:	d104      	bne.n	800839e <_dtoa_r+0x2e>
 8008394:	21ef      	movs	r1, #239	@ 0xef
 8008396:	4bc7      	ldr	r3, [pc, #796]	@ (80086b4 <_dtoa_r+0x344>)
 8008398:	48c7      	ldr	r0, [pc, #796]	@ (80086b8 <_dtoa_r+0x348>)
 800839a:	f001 fcb9 	bl	8009d10 <__assert_func>
 800839e:	6046      	str	r6, [r0, #4]
 80083a0:	6086      	str	r6, [r0, #8]
 80083a2:	6006      	str	r6, [r0, #0]
 80083a4:	60c6      	str	r6, [r0, #12]
 80083a6:	9b03      	ldr	r3, [sp, #12]
 80083a8:	69db      	ldr	r3, [r3, #28]
 80083aa:	6819      	ldr	r1, [r3, #0]
 80083ac:	2900      	cmp	r1, #0
 80083ae:	d00b      	beq.n	80083c8 <_dtoa_r+0x58>
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	2301      	movs	r3, #1
 80083b4:	4093      	lsls	r3, r2
 80083b6:	604a      	str	r2, [r1, #4]
 80083b8:	608b      	str	r3, [r1, #8]
 80083ba:	9803      	ldr	r0, [sp, #12]
 80083bc:	f000 ff12 	bl	80091e4 <_Bfree>
 80083c0:	2200      	movs	r2, #0
 80083c2:	9b03      	ldr	r3, [sp, #12]
 80083c4:	69db      	ldr	r3, [r3, #28]
 80083c6:	601a      	str	r2, [r3, #0]
 80083c8:	2d00      	cmp	r5, #0
 80083ca:	da1e      	bge.n	800840a <_dtoa_r+0x9a>
 80083cc:	2301      	movs	r3, #1
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	006b      	lsls	r3, r5, #1
 80083d2:	085b      	lsrs	r3, r3, #1
 80083d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083d6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80083d8:	4bb8      	ldr	r3, [pc, #736]	@ (80086bc <_dtoa_r+0x34c>)
 80083da:	4ab8      	ldr	r2, [pc, #736]	@ (80086bc <_dtoa_r+0x34c>)
 80083dc:	403b      	ands	r3, r7
 80083de:	4293      	cmp	r3, r2
 80083e0:	d116      	bne.n	8008410 <_dtoa_r+0xa0>
 80083e2:	4bb7      	ldr	r3, [pc, #732]	@ (80086c0 <_dtoa_r+0x350>)
 80083e4:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	033b      	lsls	r3, r7, #12
 80083ea:	0b1b      	lsrs	r3, r3, #12
 80083ec:	4323      	orrs	r3, r4
 80083ee:	d101      	bne.n	80083f4 <_dtoa_r+0x84>
 80083f0:	f000 fd80 	bl	8008ef4 <_dtoa_r+0xb84>
 80083f4:	4bb3      	ldr	r3, [pc, #716]	@ (80086c4 <_dtoa_r+0x354>)
 80083f6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80083f8:	9308      	str	r3, [sp, #32]
 80083fa:	2a00      	cmp	r2, #0
 80083fc:	d002      	beq.n	8008404 <_dtoa_r+0x94>
 80083fe:	4bb2      	ldr	r3, [pc, #712]	@ (80086c8 <_dtoa_r+0x358>)
 8008400:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008402:	6013      	str	r3, [r2, #0]
 8008404:	9808      	ldr	r0, [sp, #32]
 8008406:	b01d      	add	sp, #116	@ 0x74
 8008408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800840a:	2300      	movs	r3, #0
 800840c:	603b      	str	r3, [r7, #0]
 800840e:	e7e2      	b.n	80083d6 <_dtoa_r+0x66>
 8008410:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008412:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008414:	9212      	str	r2, [sp, #72]	@ 0x48
 8008416:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008418:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800841a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800841c:	2200      	movs	r2, #0
 800841e:	2300      	movs	r3, #0
 8008420:	f7f8 f812 	bl	8000448 <__aeabi_dcmpeq>
 8008424:	1e06      	subs	r6, r0, #0
 8008426:	d00b      	beq.n	8008440 <_dtoa_r+0xd0>
 8008428:	2301      	movs	r3, #1
 800842a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800842c:	6013      	str	r3, [r2, #0]
 800842e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <_dtoa_r+0xca>
 8008434:	4ba5      	ldr	r3, [pc, #660]	@ (80086cc <_dtoa_r+0x35c>)
 8008436:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008438:	6013      	str	r3, [r2, #0]
 800843a:	4ba5      	ldr	r3, [pc, #660]	@ (80086d0 <_dtoa_r+0x360>)
 800843c:	9308      	str	r3, [sp, #32]
 800843e:	e7e1      	b.n	8008404 <_dtoa_r+0x94>
 8008440:	ab1a      	add	r3, sp, #104	@ 0x68
 8008442:	9301      	str	r3, [sp, #4]
 8008444:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	9803      	ldr	r0, [sp, #12]
 800844a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800844c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800844e:	f001 f9c1 	bl	80097d4 <__d2b>
 8008452:	007a      	lsls	r2, r7, #1
 8008454:	9005      	str	r0, [sp, #20]
 8008456:	0d52      	lsrs	r2, r2, #21
 8008458:	d100      	bne.n	800845c <_dtoa_r+0xec>
 800845a:	e07b      	b.n	8008554 <_dtoa_r+0x1e4>
 800845c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800845e:	9618      	str	r6, [sp, #96]	@ 0x60
 8008460:	0319      	lsls	r1, r3, #12
 8008462:	4b9c      	ldr	r3, [pc, #624]	@ (80086d4 <_dtoa_r+0x364>)
 8008464:	0b09      	lsrs	r1, r1, #12
 8008466:	430b      	orrs	r3, r1
 8008468:	499b      	ldr	r1, [pc, #620]	@ (80086d8 <_dtoa_r+0x368>)
 800846a:	1857      	adds	r7, r2, r1
 800846c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800846e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008470:	0019      	movs	r1, r3
 8008472:	2200      	movs	r2, #0
 8008474:	4b99      	ldr	r3, [pc, #612]	@ (80086dc <_dtoa_r+0x36c>)
 8008476:	f7f9 fd4d 	bl	8001f14 <__aeabi_dsub>
 800847a:	4a99      	ldr	r2, [pc, #612]	@ (80086e0 <_dtoa_r+0x370>)
 800847c:	4b99      	ldr	r3, [pc, #612]	@ (80086e4 <_dtoa_r+0x374>)
 800847e:	f7f9 fa63 	bl	8001948 <__aeabi_dmul>
 8008482:	4a99      	ldr	r2, [pc, #612]	@ (80086e8 <_dtoa_r+0x378>)
 8008484:	4b99      	ldr	r3, [pc, #612]	@ (80086ec <_dtoa_r+0x37c>)
 8008486:	f7f8 fa5f 	bl	8000948 <__aeabi_dadd>
 800848a:	0004      	movs	r4, r0
 800848c:	0038      	movs	r0, r7
 800848e:	000d      	movs	r5, r1
 8008490:	f7fa f9a8 	bl	80027e4 <__aeabi_i2d>
 8008494:	4a96      	ldr	r2, [pc, #600]	@ (80086f0 <_dtoa_r+0x380>)
 8008496:	4b97      	ldr	r3, [pc, #604]	@ (80086f4 <_dtoa_r+0x384>)
 8008498:	f7f9 fa56 	bl	8001948 <__aeabi_dmul>
 800849c:	0002      	movs	r2, r0
 800849e:	000b      	movs	r3, r1
 80084a0:	0020      	movs	r0, r4
 80084a2:	0029      	movs	r1, r5
 80084a4:	f7f8 fa50 	bl	8000948 <__aeabi_dadd>
 80084a8:	0004      	movs	r4, r0
 80084aa:	000d      	movs	r5, r1
 80084ac:	f7fa f95e 	bl	800276c <__aeabi_d2iz>
 80084b0:	2200      	movs	r2, #0
 80084b2:	9004      	str	r0, [sp, #16]
 80084b4:	2300      	movs	r3, #0
 80084b6:	0020      	movs	r0, r4
 80084b8:	0029      	movs	r1, r5
 80084ba:	f7f7 ffcb 	bl	8000454 <__aeabi_dcmplt>
 80084be:	2800      	cmp	r0, #0
 80084c0:	d00b      	beq.n	80084da <_dtoa_r+0x16a>
 80084c2:	9804      	ldr	r0, [sp, #16]
 80084c4:	f7fa f98e 	bl	80027e4 <__aeabi_i2d>
 80084c8:	002b      	movs	r3, r5
 80084ca:	0022      	movs	r2, r4
 80084cc:	f7f7 ffbc 	bl	8000448 <__aeabi_dcmpeq>
 80084d0:	4243      	negs	r3, r0
 80084d2:	4158      	adcs	r0, r3
 80084d4:	9b04      	ldr	r3, [sp, #16]
 80084d6:	1a1b      	subs	r3, r3, r0
 80084d8:	9304      	str	r3, [sp, #16]
 80084da:	2301      	movs	r3, #1
 80084dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80084de:	9b04      	ldr	r3, [sp, #16]
 80084e0:	2b16      	cmp	r3, #22
 80084e2:	d810      	bhi.n	8008506 <_dtoa_r+0x196>
 80084e4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80084e6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80084e8:	9a04      	ldr	r2, [sp, #16]
 80084ea:	4b83      	ldr	r3, [pc, #524]	@ (80086f8 <_dtoa_r+0x388>)
 80084ec:	00d2      	lsls	r2, r2, #3
 80084ee:	189b      	adds	r3, r3, r2
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	f7f7 ffae 	bl	8000454 <__aeabi_dcmplt>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	d047      	beq.n	800858c <_dtoa_r+0x21c>
 80084fc:	9b04      	ldr	r3, [sp, #16]
 80084fe:	3b01      	subs	r3, #1
 8008500:	9304      	str	r3, [sp, #16]
 8008502:	2300      	movs	r3, #0
 8008504:	9315      	str	r3, [sp, #84]	@ 0x54
 8008506:	2200      	movs	r2, #0
 8008508:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800850a:	9206      	str	r2, [sp, #24]
 800850c:	1bdb      	subs	r3, r3, r7
 800850e:	1e5a      	subs	r2, r3, #1
 8008510:	d53e      	bpl.n	8008590 <_dtoa_r+0x220>
 8008512:	2201      	movs	r2, #1
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	9306      	str	r3, [sp, #24]
 8008518:	2300      	movs	r3, #0
 800851a:	930d      	str	r3, [sp, #52]	@ 0x34
 800851c:	9b04      	ldr	r3, [sp, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	db38      	blt.n	8008594 <_dtoa_r+0x224>
 8008522:	9a04      	ldr	r2, [sp, #16]
 8008524:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008526:	4694      	mov	ip, r2
 8008528:	4463      	add	r3, ip
 800852a:	930d      	str	r3, [sp, #52]	@ 0x34
 800852c:	2300      	movs	r3, #0
 800852e:	9214      	str	r2, [sp, #80]	@ 0x50
 8008530:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008532:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008534:	2401      	movs	r4, #1
 8008536:	2b09      	cmp	r3, #9
 8008538:	d862      	bhi.n	8008600 <_dtoa_r+0x290>
 800853a:	2b05      	cmp	r3, #5
 800853c:	dd02      	ble.n	8008544 <_dtoa_r+0x1d4>
 800853e:	2400      	movs	r4, #0
 8008540:	3b04      	subs	r3, #4
 8008542:	9322      	str	r3, [sp, #136]	@ 0x88
 8008544:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008546:	1e98      	subs	r0, r3, #2
 8008548:	2803      	cmp	r0, #3
 800854a:	d863      	bhi.n	8008614 <_dtoa_r+0x2a4>
 800854c:	f7f7 fde2 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008550:	2b385654 	.word	0x2b385654
 8008554:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008556:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8008558:	18f6      	adds	r6, r6, r3
 800855a:	4b68      	ldr	r3, [pc, #416]	@ (80086fc <_dtoa_r+0x38c>)
 800855c:	18f2      	adds	r2, r6, r3
 800855e:	2a20      	cmp	r2, #32
 8008560:	dd0f      	ble.n	8008582 <_dtoa_r+0x212>
 8008562:	2340      	movs	r3, #64	@ 0x40
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	409f      	lsls	r7, r3
 8008568:	4b65      	ldr	r3, [pc, #404]	@ (8008700 <_dtoa_r+0x390>)
 800856a:	0038      	movs	r0, r7
 800856c:	18f3      	adds	r3, r6, r3
 800856e:	40dc      	lsrs	r4, r3
 8008570:	4320      	orrs	r0, r4
 8008572:	f7fa f965 	bl	8002840 <__aeabi_ui2d>
 8008576:	2201      	movs	r2, #1
 8008578:	4b62      	ldr	r3, [pc, #392]	@ (8008704 <_dtoa_r+0x394>)
 800857a:	1e77      	subs	r7, r6, #1
 800857c:	18cb      	adds	r3, r1, r3
 800857e:	9218      	str	r2, [sp, #96]	@ 0x60
 8008580:	e776      	b.n	8008470 <_dtoa_r+0x100>
 8008582:	2320      	movs	r3, #32
 8008584:	0020      	movs	r0, r4
 8008586:	1a9b      	subs	r3, r3, r2
 8008588:	4098      	lsls	r0, r3
 800858a:	e7f2      	b.n	8008572 <_dtoa_r+0x202>
 800858c:	9015      	str	r0, [sp, #84]	@ 0x54
 800858e:	e7ba      	b.n	8008506 <_dtoa_r+0x196>
 8008590:	920d      	str	r2, [sp, #52]	@ 0x34
 8008592:	e7c3      	b.n	800851c <_dtoa_r+0x1ac>
 8008594:	9b06      	ldr	r3, [sp, #24]
 8008596:	9a04      	ldr	r2, [sp, #16]
 8008598:	1a9b      	subs	r3, r3, r2
 800859a:	9306      	str	r3, [sp, #24]
 800859c:	4253      	negs	r3, r2
 800859e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80085a0:	2300      	movs	r3, #0
 80085a2:	9314      	str	r3, [sp, #80]	@ 0x50
 80085a4:	e7c5      	b.n	8008532 <_dtoa_r+0x1c2>
 80085a6:	2301      	movs	r3, #1
 80085a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80085aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80085ac:	4694      	mov	ip, r2
 80085ae:	9b04      	ldr	r3, [sp, #16]
 80085b0:	4463      	add	r3, ip
 80085b2:	930e      	str	r3, [sp, #56]	@ 0x38
 80085b4:	3301      	adds	r3, #1
 80085b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	dc08      	bgt.n	80085ce <_dtoa_r+0x25e>
 80085bc:	2301      	movs	r3, #1
 80085be:	e006      	b.n	80085ce <_dtoa_r+0x25e>
 80085c0:	2301      	movs	r3, #1
 80085c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80085c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	dd28      	ble.n	800861c <_dtoa_r+0x2ac>
 80085ca:	930e      	str	r3, [sp, #56]	@ 0x38
 80085cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ce:	9a03      	ldr	r2, [sp, #12]
 80085d0:	2100      	movs	r1, #0
 80085d2:	69d0      	ldr	r0, [r2, #28]
 80085d4:	2204      	movs	r2, #4
 80085d6:	0015      	movs	r5, r2
 80085d8:	3514      	adds	r5, #20
 80085da:	429d      	cmp	r5, r3
 80085dc:	d923      	bls.n	8008626 <_dtoa_r+0x2b6>
 80085de:	6041      	str	r1, [r0, #4]
 80085e0:	9803      	ldr	r0, [sp, #12]
 80085e2:	f000 fdbb 	bl	800915c <_Balloc>
 80085e6:	9008      	str	r0, [sp, #32]
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d11f      	bne.n	800862c <_dtoa_r+0x2bc>
 80085ec:	21b0      	movs	r1, #176	@ 0xb0
 80085ee:	4b46      	ldr	r3, [pc, #280]	@ (8008708 <_dtoa_r+0x398>)
 80085f0:	4831      	ldr	r0, [pc, #196]	@ (80086b8 <_dtoa_r+0x348>)
 80085f2:	9a08      	ldr	r2, [sp, #32]
 80085f4:	31ff      	adds	r1, #255	@ 0xff
 80085f6:	e6d0      	b.n	800839a <_dtoa_r+0x2a>
 80085f8:	2300      	movs	r3, #0
 80085fa:	e7e2      	b.n	80085c2 <_dtoa_r+0x252>
 80085fc:	2300      	movs	r3, #0
 80085fe:	e7d3      	b.n	80085a8 <_dtoa_r+0x238>
 8008600:	2300      	movs	r3, #0
 8008602:	9410      	str	r4, [sp, #64]	@ 0x40
 8008604:	9322      	str	r3, [sp, #136]	@ 0x88
 8008606:	3b01      	subs	r3, #1
 8008608:	2200      	movs	r2, #0
 800860a:	930e      	str	r3, [sp, #56]	@ 0x38
 800860c:	9309      	str	r3, [sp, #36]	@ 0x24
 800860e:	3313      	adds	r3, #19
 8008610:	9223      	str	r2, [sp, #140]	@ 0x8c
 8008612:	e7dc      	b.n	80085ce <_dtoa_r+0x25e>
 8008614:	2301      	movs	r3, #1
 8008616:	9310      	str	r3, [sp, #64]	@ 0x40
 8008618:	3b02      	subs	r3, #2
 800861a:	e7f5      	b.n	8008608 <_dtoa_r+0x298>
 800861c:	2301      	movs	r3, #1
 800861e:	001a      	movs	r2, r3
 8008620:	930e      	str	r3, [sp, #56]	@ 0x38
 8008622:	9309      	str	r3, [sp, #36]	@ 0x24
 8008624:	e7f4      	b.n	8008610 <_dtoa_r+0x2a0>
 8008626:	3101      	adds	r1, #1
 8008628:	0052      	lsls	r2, r2, #1
 800862a:	e7d4      	b.n	80085d6 <_dtoa_r+0x266>
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	9a08      	ldr	r2, [sp, #32]
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008636:	2b0e      	cmp	r3, #14
 8008638:	d900      	bls.n	800863c <_dtoa_r+0x2cc>
 800863a:	e0d6      	b.n	80087ea <_dtoa_r+0x47a>
 800863c:	2c00      	cmp	r4, #0
 800863e:	d100      	bne.n	8008642 <_dtoa_r+0x2d2>
 8008640:	e0d3      	b.n	80087ea <_dtoa_r+0x47a>
 8008642:	9b04      	ldr	r3, [sp, #16]
 8008644:	2b00      	cmp	r3, #0
 8008646:	dd63      	ble.n	8008710 <_dtoa_r+0x3a0>
 8008648:	210f      	movs	r1, #15
 800864a:	9a04      	ldr	r2, [sp, #16]
 800864c:	4b2a      	ldr	r3, [pc, #168]	@ (80086f8 <_dtoa_r+0x388>)
 800864e:	400a      	ands	r2, r1
 8008650:	00d2      	lsls	r2, r2, #3
 8008652:	189b      	adds	r3, r3, r2
 8008654:	681e      	ldr	r6, [r3, #0]
 8008656:	685f      	ldr	r7, [r3, #4]
 8008658:	9b04      	ldr	r3, [sp, #16]
 800865a:	2402      	movs	r4, #2
 800865c:	111d      	asrs	r5, r3, #4
 800865e:	05db      	lsls	r3, r3, #23
 8008660:	d50a      	bpl.n	8008678 <_dtoa_r+0x308>
 8008662:	4b2a      	ldr	r3, [pc, #168]	@ (800870c <_dtoa_r+0x39c>)
 8008664:	400d      	ands	r5, r1
 8008666:	6a1a      	ldr	r2, [r3, #32]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800866c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800866e:	f7f8 fd31 	bl	80010d4 <__aeabi_ddiv>
 8008672:	900a      	str	r0, [sp, #40]	@ 0x28
 8008674:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008676:	3401      	adds	r4, #1
 8008678:	4b24      	ldr	r3, [pc, #144]	@ (800870c <_dtoa_r+0x39c>)
 800867a:	930c      	str	r3, [sp, #48]	@ 0x30
 800867c:	2d00      	cmp	r5, #0
 800867e:	d108      	bne.n	8008692 <_dtoa_r+0x322>
 8008680:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008682:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008684:	0032      	movs	r2, r6
 8008686:	003b      	movs	r3, r7
 8008688:	f7f8 fd24 	bl	80010d4 <__aeabi_ddiv>
 800868c:	900a      	str	r0, [sp, #40]	@ 0x28
 800868e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008690:	e059      	b.n	8008746 <_dtoa_r+0x3d6>
 8008692:	2301      	movs	r3, #1
 8008694:	421d      	tst	r5, r3
 8008696:	d009      	beq.n	80086ac <_dtoa_r+0x33c>
 8008698:	18e4      	adds	r4, r4, r3
 800869a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800869c:	0030      	movs	r0, r6
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	0039      	movs	r1, r7
 80086a4:	f7f9 f950 	bl	8001948 <__aeabi_dmul>
 80086a8:	0006      	movs	r6, r0
 80086aa:	000f      	movs	r7, r1
 80086ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086ae:	106d      	asrs	r5, r5, #1
 80086b0:	3308      	adds	r3, #8
 80086b2:	e7e2      	b.n	800867a <_dtoa_r+0x30a>
 80086b4:	0800a5e9 	.word	0x0800a5e9
 80086b8:	0800a600 	.word	0x0800a600
 80086bc:	7ff00000 	.word	0x7ff00000
 80086c0:	0000270f 	.word	0x0000270f
 80086c4:	0800a5e5 	.word	0x0800a5e5
 80086c8:	0800a5e8 	.word	0x0800a5e8
 80086cc:	0800a5b9 	.word	0x0800a5b9
 80086d0:	0800a5b8 	.word	0x0800a5b8
 80086d4:	3ff00000 	.word	0x3ff00000
 80086d8:	fffffc01 	.word	0xfffffc01
 80086dc:	3ff80000 	.word	0x3ff80000
 80086e0:	636f4361 	.word	0x636f4361
 80086e4:	3fd287a7 	.word	0x3fd287a7
 80086e8:	8b60c8b3 	.word	0x8b60c8b3
 80086ec:	3fc68a28 	.word	0x3fc68a28
 80086f0:	509f79fb 	.word	0x509f79fb
 80086f4:	3fd34413 	.word	0x3fd34413
 80086f8:	0800a750 	.word	0x0800a750
 80086fc:	00000432 	.word	0x00000432
 8008700:	00000412 	.word	0x00000412
 8008704:	fe100000 	.word	0xfe100000
 8008708:	0800a658 	.word	0x0800a658
 800870c:	0800a728 	.word	0x0800a728
 8008710:	9b04      	ldr	r3, [sp, #16]
 8008712:	2402      	movs	r4, #2
 8008714:	2b00      	cmp	r3, #0
 8008716:	d016      	beq.n	8008746 <_dtoa_r+0x3d6>
 8008718:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800871a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800871c:	220f      	movs	r2, #15
 800871e:	425d      	negs	r5, r3
 8008720:	402a      	ands	r2, r5
 8008722:	4bd5      	ldr	r3, [pc, #852]	@ (8008a78 <_dtoa_r+0x708>)
 8008724:	00d2      	lsls	r2, r2, #3
 8008726:	189b      	adds	r3, r3, r2
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	f7f9 f90c 	bl	8001948 <__aeabi_dmul>
 8008730:	2701      	movs	r7, #1
 8008732:	2300      	movs	r3, #0
 8008734:	900a      	str	r0, [sp, #40]	@ 0x28
 8008736:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008738:	4ed0      	ldr	r6, [pc, #832]	@ (8008a7c <_dtoa_r+0x70c>)
 800873a:	112d      	asrs	r5, r5, #4
 800873c:	2d00      	cmp	r5, #0
 800873e:	d000      	beq.n	8008742 <_dtoa_r+0x3d2>
 8008740:	e095      	b.n	800886e <_dtoa_r+0x4fe>
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1a2      	bne.n	800868c <_dtoa_r+0x31c>
 8008746:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008748:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800874a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800874c:	2b00      	cmp	r3, #0
 800874e:	d100      	bne.n	8008752 <_dtoa_r+0x3e2>
 8008750:	e098      	b.n	8008884 <_dtoa_r+0x514>
 8008752:	2200      	movs	r2, #0
 8008754:	0030      	movs	r0, r6
 8008756:	0039      	movs	r1, r7
 8008758:	4bc9      	ldr	r3, [pc, #804]	@ (8008a80 <_dtoa_r+0x710>)
 800875a:	f7f7 fe7b 	bl	8000454 <__aeabi_dcmplt>
 800875e:	2800      	cmp	r0, #0
 8008760:	d100      	bne.n	8008764 <_dtoa_r+0x3f4>
 8008762:	e08f      	b.n	8008884 <_dtoa_r+0x514>
 8008764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008766:	2b00      	cmp	r3, #0
 8008768:	d100      	bne.n	800876c <_dtoa_r+0x3fc>
 800876a:	e08b      	b.n	8008884 <_dtoa_r+0x514>
 800876c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800876e:	2b00      	cmp	r3, #0
 8008770:	dd37      	ble.n	80087e2 <_dtoa_r+0x472>
 8008772:	9b04      	ldr	r3, [sp, #16]
 8008774:	2200      	movs	r2, #0
 8008776:	3b01      	subs	r3, #1
 8008778:	930c      	str	r3, [sp, #48]	@ 0x30
 800877a:	0030      	movs	r0, r6
 800877c:	4bc1      	ldr	r3, [pc, #772]	@ (8008a84 <_dtoa_r+0x714>)
 800877e:	0039      	movs	r1, r7
 8008780:	f7f9 f8e2 	bl	8001948 <__aeabi_dmul>
 8008784:	900a      	str	r0, [sp, #40]	@ 0x28
 8008786:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008788:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800878a:	3401      	adds	r4, #1
 800878c:	0020      	movs	r0, r4
 800878e:	9311      	str	r3, [sp, #68]	@ 0x44
 8008790:	f7fa f828 	bl	80027e4 <__aeabi_i2d>
 8008794:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008798:	f7f9 f8d6 	bl	8001948 <__aeabi_dmul>
 800879c:	4bba      	ldr	r3, [pc, #744]	@ (8008a88 <_dtoa_r+0x718>)
 800879e:	2200      	movs	r2, #0
 80087a0:	f7f8 f8d2 	bl	8000948 <__aeabi_dadd>
 80087a4:	4bb9      	ldr	r3, [pc, #740]	@ (8008a8c <_dtoa_r+0x71c>)
 80087a6:	0006      	movs	r6, r0
 80087a8:	18cf      	adds	r7, r1, r3
 80087aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d16d      	bne.n	800888c <_dtoa_r+0x51c>
 80087b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80087b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087b4:	2200      	movs	r2, #0
 80087b6:	4bb6      	ldr	r3, [pc, #728]	@ (8008a90 <_dtoa_r+0x720>)
 80087b8:	f7f9 fbac 	bl	8001f14 <__aeabi_dsub>
 80087bc:	0032      	movs	r2, r6
 80087be:	003b      	movs	r3, r7
 80087c0:	0004      	movs	r4, r0
 80087c2:	000d      	movs	r5, r1
 80087c4:	f7f7 fe5a 	bl	800047c <__aeabi_dcmpgt>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d000      	beq.n	80087ce <_dtoa_r+0x45e>
 80087cc:	e2b6      	b.n	8008d3c <_dtoa_r+0x9cc>
 80087ce:	2180      	movs	r1, #128	@ 0x80
 80087d0:	0609      	lsls	r1, r1, #24
 80087d2:	187b      	adds	r3, r7, r1
 80087d4:	0032      	movs	r2, r6
 80087d6:	0020      	movs	r0, r4
 80087d8:	0029      	movs	r1, r5
 80087da:	f7f7 fe3b 	bl	8000454 <__aeabi_dcmplt>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d128      	bne.n	8008834 <_dtoa_r+0x4c4>
 80087e2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087e4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80087e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80087e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087ea:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	da00      	bge.n	80087f2 <_dtoa_r+0x482>
 80087f0:	e174      	b.n	8008adc <_dtoa_r+0x76c>
 80087f2:	9a04      	ldr	r2, [sp, #16]
 80087f4:	2a0e      	cmp	r2, #14
 80087f6:	dd00      	ble.n	80087fa <_dtoa_r+0x48a>
 80087f8:	e170      	b.n	8008adc <_dtoa_r+0x76c>
 80087fa:	4b9f      	ldr	r3, [pc, #636]	@ (8008a78 <_dtoa_r+0x708>)
 80087fc:	00d2      	lsls	r2, r2, #3
 80087fe:	189b      	adds	r3, r3, r2
 8008800:	685c      	ldr	r4, [r3, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	9306      	str	r3, [sp, #24]
 8008806:	9407      	str	r4, [sp, #28]
 8008808:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800880a:	2b00      	cmp	r3, #0
 800880c:	db00      	blt.n	8008810 <_dtoa_r+0x4a0>
 800880e:	e0e7      	b.n	80089e0 <_dtoa_r+0x670>
 8008810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008812:	2b00      	cmp	r3, #0
 8008814:	dd00      	ble.n	8008818 <_dtoa_r+0x4a8>
 8008816:	e0e3      	b.n	80089e0 <_dtoa_r+0x670>
 8008818:	d10c      	bne.n	8008834 <_dtoa_r+0x4c4>
 800881a:	9806      	ldr	r0, [sp, #24]
 800881c:	9907      	ldr	r1, [sp, #28]
 800881e:	2200      	movs	r2, #0
 8008820:	4b9b      	ldr	r3, [pc, #620]	@ (8008a90 <_dtoa_r+0x720>)
 8008822:	f7f9 f891 	bl	8001948 <__aeabi_dmul>
 8008826:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008828:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800882a:	f7f7 fe31 	bl	8000490 <__aeabi_dcmpge>
 800882e:	2800      	cmp	r0, #0
 8008830:	d100      	bne.n	8008834 <_dtoa_r+0x4c4>
 8008832:	e286      	b.n	8008d42 <_dtoa_r+0x9d2>
 8008834:	2600      	movs	r6, #0
 8008836:	0037      	movs	r7, r6
 8008838:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800883a:	9c08      	ldr	r4, [sp, #32]
 800883c:	43db      	mvns	r3, r3
 800883e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008840:	9704      	str	r7, [sp, #16]
 8008842:	2700      	movs	r7, #0
 8008844:	0031      	movs	r1, r6
 8008846:	9803      	ldr	r0, [sp, #12]
 8008848:	f000 fccc 	bl	80091e4 <_Bfree>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d100      	bne.n	8008854 <_dtoa_r+0x4e4>
 8008852:	e0bb      	b.n	80089cc <_dtoa_r+0x65c>
 8008854:	2f00      	cmp	r7, #0
 8008856:	d005      	beq.n	8008864 <_dtoa_r+0x4f4>
 8008858:	429f      	cmp	r7, r3
 800885a:	d003      	beq.n	8008864 <_dtoa_r+0x4f4>
 800885c:	0039      	movs	r1, r7
 800885e:	9803      	ldr	r0, [sp, #12]
 8008860:	f000 fcc0 	bl	80091e4 <_Bfree>
 8008864:	9904      	ldr	r1, [sp, #16]
 8008866:	9803      	ldr	r0, [sp, #12]
 8008868:	f000 fcbc 	bl	80091e4 <_Bfree>
 800886c:	e0ae      	b.n	80089cc <_dtoa_r+0x65c>
 800886e:	423d      	tst	r5, r7
 8008870:	d005      	beq.n	800887e <_dtoa_r+0x50e>
 8008872:	6832      	ldr	r2, [r6, #0]
 8008874:	6873      	ldr	r3, [r6, #4]
 8008876:	f7f9 f867 	bl	8001948 <__aeabi_dmul>
 800887a:	003b      	movs	r3, r7
 800887c:	3401      	adds	r4, #1
 800887e:	106d      	asrs	r5, r5, #1
 8008880:	3608      	adds	r6, #8
 8008882:	e75b      	b.n	800873c <_dtoa_r+0x3cc>
 8008884:	9b04      	ldr	r3, [sp, #16]
 8008886:	930c      	str	r3, [sp, #48]	@ 0x30
 8008888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800888a:	e77f      	b.n	800878c <_dtoa_r+0x41c>
 800888c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800888e:	4b7a      	ldr	r3, [pc, #488]	@ (8008a78 <_dtoa_r+0x708>)
 8008890:	3a01      	subs	r2, #1
 8008892:	00d2      	lsls	r2, r2, #3
 8008894:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008896:	189b      	adds	r3, r3, r2
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2900      	cmp	r1, #0
 800889e:	d04c      	beq.n	800893a <_dtoa_r+0x5ca>
 80088a0:	2000      	movs	r0, #0
 80088a2:	497c      	ldr	r1, [pc, #496]	@ (8008a94 <_dtoa_r+0x724>)
 80088a4:	f7f8 fc16 	bl	80010d4 <__aeabi_ddiv>
 80088a8:	0032      	movs	r2, r6
 80088aa:	003b      	movs	r3, r7
 80088ac:	f7f9 fb32 	bl	8001f14 <__aeabi_dsub>
 80088b0:	9a08      	ldr	r2, [sp, #32]
 80088b2:	0006      	movs	r6, r0
 80088b4:	4694      	mov	ip, r2
 80088b6:	000f      	movs	r7, r1
 80088b8:	9b08      	ldr	r3, [sp, #32]
 80088ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80088bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088be:	4463      	add	r3, ip
 80088c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80088c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088c6:	f7f9 ff51 	bl	800276c <__aeabi_d2iz>
 80088ca:	0005      	movs	r5, r0
 80088cc:	f7f9 ff8a 	bl	80027e4 <__aeabi_i2d>
 80088d0:	0002      	movs	r2, r0
 80088d2:	000b      	movs	r3, r1
 80088d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088d8:	f7f9 fb1c 	bl	8001f14 <__aeabi_dsub>
 80088dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80088de:	3530      	adds	r5, #48	@ 0x30
 80088e0:	1c5c      	adds	r4, r3, #1
 80088e2:	701d      	strb	r5, [r3, #0]
 80088e4:	0032      	movs	r2, r6
 80088e6:	003b      	movs	r3, r7
 80088e8:	900a      	str	r0, [sp, #40]	@ 0x28
 80088ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 80088ec:	f7f7 fdb2 	bl	8000454 <__aeabi_dcmplt>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	d16b      	bne.n	80089cc <_dtoa_r+0x65c>
 80088f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f8:	2000      	movs	r0, #0
 80088fa:	4961      	ldr	r1, [pc, #388]	@ (8008a80 <_dtoa_r+0x710>)
 80088fc:	f7f9 fb0a 	bl	8001f14 <__aeabi_dsub>
 8008900:	0032      	movs	r2, r6
 8008902:	003b      	movs	r3, r7
 8008904:	f7f7 fda6 	bl	8000454 <__aeabi_dcmplt>
 8008908:	2800      	cmp	r0, #0
 800890a:	d000      	beq.n	800890e <_dtoa_r+0x59e>
 800890c:	e0c6      	b.n	8008a9c <_dtoa_r+0x72c>
 800890e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008910:	42a3      	cmp	r3, r4
 8008912:	d100      	bne.n	8008916 <_dtoa_r+0x5a6>
 8008914:	e765      	b.n	80087e2 <_dtoa_r+0x472>
 8008916:	2200      	movs	r2, #0
 8008918:	0030      	movs	r0, r6
 800891a:	0039      	movs	r1, r7
 800891c:	4b59      	ldr	r3, [pc, #356]	@ (8008a84 <_dtoa_r+0x714>)
 800891e:	f7f9 f813 	bl	8001948 <__aeabi_dmul>
 8008922:	2200      	movs	r2, #0
 8008924:	0006      	movs	r6, r0
 8008926:	000f      	movs	r7, r1
 8008928:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800892a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800892c:	4b55      	ldr	r3, [pc, #340]	@ (8008a84 <_dtoa_r+0x714>)
 800892e:	f7f9 f80b 	bl	8001948 <__aeabi_dmul>
 8008932:	9416      	str	r4, [sp, #88]	@ 0x58
 8008934:	900a      	str	r0, [sp, #40]	@ 0x28
 8008936:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008938:	e7c3      	b.n	80088c2 <_dtoa_r+0x552>
 800893a:	0030      	movs	r0, r6
 800893c:	0039      	movs	r1, r7
 800893e:	f7f9 f803 	bl	8001948 <__aeabi_dmul>
 8008942:	9d08      	ldr	r5, [sp, #32]
 8008944:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008946:	002b      	movs	r3, r5
 8008948:	4694      	mov	ip, r2
 800894a:	9016      	str	r0, [sp, #88]	@ 0x58
 800894c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800894e:	4463      	add	r3, ip
 8008950:	9319      	str	r3, [sp, #100]	@ 0x64
 8008952:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008954:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008956:	f7f9 ff09 	bl	800276c <__aeabi_d2iz>
 800895a:	0004      	movs	r4, r0
 800895c:	f7f9 ff42 	bl	80027e4 <__aeabi_i2d>
 8008960:	000b      	movs	r3, r1
 8008962:	0002      	movs	r2, r0
 8008964:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008966:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008968:	f7f9 fad4 	bl	8001f14 <__aeabi_dsub>
 800896c:	3430      	adds	r4, #48	@ 0x30
 800896e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008970:	702c      	strb	r4, [r5, #0]
 8008972:	3501      	adds	r5, #1
 8008974:	0006      	movs	r6, r0
 8008976:	000f      	movs	r7, r1
 8008978:	42ab      	cmp	r3, r5
 800897a:	d12a      	bne.n	80089d2 <_dtoa_r+0x662>
 800897c:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800897e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008980:	9b08      	ldr	r3, [sp, #32]
 8008982:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8008984:	469c      	mov	ip, r3
 8008986:	2200      	movs	r2, #0
 8008988:	4b42      	ldr	r3, [pc, #264]	@ (8008a94 <_dtoa_r+0x724>)
 800898a:	4464      	add	r4, ip
 800898c:	f7f7 ffdc 	bl	8000948 <__aeabi_dadd>
 8008990:	0002      	movs	r2, r0
 8008992:	000b      	movs	r3, r1
 8008994:	0030      	movs	r0, r6
 8008996:	0039      	movs	r1, r7
 8008998:	f7f7 fd70 	bl	800047c <__aeabi_dcmpgt>
 800899c:	2800      	cmp	r0, #0
 800899e:	d000      	beq.n	80089a2 <_dtoa_r+0x632>
 80089a0:	e07c      	b.n	8008a9c <_dtoa_r+0x72c>
 80089a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80089a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089a6:	2000      	movs	r0, #0
 80089a8:	493a      	ldr	r1, [pc, #232]	@ (8008a94 <_dtoa_r+0x724>)
 80089aa:	f7f9 fab3 	bl	8001f14 <__aeabi_dsub>
 80089ae:	0002      	movs	r2, r0
 80089b0:	000b      	movs	r3, r1
 80089b2:	0030      	movs	r0, r6
 80089b4:	0039      	movs	r1, r7
 80089b6:	f7f7 fd4d 	bl	8000454 <__aeabi_dcmplt>
 80089ba:	2800      	cmp	r0, #0
 80089bc:	d100      	bne.n	80089c0 <_dtoa_r+0x650>
 80089be:	e710      	b.n	80087e2 <_dtoa_r+0x472>
 80089c0:	0023      	movs	r3, r4
 80089c2:	3c01      	subs	r4, #1
 80089c4:	7822      	ldrb	r2, [r4, #0]
 80089c6:	2a30      	cmp	r2, #48	@ 0x30
 80089c8:	d0fa      	beq.n	80089c0 <_dtoa_r+0x650>
 80089ca:	001c      	movs	r4, r3
 80089cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089ce:	9304      	str	r3, [sp, #16]
 80089d0:	e042      	b.n	8008a58 <_dtoa_r+0x6e8>
 80089d2:	2200      	movs	r2, #0
 80089d4:	4b2b      	ldr	r3, [pc, #172]	@ (8008a84 <_dtoa_r+0x714>)
 80089d6:	f7f8 ffb7 	bl	8001948 <__aeabi_dmul>
 80089da:	900a      	str	r0, [sp, #40]	@ 0x28
 80089dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80089de:	e7b8      	b.n	8008952 <_dtoa_r+0x5e2>
 80089e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e2:	9d08      	ldr	r5, [sp, #32]
 80089e4:	3b01      	subs	r3, #1
 80089e6:	195b      	adds	r3, r3, r5
 80089e8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80089ea:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80089ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80089ee:	9a06      	ldr	r2, [sp, #24]
 80089f0:	9b07      	ldr	r3, [sp, #28]
 80089f2:	0030      	movs	r0, r6
 80089f4:	0039      	movs	r1, r7
 80089f6:	f7f8 fb6d 	bl	80010d4 <__aeabi_ddiv>
 80089fa:	f7f9 feb7 	bl	800276c <__aeabi_d2iz>
 80089fe:	9009      	str	r0, [sp, #36]	@ 0x24
 8008a00:	f7f9 fef0 	bl	80027e4 <__aeabi_i2d>
 8008a04:	9a06      	ldr	r2, [sp, #24]
 8008a06:	9b07      	ldr	r3, [sp, #28]
 8008a08:	f7f8 ff9e 	bl	8001948 <__aeabi_dmul>
 8008a0c:	0002      	movs	r2, r0
 8008a0e:	000b      	movs	r3, r1
 8008a10:	0030      	movs	r0, r6
 8008a12:	0039      	movs	r1, r7
 8008a14:	f7f9 fa7e 	bl	8001f14 <__aeabi_dsub>
 8008a18:	002b      	movs	r3, r5
 8008a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	3230      	adds	r2, #48	@ 0x30
 8008a20:	701a      	strb	r2, [r3, #0]
 8008a22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a24:	002c      	movs	r4, r5
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d14b      	bne.n	8008ac2 <_dtoa_r+0x752>
 8008a2a:	0002      	movs	r2, r0
 8008a2c:	000b      	movs	r3, r1
 8008a2e:	f7f7 ff8b 	bl	8000948 <__aeabi_dadd>
 8008a32:	9a06      	ldr	r2, [sp, #24]
 8008a34:	9b07      	ldr	r3, [sp, #28]
 8008a36:	0006      	movs	r6, r0
 8008a38:	000f      	movs	r7, r1
 8008a3a:	f7f7 fd1f 	bl	800047c <__aeabi_dcmpgt>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d12a      	bne.n	8008a98 <_dtoa_r+0x728>
 8008a42:	9a06      	ldr	r2, [sp, #24]
 8008a44:	9b07      	ldr	r3, [sp, #28]
 8008a46:	0030      	movs	r0, r6
 8008a48:	0039      	movs	r1, r7
 8008a4a:	f7f7 fcfd 	bl	8000448 <__aeabi_dcmpeq>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	d002      	beq.n	8008a58 <_dtoa_r+0x6e8>
 8008a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a54:	07dd      	lsls	r5, r3, #31
 8008a56:	d41f      	bmi.n	8008a98 <_dtoa_r+0x728>
 8008a58:	9905      	ldr	r1, [sp, #20]
 8008a5a:	9803      	ldr	r0, [sp, #12]
 8008a5c:	f000 fbc2 	bl	80091e4 <_Bfree>
 8008a60:	2300      	movs	r3, #0
 8008a62:	7023      	strb	r3, [r4, #0]
 8008a64:	9b04      	ldr	r3, [sp, #16]
 8008a66:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008a68:	3301      	adds	r3, #1
 8008a6a:	6013      	str	r3, [r2, #0]
 8008a6c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d100      	bne.n	8008a74 <_dtoa_r+0x704>
 8008a72:	e4c7      	b.n	8008404 <_dtoa_r+0x94>
 8008a74:	601c      	str	r4, [r3, #0]
 8008a76:	e4c5      	b.n	8008404 <_dtoa_r+0x94>
 8008a78:	0800a750 	.word	0x0800a750
 8008a7c:	0800a728 	.word	0x0800a728
 8008a80:	3ff00000 	.word	0x3ff00000
 8008a84:	40240000 	.word	0x40240000
 8008a88:	401c0000 	.word	0x401c0000
 8008a8c:	fcc00000 	.word	0xfcc00000
 8008a90:	40140000 	.word	0x40140000
 8008a94:	3fe00000 	.word	0x3fe00000
 8008a98:	9b04      	ldr	r3, [sp, #16]
 8008a9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a9c:	0023      	movs	r3, r4
 8008a9e:	001c      	movs	r4, r3
 8008aa0:	3b01      	subs	r3, #1
 8008aa2:	781a      	ldrb	r2, [r3, #0]
 8008aa4:	2a39      	cmp	r2, #57	@ 0x39
 8008aa6:	d108      	bne.n	8008aba <_dtoa_r+0x74a>
 8008aa8:	9a08      	ldr	r2, [sp, #32]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d1f7      	bne.n	8008a9e <_dtoa_r+0x72e>
 8008aae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ab0:	9908      	ldr	r1, [sp, #32]
 8008ab2:	3201      	adds	r2, #1
 8008ab4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ab6:	2230      	movs	r2, #48	@ 0x30
 8008ab8:	700a      	strb	r2, [r1, #0]
 8008aba:	781a      	ldrb	r2, [r3, #0]
 8008abc:	3201      	adds	r2, #1
 8008abe:	701a      	strb	r2, [r3, #0]
 8008ac0:	e784      	b.n	80089cc <_dtoa_r+0x65c>
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	4bc6      	ldr	r3, [pc, #792]	@ (8008de0 <_dtoa_r+0xa70>)
 8008ac6:	f7f8 ff3f 	bl	8001948 <__aeabi_dmul>
 8008aca:	2200      	movs	r2, #0
 8008acc:	2300      	movs	r3, #0
 8008ace:	0006      	movs	r6, r0
 8008ad0:	000f      	movs	r7, r1
 8008ad2:	f7f7 fcb9 	bl	8000448 <__aeabi_dcmpeq>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d089      	beq.n	80089ee <_dtoa_r+0x67e>
 8008ada:	e7bd      	b.n	8008a58 <_dtoa_r+0x6e8>
 8008adc:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8008ade:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008ae0:	9c06      	ldr	r4, [sp, #24]
 8008ae2:	2f00      	cmp	r7, #0
 8008ae4:	d014      	beq.n	8008b10 <_dtoa_r+0x7a0>
 8008ae6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008ae8:	2a01      	cmp	r2, #1
 8008aea:	dd00      	ble.n	8008aee <_dtoa_r+0x77e>
 8008aec:	e0e4      	b.n	8008cb8 <_dtoa_r+0x948>
 8008aee:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008af0:	2a00      	cmp	r2, #0
 8008af2:	d100      	bne.n	8008af6 <_dtoa_r+0x786>
 8008af4:	e0da      	b.n	8008cac <_dtoa_r+0x93c>
 8008af6:	4abb      	ldr	r2, [pc, #748]	@ (8008de4 <_dtoa_r+0xa74>)
 8008af8:	189b      	adds	r3, r3, r2
 8008afa:	9a06      	ldr	r2, [sp, #24]
 8008afc:	2101      	movs	r1, #1
 8008afe:	18d2      	adds	r2, r2, r3
 8008b00:	9206      	str	r2, [sp, #24]
 8008b02:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b04:	9803      	ldr	r0, [sp, #12]
 8008b06:	18d3      	adds	r3, r2, r3
 8008b08:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b0a:	f000 fc23 	bl	8009354 <__i2b>
 8008b0e:	0007      	movs	r7, r0
 8008b10:	2c00      	cmp	r4, #0
 8008b12:	d00e      	beq.n	8008b32 <_dtoa_r+0x7c2>
 8008b14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dd0b      	ble.n	8008b32 <_dtoa_r+0x7c2>
 8008b1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b1c:	0023      	movs	r3, r4
 8008b1e:	4294      	cmp	r4, r2
 8008b20:	dd00      	ble.n	8008b24 <_dtoa_r+0x7b4>
 8008b22:	0013      	movs	r3, r2
 8008b24:	9a06      	ldr	r2, [sp, #24]
 8008b26:	1ae4      	subs	r4, r4, r3
 8008b28:	1ad2      	subs	r2, r2, r3
 8008b2a:	9206      	str	r2, [sp, #24]
 8008b2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b2e:	1ad3      	subs	r3, r2, r3
 8008b30:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d021      	beq.n	8008b7c <_dtoa_r+0x80c>
 8008b38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d100      	bne.n	8008b40 <_dtoa_r+0x7d0>
 8008b3e:	e0d3      	b.n	8008ce8 <_dtoa_r+0x978>
 8008b40:	9e05      	ldr	r6, [sp, #20]
 8008b42:	2d00      	cmp	r5, #0
 8008b44:	d014      	beq.n	8008b70 <_dtoa_r+0x800>
 8008b46:	0039      	movs	r1, r7
 8008b48:	002a      	movs	r2, r5
 8008b4a:	9803      	ldr	r0, [sp, #12]
 8008b4c:	f000 fcc4 	bl	80094d8 <__pow5mult>
 8008b50:	9a05      	ldr	r2, [sp, #20]
 8008b52:	0001      	movs	r1, r0
 8008b54:	0007      	movs	r7, r0
 8008b56:	9803      	ldr	r0, [sp, #12]
 8008b58:	f000 fc14 	bl	8009384 <__multiply>
 8008b5c:	0006      	movs	r6, r0
 8008b5e:	9905      	ldr	r1, [sp, #20]
 8008b60:	9803      	ldr	r0, [sp, #12]
 8008b62:	f000 fb3f 	bl	80091e4 <_Bfree>
 8008b66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b68:	9605      	str	r6, [sp, #20]
 8008b6a:	1b5b      	subs	r3, r3, r5
 8008b6c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b6e:	d005      	beq.n	8008b7c <_dtoa_r+0x80c>
 8008b70:	0031      	movs	r1, r6
 8008b72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008b74:	9803      	ldr	r0, [sp, #12]
 8008b76:	f000 fcaf 	bl	80094d8 <__pow5mult>
 8008b7a:	9005      	str	r0, [sp, #20]
 8008b7c:	2101      	movs	r1, #1
 8008b7e:	9803      	ldr	r0, [sp, #12]
 8008b80:	f000 fbe8 	bl	8009354 <__i2b>
 8008b84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b86:	0006      	movs	r6, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d100      	bne.n	8008b8e <_dtoa_r+0x81e>
 8008b8c:	e1bc      	b.n	8008f08 <_dtoa_r+0xb98>
 8008b8e:	001a      	movs	r2, r3
 8008b90:	0001      	movs	r1, r0
 8008b92:	9803      	ldr	r0, [sp, #12]
 8008b94:	f000 fca0 	bl	80094d8 <__pow5mult>
 8008b98:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008b9a:	0006      	movs	r6, r0
 8008b9c:	2500      	movs	r5, #0
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	dc16      	bgt.n	8008bd0 <_dtoa_r+0x860>
 8008ba2:	2500      	movs	r5, #0
 8008ba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ba6:	42ab      	cmp	r3, r5
 8008ba8:	d10e      	bne.n	8008bc8 <_dtoa_r+0x858>
 8008baa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bac:	031b      	lsls	r3, r3, #12
 8008bae:	42ab      	cmp	r3, r5
 8008bb0:	d10a      	bne.n	8008bc8 <_dtoa_r+0x858>
 8008bb2:	4b8d      	ldr	r3, [pc, #564]	@ (8008de8 <_dtoa_r+0xa78>)
 8008bb4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008bb6:	4213      	tst	r3, r2
 8008bb8:	d006      	beq.n	8008bc8 <_dtoa_r+0x858>
 8008bba:	9b06      	ldr	r3, [sp, #24]
 8008bbc:	3501      	adds	r5, #1
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	9306      	str	r3, [sp, #24]
 8008bc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bc8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008bca:	2001      	movs	r0, #1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d008      	beq.n	8008be2 <_dtoa_r+0x872>
 8008bd0:	6933      	ldr	r3, [r6, #16]
 8008bd2:	3303      	adds	r3, #3
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	18f3      	adds	r3, r6, r3
 8008bd8:	6858      	ldr	r0, [r3, #4]
 8008bda:	f000 fb6b 	bl	80092b4 <__hi0bits>
 8008bde:	2320      	movs	r3, #32
 8008be0:	1a18      	subs	r0, r3, r0
 8008be2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008be4:	1818      	adds	r0, r3, r0
 8008be6:	0002      	movs	r2, r0
 8008be8:	231f      	movs	r3, #31
 8008bea:	401a      	ands	r2, r3
 8008bec:	4218      	tst	r0, r3
 8008bee:	d100      	bne.n	8008bf2 <_dtoa_r+0x882>
 8008bf0:	e081      	b.n	8008cf6 <_dtoa_r+0x986>
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	1a9b      	subs	r3, r3, r2
 8008bf6:	2b04      	cmp	r3, #4
 8008bf8:	dd79      	ble.n	8008cee <_dtoa_r+0x97e>
 8008bfa:	231c      	movs	r3, #28
 8008bfc:	1a9b      	subs	r3, r3, r2
 8008bfe:	9a06      	ldr	r2, [sp, #24]
 8008c00:	18e4      	adds	r4, r4, r3
 8008c02:	18d2      	adds	r2, r2, r3
 8008c04:	9206      	str	r2, [sp, #24]
 8008c06:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c08:	18d3      	adds	r3, r2, r3
 8008c0a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008c0c:	9b06      	ldr	r3, [sp, #24]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	dd05      	ble.n	8008c1e <_dtoa_r+0x8ae>
 8008c12:	001a      	movs	r2, r3
 8008c14:	9905      	ldr	r1, [sp, #20]
 8008c16:	9803      	ldr	r0, [sp, #12]
 8008c18:	f000 fcba 	bl	8009590 <__lshift>
 8008c1c:	9005      	str	r0, [sp, #20]
 8008c1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	dd05      	ble.n	8008c30 <_dtoa_r+0x8c0>
 8008c24:	0031      	movs	r1, r6
 8008c26:	001a      	movs	r2, r3
 8008c28:	9803      	ldr	r0, [sp, #12]
 8008c2a:	f000 fcb1 	bl	8009590 <__lshift>
 8008c2e:	0006      	movs	r6, r0
 8008c30:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d061      	beq.n	8008cfa <_dtoa_r+0x98a>
 8008c36:	0031      	movs	r1, r6
 8008c38:	9805      	ldr	r0, [sp, #20]
 8008c3a:	f000 fd15 	bl	8009668 <__mcmp>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	da5b      	bge.n	8008cfa <_dtoa_r+0x98a>
 8008c42:	9b04      	ldr	r3, [sp, #16]
 8008c44:	220a      	movs	r2, #10
 8008c46:	3b01      	subs	r3, #1
 8008c48:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c4a:	9905      	ldr	r1, [sp, #20]
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	9803      	ldr	r0, [sp, #12]
 8008c50:	f000 faec 	bl	800922c <__multadd>
 8008c54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c56:	9005      	str	r0, [sp, #20]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d100      	bne.n	8008c5e <_dtoa_r+0x8ee>
 8008c5c:	e15b      	b.n	8008f16 <_dtoa_r+0xba6>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	0039      	movs	r1, r7
 8008c62:	220a      	movs	r2, #10
 8008c64:	9803      	ldr	r0, [sp, #12]
 8008c66:	f000 fae1 	bl	800922c <__multadd>
 8008c6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c6c:	0007      	movs	r7, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	dc4d      	bgt.n	8008d0e <_dtoa_r+0x99e>
 8008c72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	dd46      	ble.n	8008d06 <_dtoa_r+0x996>
 8008c78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d000      	beq.n	8008c80 <_dtoa_r+0x910>
 8008c7e:	e5db      	b.n	8008838 <_dtoa_r+0x4c8>
 8008c80:	0031      	movs	r1, r6
 8008c82:	2205      	movs	r2, #5
 8008c84:	9803      	ldr	r0, [sp, #12]
 8008c86:	f000 fad1 	bl	800922c <__multadd>
 8008c8a:	0006      	movs	r6, r0
 8008c8c:	0001      	movs	r1, r0
 8008c8e:	9805      	ldr	r0, [sp, #20]
 8008c90:	f000 fcea 	bl	8009668 <__mcmp>
 8008c94:	2800      	cmp	r0, #0
 8008c96:	dc00      	bgt.n	8008c9a <_dtoa_r+0x92a>
 8008c98:	e5ce      	b.n	8008838 <_dtoa_r+0x4c8>
 8008c9a:	9b08      	ldr	r3, [sp, #32]
 8008c9c:	9a08      	ldr	r2, [sp, #32]
 8008c9e:	1c5c      	adds	r4, r3, #1
 8008ca0:	2331      	movs	r3, #49	@ 0x31
 8008ca2:	7013      	strb	r3, [r2, #0]
 8008ca4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008caa:	e5c9      	b.n	8008840 <_dtoa_r+0x4d0>
 8008cac:	2336      	movs	r3, #54	@ 0x36
 8008cae:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008cb0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008cb2:	1a9b      	subs	r3, r3, r2
 8008cb4:	9c06      	ldr	r4, [sp, #24]
 8008cb6:	e720      	b.n	8008afa <_dtoa_r+0x78a>
 8008cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cba:	1e5d      	subs	r5, r3, #1
 8008cbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cbe:	42ab      	cmp	r3, r5
 8008cc0:	db08      	blt.n	8008cd4 <_dtoa_r+0x964>
 8008cc2:	1b5d      	subs	r5, r3, r5
 8008cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	daf4      	bge.n	8008cb4 <_dtoa_r+0x944>
 8008cca:	9b06      	ldr	r3, [sp, #24]
 8008ccc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cce:	1a9c      	subs	r4, r3, r2
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	e712      	b.n	8008afa <_dtoa_r+0x78a>
 8008cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008cd8:	1aeb      	subs	r3, r5, r3
 8008cda:	18d3      	adds	r3, r2, r3
 8008cdc:	9314      	str	r3, [sp, #80]	@ 0x50
 8008cde:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008ce0:	9c06      	ldr	r4, [sp, #24]
 8008ce2:	2500      	movs	r5, #0
 8008ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce6:	e708      	b.n	8008afa <_dtoa_r+0x78a>
 8008ce8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008cea:	9905      	ldr	r1, [sp, #20]
 8008cec:	e742      	b.n	8008b74 <_dtoa_r+0x804>
 8008cee:	2b04      	cmp	r3, #4
 8008cf0:	d08c      	beq.n	8008c0c <_dtoa_r+0x89c>
 8008cf2:	331c      	adds	r3, #28
 8008cf4:	e783      	b.n	8008bfe <_dtoa_r+0x88e>
 8008cf6:	0013      	movs	r3, r2
 8008cf8:	e7fb      	b.n	8008cf2 <_dtoa_r+0x982>
 8008cfa:	9b04      	ldr	r3, [sp, #16]
 8008cfc:	930c      	str	r3, [sp, #48]	@ 0x30
 8008cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d00:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	ddb5      	ble.n	8008c72 <_dtoa_r+0x902>
 8008d06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d100      	bne.n	8008d0e <_dtoa_r+0x99e>
 8008d0c:	e107      	b.n	8008f1e <_dtoa_r+0xbae>
 8008d0e:	2c00      	cmp	r4, #0
 8008d10:	dd05      	ble.n	8008d1e <_dtoa_r+0x9ae>
 8008d12:	0039      	movs	r1, r7
 8008d14:	0022      	movs	r2, r4
 8008d16:	9803      	ldr	r0, [sp, #12]
 8008d18:	f000 fc3a 	bl	8009590 <__lshift>
 8008d1c:	0007      	movs	r7, r0
 8008d1e:	9704      	str	r7, [sp, #16]
 8008d20:	2d00      	cmp	r5, #0
 8008d22:	d020      	beq.n	8008d66 <_dtoa_r+0x9f6>
 8008d24:	6879      	ldr	r1, [r7, #4]
 8008d26:	9803      	ldr	r0, [sp, #12]
 8008d28:	f000 fa18 	bl	800915c <_Balloc>
 8008d2c:	1e04      	subs	r4, r0, #0
 8008d2e:	d10c      	bne.n	8008d4a <_dtoa_r+0x9da>
 8008d30:	0022      	movs	r2, r4
 8008d32:	4b2e      	ldr	r3, [pc, #184]	@ (8008dec <_dtoa_r+0xa7c>)
 8008d34:	482e      	ldr	r0, [pc, #184]	@ (8008df0 <_dtoa_r+0xa80>)
 8008d36:	492f      	ldr	r1, [pc, #188]	@ (8008df4 <_dtoa_r+0xa84>)
 8008d38:	f7ff fb2f 	bl	800839a <_dtoa_r+0x2a>
 8008d3c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008d3e:	0037      	movs	r7, r6
 8008d40:	e7ab      	b.n	8008c9a <_dtoa_r+0x92a>
 8008d42:	9b04      	ldr	r3, [sp, #16]
 8008d44:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008d46:	930c      	str	r3, [sp, #48]	@ 0x30
 8008d48:	e7f9      	b.n	8008d3e <_dtoa_r+0x9ce>
 8008d4a:	0039      	movs	r1, r7
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	310c      	adds	r1, #12
 8008d50:	3202      	adds	r2, #2
 8008d52:	0092      	lsls	r2, r2, #2
 8008d54:	300c      	adds	r0, #12
 8008d56:	f000 ffd1 	bl	8009cfc <memcpy>
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	0021      	movs	r1, r4
 8008d5e:	9803      	ldr	r0, [sp, #12]
 8008d60:	f000 fc16 	bl	8009590 <__lshift>
 8008d64:	9004      	str	r0, [sp, #16]
 8008d66:	9b08      	ldr	r3, [sp, #32]
 8008d68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d6a:	9306      	str	r3, [sp, #24]
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	189b      	adds	r3, r3, r2
 8008d70:	2201      	movs	r2, #1
 8008d72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d76:	4013      	ands	r3, r2
 8008d78:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d7a:	0031      	movs	r1, r6
 8008d7c:	9805      	ldr	r0, [sp, #20]
 8008d7e:	f7ff fa71 	bl	8008264 <quorem>
 8008d82:	0039      	movs	r1, r7
 8008d84:	0005      	movs	r5, r0
 8008d86:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d88:	9805      	ldr	r0, [sp, #20]
 8008d8a:	f000 fc6d 	bl	8009668 <__mcmp>
 8008d8e:	9a04      	ldr	r2, [sp, #16]
 8008d90:	900d      	str	r0, [sp, #52]	@ 0x34
 8008d92:	0031      	movs	r1, r6
 8008d94:	9803      	ldr	r0, [sp, #12]
 8008d96:	f000 fc83 	bl	80096a0 <__mdiff>
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	68c3      	ldr	r3, [r0, #12]
 8008d9e:	0004      	movs	r4, r0
 8008da0:	3530      	adds	r5, #48	@ 0x30
 8008da2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d104      	bne.n	8008db2 <_dtoa_r+0xa42>
 8008da8:	0001      	movs	r1, r0
 8008daa:	9805      	ldr	r0, [sp, #20]
 8008dac:	f000 fc5c 	bl	8009668 <__mcmp>
 8008db0:	9009      	str	r0, [sp, #36]	@ 0x24
 8008db2:	0021      	movs	r1, r4
 8008db4:	9803      	ldr	r0, [sp, #12]
 8008db6:	f000 fa15 	bl	80091e4 <_Bfree>
 8008dba:	9b06      	ldr	r3, [sp, #24]
 8008dbc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008dbe:	1c5c      	adds	r4, r3, #1
 8008dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	d116      	bne.n	8008df8 <_dtoa_r+0xa88>
 8008dca:	2d39      	cmp	r5, #57	@ 0x39
 8008dcc:	d02f      	beq.n	8008e2e <_dtoa_r+0xabe>
 8008dce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	dd01      	ble.n	8008dd8 <_dtoa_r+0xa68>
 8008dd4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008dd6:	3531      	adds	r5, #49	@ 0x31
 8008dd8:	9b06      	ldr	r3, [sp, #24]
 8008dda:	701d      	strb	r5, [r3, #0]
 8008ddc:	e532      	b.n	8008844 <_dtoa_r+0x4d4>
 8008dde:	46c0      	nop			@ (mov r8, r8)
 8008de0:	40240000 	.word	0x40240000
 8008de4:	00000433 	.word	0x00000433
 8008de8:	7ff00000 	.word	0x7ff00000
 8008dec:	0800a658 	.word	0x0800a658
 8008df0:	0800a600 	.word	0x0800a600
 8008df4:	000002ef 	.word	0x000002ef
 8008df8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	db04      	blt.n	8008e08 <_dtoa_r+0xa98>
 8008dfe:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e00:	4313      	orrs	r3, r2
 8008e02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e04:	4313      	orrs	r3, r2
 8008e06:	d11e      	bne.n	8008e46 <_dtoa_r+0xad6>
 8008e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	dde4      	ble.n	8008dd8 <_dtoa_r+0xa68>
 8008e0e:	9905      	ldr	r1, [sp, #20]
 8008e10:	2201      	movs	r2, #1
 8008e12:	9803      	ldr	r0, [sp, #12]
 8008e14:	f000 fbbc 	bl	8009590 <__lshift>
 8008e18:	0031      	movs	r1, r6
 8008e1a:	9005      	str	r0, [sp, #20]
 8008e1c:	f000 fc24 	bl	8009668 <__mcmp>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	dc02      	bgt.n	8008e2a <_dtoa_r+0xaba>
 8008e24:	d1d8      	bne.n	8008dd8 <_dtoa_r+0xa68>
 8008e26:	07eb      	lsls	r3, r5, #31
 8008e28:	d5d6      	bpl.n	8008dd8 <_dtoa_r+0xa68>
 8008e2a:	2d39      	cmp	r5, #57	@ 0x39
 8008e2c:	d1d2      	bne.n	8008dd4 <_dtoa_r+0xa64>
 8008e2e:	2339      	movs	r3, #57	@ 0x39
 8008e30:	9a06      	ldr	r2, [sp, #24]
 8008e32:	7013      	strb	r3, [r2, #0]
 8008e34:	0023      	movs	r3, r4
 8008e36:	001c      	movs	r4, r3
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	781a      	ldrb	r2, [r3, #0]
 8008e3c:	2a39      	cmp	r2, #57	@ 0x39
 8008e3e:	d050      	beq.n	8008ee2 <_dtoa_r+0xb72>
 8008e40:	3201      	adds	r2, #1
 8008e42:	701a      	strb	r2, [r3, #0]
 8008e44:	e4fe      	b.n	8008844 <_dtoa_r+0x4d4>
 8008e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	dd03      	ble.n	8008e54 <_dtoa_r+0xae4>
 8008e4c:	2d39      	cmp	r5, #57	@ 0x39
 8008e4e:	d0ee      	beq.n	8008e2e <_dtoa_r+0xabe>
 8008e50:	3501      	adds	r5, #1
 8008e52:	e7c1      	b.n	8008dd8 <_dtoa_r+0xa68>
 8008e54:	9b06      	ldr	r3, [sp, #24]
 8008e56:	9a06      	ldr	r2, [sp, #24]
 8008e58:	701d      	strb	r5, [r3, #0]
 8008e5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d02b      	beq.n	8008eb8 <_dtoa_r+0xb48>
 8008e60:	2300      	movs	r3, #0
 8008e62:	220a      	movs	r2, #10
 8008e64:	9905      	ldr	r1, [sp, #20]
 8008e66:	9803      	ldr	r0, [sp, #12]
 8008e68:	f000 f9e0 	bl	800922c <__multadd>
 8008e6c:	9b04      	ldr	r3, [sp, #16]
 8008e6e:	9005      	str	r0, [sp, #20]
 8008e70:	429f      	cmp	r7, r3
 8008e72:	d109      	bne.n	8008e88 <_dtoa_r+0xb18>
 8008e74:	0039      	movs	r1, r7
 8008e76:	2300      	movs	r3, #0
 8008e78:	220a      	movs	r2, #10
 8008e7a:	9803      	ldr	r0, [sp, #12]
 8008e7c:	f000 f9d6 	bl	800922c <__multadd>
 8008e80:	0007      	movs	r7, r0
 8008e82:	9004      	str	r0, [sp, #16]
 8008e84:	9406      	str	r4, [sp, #24]
 8008e86:	e778      	b.n	8008d7a <_dtoa_r+0xa0a>
 8008e88:	0039      	movs	r1, r7
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	220a      	movs	r2, #10
 8008e8e:	9803      	ldr	r0, [sp, #12]
 8008e90:	f000 f9cc 	bl	800922c <__multadd>
 8008e94:	2300      	movs	r3, #0
 8008e96:	0007      	movs	r7, r0
 8008e98:	220a      	movs	r2, #10
 8008e9a:	9904      	ldr	r1, [sp, #16]
 8008e9c:	9803      	ldr	r0, [sp, #12]
 8008e9e:	f000 f9c5 	bl	800922c <__multadd>
 8008ea2:	9004      	str	r0, [sp, #16]
 8008ea4:	e7ee      	b.n	8008e84 <_dtoa_r+0xb14>
 8008ea6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ea8:	2401      	movs	r4, #1
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	dd00      	ble.n	8008eb0 <_dtoa_r+0xb40>
 8008eae:	001c      	movs	r4, r3
 8008eb0:	9704      	str	r7, [sp, #16]
 8008eb2:	2700      	movs	r7, #0
 8008eb4:	9b08      	ldr	r3, [sp, #32]
 8008eb6:	191c      	adds	r4, r3, r4
 8008eb8:	9905      	ldr	r1, [sp, #20]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	9803      	ldr	r0, [sp, #12]
 8008ebe:	f000 fb67 	bl	8009590 <__lshift>
 8008ec2:	0031      	movs	r1, r6
 8008ec4:	9005      	str	r0, [sp, #20]
 8008ec6:	f000 fbcf 	bl	8009668 <__mcmp>
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	dcb2      	bgt.n	8008e34 <_dtoa_r+0xac4>
 8008ece:	d101      	bne.n	8008ed4 <_dtoa_r+0xb64>
 8008ed0:	07ed      	lsls	r5, r5, #31
 8008ed2:	d4af      	bmi.n	8008e34 <_dtoa_r+0xac4>
 8008ed4:	0023      	movs	r3, r4
 8008ed6:	001c      	movs	r4, r3
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	781a      	ldrb	r2, [r3, #0]
 8008edc:	2a30      	cmp	r2, #48	@ 0x30
 8008ede:	d0fa      	beq.n	8008ed6 <_dtoa_r+0xb66>
 8008ee0:	e4b0      	b.n	8008844 <_dtoa_r+0x4d4>
 8008ee2:	9a08      	ldr	r2, [sp, #32]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d1a6      	bne.n	8008e36 <_dtoa_r+0xac6>
 8008ee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008eea:	3301      	adds	r3, #1
 8008eec:	930c      	str	r3, [sp, #48]	@ 0x30
 8008eee:	2331      	movs	r3, #49	@ 0x31
 8008ef0:	7013      	strb	r3, [r2, #0]
 8008ef2:	e4a7      	b.n	8008844 <_dtoa_r+0x4d4>
 8008ef4:	4b14      	ldr	r3, [pc, #80]	@ (8008f48 <_dtoa_r+0xbd8>)
 8008ef6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008ef8:	9308      	str	r3, [sp, #32]
 8008efa:	4b14      	ldr	r3, [pc, #80]	@ (8008f4c <_dtoa_r+0xbdc>)
 8008efc:	2a00      	cmp	r2, #0
 8008efe:	d001      	beq.n	8008f04 <_dtoa_r+0xb94>
 8008f00:	f7ff fa7e 	bl	8008400 <_dtoa_r+0x90>
 8008f04:	f7ff fa7e 	bl	8008404 <_dtoa_r+0x94>
 8008f08:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	dc00      	bgt.n	8008f10 <_dtoa_r+0xba0>
 8008f0e:	e648      	b.n	8008ba2 <_dtoa_r+0x832>
 8008f10:	2001      	movs	r0, #1
 8008f12:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008f14:	e665      	b.n	8008be2 <_dtoa_r+0x872>
 8008f16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	dc00      	bgt.n	8008f1e <_dtoa_r+0xbae>
 8008f1c:	e6a9      	b.n	8008c72 <_dtoa_r+0x902>
 8008f1e:	2400      	movs	r4, #0
 8008f20:	0031      	movs	r1, r6
 8008f22:	9805      	ldr	r0, [sp, #20]
 8008f24:	f7ff f99e 	bl	8008264 <quorem>
 8008f28:	9b08      	ldr	r3, [sp, #32]
 8008f2a:	3030      	adds	r0, #48	@ 0x30
 8008f2c:	5518      	strb	r0, [r3, r4]
 8008f2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f30:	3401      	adds	r4, #1
 8008f32:	0005      	movs	r5, r0
 8008f34:	42a3      	cmp	r3, r4
 8008f36:	ddb6      	ble.n	8008ea6 <_dtoa_r+0xb36>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	220a      	movs	r2, #10
 8008f3c:	9905      	ldr	r1, [sp, #20]
 8008f3e:	9803      	ldr	r0, [sp, #12]
 8008f40:	f000 f974 	bl	800922c <__multadd>
 8008f44:	9005      	str	r0, [sp, #20]
 8008f46:	e7eb      	b.n	8008f20 <_dtoa_r+0xbb0>
 8008f48:	0800a5dc 	.word	0x0800a5dc
 8008f4c:	0800a5e4 	.word	0x0800a5e4

08008f50 <_free_r>:
 8008f50:	b570      	push	{r4, r5, r6, lr}
 8008f52:	0005      	movs	r5, r0
 8008f54:	1e0c      	subs	r4, r1, #0
 8008f56:	d010      	beq.n	8008f7a <_free_r+0x2a>
 8008f58:	3c04      	subs	r4, #4
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da00      	bge.n	8008f62 <_free_r+0x12>
 8008f60:	18e4      	adds	r4, r4, r3
 8008f62:	0028      	movs	r0, r5
 8008f64:	f000 f8ea 	bl	800913c <__malloc_lock>
 8008f68:	4a1d      	ldr	r2, [pc, #116]	@ (8008fe0 <_free_r+0x90>)
 8008f6a:	6813      	ldr	r3, [r2, #0]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d105      	bne.n	8008f7c <_free_r+0x2c>
 8008f70:	6063      	str	r3, [r4, #4]
 8008f72:	6014      	str	r4, [r2, #0]
 8008f74:	0028      	movs	r0, r5
 8008f76:	f000 f8e9 	bl	800914c <__malloc_unlock>
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	d908      	bls.n	8008f92 <_free_r+0x42>
 8008f80:	6820      	ldr	r0, [r4, #0]
 8008f82:	1821      	adds	r1, r4, r0
 8008f84:	428b      	cmp	r3, r1
 8008f86:	d1f3      	bne.n	8008f70 <_free_r+0x20>
 8008f88:	6819      	ldr	r1, [r3, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	1809      	adds	r1, r1, r0
 8008f8e:	6021      	str	r1, [r4, #0]
 8008f90:	e7ee      	b.n	8008f70 <_free_r+0x20>
 8008f92:	001a      	movs	r2, r3
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <_free_r+0x4e>
 8008f9a:	42a3      	cmp	r3, r4
 8008f9c:	d9f9      	bls.n	8008f92 <_free_r+0x42>
 8008f9e:	6811      	ldr	r1, [r2, #0]
 8008fa0:	1850      	adds	r0, r2, r1
 8008fa2:	42a0      	cmp	r0, r4
 8008fa4:	d10b      	bne.n	8008fbe <_free_r+0x6e>
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	1809      	adds	r1, r1, r0
 8008faa:	1850      	adds	r0, r2, r1
 8008fac:	6011      	str	r1, [r2, #0]
 8008fae:	4283      	cmp	r3, r0
 8008fb0:	d1e0      	bne.n	8008f74 <_free_r+0x24>
 8008fb2:	6818      	ldr	r0, [r3, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	1841      	adds	r1, r0, r1
 8008fb8:	6011      	str	r1, [r2, #0]
 8008fba:	6053      	str	r3, [r2, #4]
 8008fbc:	e7da      	b.n	8008f74 <_free_r+0x24>
 8008fbe:	42a0      	cmp	r0, r4
 8008fc0:	d902      	bls.n	8008fc8 <_free_r+0x78>
 8008fc2:	230c      	movs	r3, #12
 8008fc4:	602b      	str	r3, [r5, #0]
 8008fc6:	e7d5      	b.n	8008f74 <_free_r+0x24>
 8008fc8:	6820      	ldr	r0, [r4, #0]
 8008fca:	1821      	adds	r1, r4, r0
 8008fcc:	428b      	cmp	r3, r1
 8008fce:	d103      	bne.n	8008fd8 <_free_r+0x88>
 8008fd0:	6819      	ldr	r1, [r3, #0]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	1809      	adds	r1, r1, r0
 8008fd6:	6021      	str	r1, [r4, #0]
 8008fd8:	6063      	str	r3, [r4, #4]
 8008fda:	6054      	str	r4, [r2, #4]
 8008fdc:	e7ca      	b.n	8008f74 <_free_r+0x24>
 8008fde:	46c0      	nop			@ (mov r8, r8)
 8008fe0:	20000908 	.word	0x20000908

08008fe4 <malloc>:
 8008fe4:	b510      	push	{r4, lr}
 8008fe6:	4b03      	ldr	r3, [pc, #12]	@ (8008ff4 <malloc+0x10>)
 8008fe8:	0001      	movs	r1, r0
 8008fea:	6818      	ldr	r0, [r3, #0]
 8008fec:	f000 f826 	bl	800903c <_malloc_r>
 8008ff0:	bd10      	pop	{r4, pc}
 8008ff2:	46c0      	nop			@ (mov r8, r8)
 8008ff4:	20000018 	.word	0x20000018

08008ff8 <sbrk_aligned>:
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	4e0f      	ldr	r6, [pc, #60]	@ (8009038 <sbrk_aligned+0x40>)
 8008ffc:	000d      	movs	r5, r1
 8008ffe:	6831      	ldr	r1, [r6, #0]
 8009000:	0004      	movs	r4, r0
 8009002:	2900      	cmp	r1, #0
 8009004:	d102      	bne.n	800900c <sbrk_aligned+0x14>
 8009006:	f000 fe67 	bl	8009cd8 <_sbrk_r>
 800900a:	6030      	str	r0, [r6, #0]
 800900c:	0029      	movs	r1, r5
 800900e:	0020      	movs	r0, r4
 8009010:	f000 fe62 	bl	8009cd8 <_sbrk_r>
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d103      	bne.n	8009020 <sbrk_aligned+0x28>
 8009018:	2501      	movs	r5, #1
 800901a:	426d      	negs	r5, r5
 800901c:	0028      	movs	r0, r5
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	2303      	movs	r3, #3
 8009022:	1cc5      	adds	r5, r0, #3
 8009024:	439d      	bics	r5, r3
 8009026:	42a8      	cmp	r0, r5
 8009028:	d0f8      	beq.n	800901c <sbrk_aligned+0x24>
 800902a:	1a29      	subs	r1, r5, r0
 800902c:	0020      	movs	r0, r4
 800902e:	f000 fe53 	bl	8009cd8 <_sbrk_r>
 8009032:	3001      	adds	r0, #1
 8009034:	d1f2      	bne.n	800901c <sbrk_aligned+0x24>
 8009036:	e7ef      	b.n	8009018 <sbrk_aligned+0x20>
 8009038:	20000904 	.word	0x20000904

0800903c <_malloc_r>:
 800903c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800903e:	2203      	movs	r2, #3
 8009040:	1ccb      	adds	r3, r1, #3
 8009042:	4393      	bics	r3, r2
 8009044:	3308      	adds	r3, #8
 8009046:	0005      	movs	r5, r0
 8009048:	001f      	movs	r7, r3
 800904a:	2b0c      	cmp	r3, #12
 800904c:	d234      	bcs.n	80090b8 <_malloc_r+0x7c>
 800904e:	270c      	movs	r7, #12
 8009050:	42b9      	cmp	r1, r7
 8009052:	d833      	bhi.n	80090bc <_malloc_r+0x80>
 8009054:	0028      	movs	r0, r5
 8009056:	f000 f871 	bl	800913c <__malloc_lock>
 800905a:	4e37      	ldr	r6, [pc, #220]	@ (8009138 <_malloc_r+0xfc>)
 800905c:	6833      	ldr	r3, [r6, #0]
 800905e:	001c      	movs	r4, r3
 8009060:	2c00      	cmp	r4, #0
 8009062:	d12f      	bne.n	80090c4 <_malloc_r+0x88>
 8009064:	0039      	movs	r1, r7
 8009066:	0028      	movs	r0, r5
 8009068:	f7ff ffc6 	bl	8008ff8 <sbrk_aligned>
 800906c:	0004      	movs	r4, r0
 800906e:	1c43      	adds	r3, r0, #1
 8009070:	d15f      	bne.n	8009132 <_malloc_r+0xf6>
 8009072:	6834      	ldr	r4, [r6, #0]
 8009074:	9400      	str	r4, [sp, #0]
 8009076:	9b00      	ldr	r3, [sp, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d14a      	bne.n	8009112 <_malloc_r+0xd6>
 800907c:	2c00      	cmp	r4, #0
 800907e:	d052      	beq.n	8009126 <_malloc_r+0xea>
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	0028      	movs	r0, r5
 8009084:	18e3      	adds	r3, r4, r3
 8009086:	9900      	ldr	r1, [sp, #0]
 8009088:	9301      	str	r3, [sp, #4]
 800908a:	f000 fe25 	bl	8009cd8 <_sbrk_r>
 800908e:	9b01      	ldr	r3, [sp, #4]
 8009090:	4283      	cmp	r3, r0
 8009092:	d148      	bne.n	8009126 <_malloc_r+0xea>
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	0028      	movs	r0, r5
 8009098:	1aff      	subs	r7, r7, r3
 800909a:	0039      	movs	r1, r7
 800909c:	f7ff ffac 	bl	8008ff8 <sbrk_aligned>
 80090a0:	3001      	adds	r0, #1
 80090a2:	d040      	beq.n	8009126 <_malloc_r+0xea>
 80090a4:	6823      	ldr	r3, [r4, #0]
 80090a6:	19db      	adds	r3, r3, r7
 80090a8:	6023      	str	r3, [r4, #0]
 80090aa:	6833      	ldr	r3, [r6, #0]
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	2a00      	cmp	r2, #0
 80090b0:	d133      	bne.n	800911a <_malloc_r+0xde>
 80090b2:	9b00      	ldr	r3, [sp, #0]
 80090b4:	6033      	str	r3, [r6, #0]
 80090b6:	e019      	b.n	80090ec <_malloc_r+0xb0>
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dac9      	bge.n	8009050 <_malloc_r+0x14>
 80090bc:	230c      	movs	r3, #12
 80090be:	602b      	str	r3, [r5, #0]
 80090c0:	2000      	movs	r0, #0
 80090c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80090c4:	6821      	ldr	r1, [r4, #0]
 80090c6:	1bc9      	subs	r1, r1, r7
 80090c8:	d420      	bmi.n	800910c <_malloc_r+0xd0>
 80090ca:	290b      	cmp	r1, #11
 80090cc:	d90a      	bls.n	80090e4 <_malloc_r+0xa8>
 80090ce:	19e2      	adds	r2, r4, r7
 80090d0:	6027      	str	r7, [r4, #0]
 80090d2:	42a3      	cmp	r3, r4
 80090d4:	d104      	bne.n	80090e0 <_malloc_r+0xa4>
 80090d6:	6032      	str	r2, [r6, #0]
 80090d8:	6863      	ldr	r3, [r4, #4]
 80090da:	6011      	str	r1, [r2, #0]
 80090dc:	6053      	str	r3, [r2, #4]
 80090de:	e005      	b.n	80090ec <_malloc_r+0xb0>
 80090e0:	605a      	str	r2, [r3, #4]
 80090e2:	e7f9      	b.n	80090d8 <_malloc_r+0x9c>
 80090e4:	6862      	ldr	r2, [r4, #4]
 80090e6:	42a3      	cmp	r3, r4
 80090e8:	d10e      	bne.n	8009108 <_malloc_r+0xcc>
 80090ea:	6032      	str	r2, [r6, #0]
 80090ec:	0028      	movs	r0, r5
 80090ee:	f000 f82d 	bl	800914c <__malloc_unlock>
 80090f2:	0020      	movs	r0, r4
 80090f4:	2207      	movs	r2, #7
 80090f6:	300b      	adds	r0, #11
 80090f8:	1d23      	adds	r3, r4, #4
 80090fa:	4390      	bics	r0, r2
 80090fc:	1ac2      	subs	r2, r0, r3
 80090fe:	4298      	cmp	r0, r3
 8009100:	d0df      	beq.n	80090c2 <_malloc_r+0x86>
 8009102:	1a1b      	subs	r3, r3, r0
 8009104:	50a3      	str	r3, [r4, r2]
 8009106:	e7dc      	b.n	80090c2 <_malloc_r+0x86>
 8009108:	605a      	str	r2, [r3, #4]
 800910a:	e7ef      	b.n	80090ec <_malloc_r+0xb0>
 800910c:	0023      	movs	r3, r4
 800910e:	6864      	ldr	r4, [r4, #4]
 8009110:	e7a6      	b.n	8009060 <_malloc_r+0x24>
 8009112:	9c00      	ldr	r4, [sp, #0]
 8009114:	6863      	ldr	r3, [r4, #4]
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	e7ad      	b.n	8009076 <_malloc_r+0x3a>
 800911a:	001a      	movs	r2, r3
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	42a3      	cmp	r3, r4
 8009120:	d1fb      	bne.n	800911a <_malloc_r+0xde>
 8009122:	2300      	movs	r3, #0
 8009124:	e7da      	b.n	80090dc <_malloc_r+0xa0>
 8009126:	230c      	movs	r3, #12
 8009128:	0028      	movs	r0, r5
 800912a:	602b      	str	r3, [r5, #0]
 800912c:	f000 f80e 	bl	800914c <__malloc_unlock>
 8009130:	e7c6      	b.n	80090c0 <_malloc_r+0x84>
 8009132:	6007      	str	r7, [r0, #0]
 8009134:	e7da      	b.n	80090ec <_malloc_r+0xb0>
 8009136:	46c0      	nop			@ (mov r8, r8)
 8009138:	20000908 	.word	0x20000908

0800913c <__malloc_lock>:
 800913c:	b510      	push	{r4, lr}
 800913e:	4802      	ldr	r0, [pc, #8]	@ (8009148 <__malloc_lock+0xc>)
 8009140:	f7ff f883 	bl	800824a <__retarget_lock_acquire_recursive>
 8009144:	bd10      	pop	{r4, pc}
 8009146:	46c0      	nop			@ (mov r8, r8)
 8009148:	20000900 	.word	0x20000900

0800914c <__malloc_unlock>:
 800914c:	b510      	push	{r4, lr}
 800914e:	4802      	ldr	r0, [pc, #8]	@ (8009158 <__malloc_unlock+0xc>)
 8009150:	f7ff f87c 	bl	800824c <__retarget_lock_release_recursive>
 8009154:	bd10      	pop	{r4, pc}
 8009156:	46c0      	nop			@ (mov r8, r8)
 8009158:	20000900 	.word	0x20000900

0800915c <_Balloc>:
 800915c:	b570      	push	{r4, r5, r6, lr}
 800915e:	69c5      	ldr	r5, [r0, #28]
 8009160:	0006      	movs	r6, r0
 8009162:	000c      	movs	r4, r1
 8009164:	2d00      	cmp	r5, #0
 8009166:	d10e      	bne.n	8009186 <_Balloc+0x2a>
 8009168:	2010      	movs	r0, #16
 800916a:	f7ff ff3b 	bl	8008fe4 <malloc>
 800916e:	1e02      	subs	r2, r0, #0
 8009170:	61f0      	str	r0, [r6, #28]
 8009172:	d104      	bne.n	800917e <_Balloc+0x22>
 8009174:	216b      	movs	r1, #107	@ 0x6b
 8009176:	4b19      	ldr	r3, [pc, #100]	@ (80091dc <_Balloc+0x80>)
 8009178:	4819      	ldr	r0, [pc, #100]	@ (80091e0 <_Balloc+0x84>)
 800917a:	f000 fdc9 	bl	8009d10 <__assert_func>
 800917e:	6045      	str	r5, [r0, #4]
 8009180:	6085      	str	r5, [r0, #8]
 8009182:	6005      	str	r5, [r0, #0]
 8009184:	60c5      	str	r5, [r0, #12]
 8009186:	69f5      	ldr	r5, [r6, #28]
 8009188:	68eb      	ldr	r3, [r5, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d013      	beq.n	80091b6 <_Balloc+0x5a>
 800918e:	69f3      	ldr	r3, [r6, #28]
 8009190:	00a2      	lsls	r2, r4, #2
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	189b      	adds	r3, r3, r2
 8009196:	6818      	ldr	r0, [r3, #0]
 8009198:	2800      	cmp	r0, #0
 800919a:	d118      	bne.n	80091ce <_Balloc+0x72>
 800919c:	2101      	movs	r1, #1
 800919e:	000d      	movs	r5, r1
 80091a0:	40a5      	lsls	r5, r4
 80091a2:	1d6a      	adds	r2, r5, #5
 80091a4:	0030      	movs	r0, r6
 80091a6:	0092      	lsls	r2, r2, #2
 80091a8:	f000 fdd0 	bl	8009d4c <_calloc_r>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	d00c      	beq.n	80091ca <_Balloc+0x6e>
 80091b0:	6044      	str	r4, [r0, #4]
 80091b2:	6085      	str	r5, [r0, #8]
 80091b4:	e00d      	b.n	80091d2 <_Balloc+0x76>
 80091b6:	2221      	movs	r2, #33	@ 0x21
 80091b8:	2104      	movs	r1, #4
 80091ba:	0030      	movs	r0, r6
 80091bc:	f000 fdc6 	bl	8009d4c <_calloc_r>
 80091c0:	69f3      	ldr	r3, [r6, #28]
 80091c2:	60e8      	str	r0, [r5, #12]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1e1      	bne.n	800918e <_Balloc+0x32>
 80091ca:	2000      	movs	r0, #0
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	6802      	ldr	r2, [r0, #0]
 80091d0:	601a      	str	r2, [r3, #0]
 80091d2:	2300      	movs	r3, #0
 80091d4:	6103      	str	r3, [r0, #16]
 80091d6:	60c3      	str	r3, [r0, #12]
 80091d8:	e7f8      	b.n	80091cc <_Balloc+0x70>
 80091da:	46c0      	nop			@ (mov r8, r8)
 80091dc:	0800a5e9 	.word	0x0800a5e9
 80091e0:	0800a669 	.word	0x0800a669

080091e4 <_Bfree>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	69c6      	ldr	r6, [r0, #28]
 80091e8:	0005      	movs	r5, r0
 80091ea:	000c      	movs	r4, r1
 80091ec:	2e00      	cmp	r6, #0
 80091ee:	d10e      	bne.n	800920e <_Bfree+0x2a>
 80091f0:	2010      	movs	r0, #16
 80091f2:	f7ff fef7 	bl	8008fe4 <malloc>
 80091f6:	1e02      	subs	r2, r0, #0
 80091f8:	61e8      	str	r0, [r5, #28]
 80091fa:	d104      	bne.n	8009206 <_Bfree+0x22>
 80091fc:	218f      	movs	r1, #143	@ 0x8f
 80091fe:	4b09      	ldr	r3, [pc, #36]	@ (8009224 <_Bfree+0x40>)
 8009200:	4809      	ldr	r0, [pc, #36]	@ (8009228 <_Bfree+0x44>)
 8009202:	f000 fd85 	bl	8009d10 <__assert_func>
 8009206:	6046      	str	r6, [r0, #4]
 8009208:	6086      	str	r6, [r0, #8]
 800920a:	6006      	str	r6, [r0, #0]
 800920c:	60c6      	str	r6, [r0, #12]
 800920e:	2c00      	cmp	r4, #0
 8009210:	d007      	beq.n	8009222 <_Bfree+0x3e>
 8009212:	69eb      	ldr	r3, [r5, #28]
 8009214:	6862      	ldr	r2, [r4, #4]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	0092      	lsls	r2, r2, #2
 800921a:	189b      	adds	r3, r3, r2
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	6022      	str	r2, [r4, #0]
 8009220:	601c      	str	r4, [r3, #0]
 8009222:	bd70      	pop	{r4, r5, r6, pc}
 8009224:	0800a5e9 	.word	0x0800a5e9
 8009228:	0800a669 	.word	0x0800a669

0800922c <__multadd>:
 800922c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800922e:	000f      	movs	r7, r1
 8009230:	9001      	str	r0, [sp, #4]
 8009232:	000c      	movs	r4, r1
 8009234:	001e      	movs	r6, r3
 8009236:	2000      	movs	r0, #0
 8009238:	690d      	ldr	r5, [r1, #16]
 800923a:	3714      	adds	r7, #20
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	3001      	adds	r0, #1
 8009240:	b299      	uxth	r1, r3
 8009242:	4351      	muls	r1, r2
 8009244:	0c1b      	lsrs	r3, r3, #16
 8009246:	4353      	muls	r3, r2
 8009248:	1989      	adds	r1, r1, r6
 800924a:	0c0e      	lsrs	r6, r1, #16
 800924c:	199b      	adds	r3, r3, r6
 800924e:	0c1e      	lsrs	r6, r3, #16
 8009250:	b289      	uxth	r1, r1
 8009252:	041b      	lsls	r3, r3, #16
 8009254:	185b      	adds	r3, r3, r1
 8009256:	c708      	stmia	r7!, {r3}
 8009258:	4285      	cmp	r5, r0
 800925a:	dcef      	bgt.n	800923c <__multadd+0x10>
 800925c:	2e00      	cmp	r6, #0
 800925e:	d022      	beq.n	80092a6 <__multadd+0x7a>
 8009260:	68a3      	ldr	r3, [r4, #8]
 8009262:	42ab      	cmp	r3, r5
 8009264:	dc19      	bgt.n	800929a <__multadd+0x6e>
 8009266:	6861      	ldr	r1, [r4, #4]
 8009268:	9801      	ldr	r0, [sp, #4]
 800926a:	3101      	adds	r1, #1
 800926c:	f7ff ff76 	bl	800915c <_Balloc>
 8009270:	1e07      	subs	r7, r0, #0
 8009272:	d105      	bne.n	8009280 <__multadd+0x54>
 8009274:	003a      	movs	r2, r7
 8009276:	21ba      	movs	r1, #186	@ 0xba
 8009278:	4b0c      	ldr	r3, [pc, #48]	@ (80092ac <__multadd+0x80>)
 800927a:	480d      	ldr	r0, [pc, #52]	@ (80092b0 <__multadd+0x84>)
 800927c:	f000 fd48 	bl	8009d10 <__assert_func>
 8009280:	0021      	movs	r1, r4
 8009282:	6922      	ldr	r2, [r4, #16]
 8009284:	310c      	adds	r1, #12
 8009286:	3202      	adds	r2, #2
 8009288:	0092      	lsls	r2, r2, #2
 800928a:	300c      	adds	r0, #12
 800928c:	f000 fd36 	bl	8009cfc <memcpy>
 8009290:	0021      	movs	r1, r4
 8009292:	9801      	ldr	r0, [sp, #4]
 8009294:	f7ff ffa6 	bl	80091e4 <_Bfree>
 8009298:	003c      	movs	r4, r7
 800929a:	1d2b      	adds	r3, r5, #4
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	18e3      	adds	r3, r4, r3
 80092a0:	3501      	adds	r5, #1
 80092a2:	605e      	str	r6, [r3, #4]
 80092a4:	6125      	str	r5, [r4, #16]
 80092a6:	0020      	movs	r0, r4
 80092a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092aa:	46c0      	nop			@ (mov r8, r8)
 80092ac:	0800a658 	.word	0x0800a658
 80092b0:	0800a669 	.word	0x0800a669

080092b4 <__hi0bits>:
 80092b4:	2280      	movs	r2, #128	@ 0x80
 80092b6:	0003      	movs	r3, r0
 80092b8:	0252      	lsls	r2, r2, #9
 80092ba:	2000      	movs	r0, #0
 80092bc:	4293      	cmp	r3, r2
 80092be:	d201      	bcs.n	80092c4 <__hi0bits+0x10>
 80092c0:	041b      	lsls	r3, r3, #16
 80092c2:	3010      	adds	r0, #16
 80092c4:	2280      	movs	r2, #128	@ 0x80
 80092c6:	0452      	lsls	r2, r2, #17
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d201      	bcs.n	80092d0 <__hi0bits+0x1c>
 80092cc:	3008      	adds	r0, #8
 80092ce:	021b      	lsls	r3, r3, #8
 80092d0:	2280      	movs	r2, #128	@ 0x80
 80092d2:	0552      	lsls	r2, r2, #21
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d201      	bcs.n	80092dc <__hi0bits+0x28>
 80092d8:	3004      	adds	r0, #4
 80092da:	011b      	lsls	r3, r3, #4
 80092dc:	2280      	movs	r2, #128	@ 0x80
 80092de:	05d2      	lsls	r2, r2, #23
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d201      	bcs.n	80092e8 <__hi0bits+0x34>
 80092e4:	3002      	adds	r0, #2
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	db03      	blt.n	80092f4 <__hi0bits+0x40>
 80092ec:	3001      	adds	r0, #1
 80092ee:	4213      	tst	r3, r2
 80092f0:	d100      	bne.n	80092f4 <__hi0bits+0x40>
 80092f2:	2020      	movs	r0, #32
 80092f4:	4770      	bx	lr

080092f6 <__lo0bits>:
 80092f6:	6803      	ldr	r3, [r0, #0]
 80092f8:	0001      	movs	r1, r0
 80092fa:	2207      	movs	r2, #7
 80092fc:	0018      	movs	r0, r3
 80092fe:	4010      	ands	r0, r2
 8009300:	4213      	tst	r3, r2
 8009302:	d00d      	beq.n	8009320 <__lo0bits+0x2a>
 8009304:	3a06      	subs	r2, #6
 8009306:	2000      	movs	r0, #0
 8009308:	4213      	tst	r3, r2
 800930a:	d105      	bne.n	8009318 <__lo0bits+0x22>
 800930c:	3002      	adds	r0, #2
 800930e:	4203      	tst	r3, r0
 8009310:	d003      	beq.n	800931a <__lo0bits+0x24>
 8009312:	40d3      	lsrs	r3, r2
 8009314:	0010      	movs	r0, r2
 8009316:	600b      	str	r3, [r1, #0]
 8009318:	4770      	bx	lr
 800931a:	089b      	lsrs	r3, r3, #2
 800931c:	600b      	str	r3, [r1, #0]
 800931e:	e7fb      	b.n	8009318 <__lo0bits+0x22>
 8009320:	b29a      	uxth	r2, r3
 8009322:	2a00      	cmp	r2, #0
 8009324:	d101      	bne.n	800932a <__lo0bits+0x34>
 8009326:	2010      	movs	r0, #16
 8009328:	0c1b      	lsrs	r3, r3, #16
 800932a:	b2da      	uxtb	r2, r3
 800932c:	2a00      	cmp	r2, #0
 800932e:	d101      	bne.n	8009334 <__lo0bits+0x3e>
 8009330:	3008      	adds	r0, #8
 8009332:	0a1b      	lsrs	r3, r3, #8
 8009334:	071a      	lsls	r2, r3, #28
 8009336:	d101      	bne.n	800933c <__lo0bits+0x46>
 8009338:	3004      	adds	r0, #4
 800933a:	091b      	lsrs	r3, r3, #4
 800933c:	079a      	lsls	r2, r3, #30
 800933e:	d101      	bne.n	8009344 <__lo0bits+0x4e>
 8009340:	3002      	adds	r0, #2
 8009342:	089b      	lsrs	r3, r3, #2
 8009344:	07da      	lsls	r2, r3, #31
 8009346:	d4e9      	bmi.n	800931c <__lo0bits+0x26>
 8009348:	3001      	adds	r0, #1
 800934a:	085b      	lsrs	r3, r3, #1
 800934c:	d1e6      	bne.n	800931c <__lo0bits+0x26>
 800934e:	2020      	movs	r0, #32
 8009350:	e7e2      	b.n	8009318 <__lo0bits+0x22>
	...

08009354 <__i2b>:
 8009354:	b510      	push	{r4, lr}
 8009356:	000c      	movs	r4, r1
 8009358:	2101      	movs	r1, #1
 800935a:	f7ff feff 	bl	800915c <_Balloc>
 800935e:	2800      	cmp	r0, #0
 8009360:	d107      	bne.n	8009372 <__i2b+0x1e>
 8009362:	2146      	movs	r1, #70	@ 0x46
 8009364:	4c05      	ldr	r4, [pc, #20]	@ (800937c <__i2b+0x28>)
 8009366:	0002      	movs	r2, r0
 8009368:	4b05      	ldr	r3, [pc, #20]	@ (8009380 <__i2b+0x2c>)
 800936a:	0020      	movs	r0, r4
 800936c:	31ff      	adds	r1, #255	@ 0xff
 800936e:	f000 fccf 	bl	8009d10 <__assert_func>
 8009372:	2301      	movs	r3, #1
 8009374:	6144      	str	r4, [r0, #20]
 8009376:	6103      	str	r3, [r0, #16]
 8009378:	bd10      	pop	{r4, pc}
 800937a:	46c0      	nop			@ (mov r8, r8)
 800937c:	0800a669 	.word	0x0800a669
 8009380:	0800a658 	.word	0x0800a658

08009384 <__multiply>:
 8009384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009386:	0014      	movs	r4, r2
 8009388:	690a      	ldr	r2, [r1, #16]
 800938a:	6923      	ldr	r3, [r4, #16]
 800938c:	000d      	movs	r5, r1
 800938e:	b089      	sub	sp, #36	@ 0x24
 8009390:	429a      	cmp	r2, r3
 8009392:	db02      	blt.n	800939a <__multiply+0x16>
 8009394:	0023      	movs	r3, r4
 8009396:	000c      	movs	r4, r1
 8009398:	001d      	movs	r5, r3
 800939a:	6927      	ldr	r7, [r4, #16]
 800939c:	692e      	ldr	r6, [r5, #16]
 800939e:	6861      	ldr	r1, [r4, #4]
 80093a0:	19bb      	adds	r3, r7, r6
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	68a3      	ldr	r3, [r4, #8]
 80093a6:	19ba      	adds	r2, r7, r6
 80093a8:	4293      	cmp	r3, r2
 80093aa:	da00      	bge.n	80093ae <__multiply+0x2a>
 80093ac:	3101      	adds	r1, #1
 80093ae:	f7ff fed5 	bl	800915c <_Balloc>
 80093b2:	4684      	mov	ip, r0
 80093b4:	2800      	cmp	r0, #0
 80093b6:	d106      	bne.n	80093c6 <__multiply+0x42>
 80093b8:	21b1      	movs	r1, #177	@ 0xb1
 80093ba:	4662      	mov	r2, ip
 80093bc:	4b44      	ldr	r3, [pc, #272]	@ (80094d0 <__multiply+0x14c>)
 80093be:	4845      	ldr	r0, [pc, #276]	@ (80094d4 <__multiply+0x150>)
 80093c0:	0049      	lsls	r1, r1, #1
 80093c2:	f000 fca5 	bl	8009d10 <__assert_func>
 80093c6:	0002      	movs	r2, r0
 80093c8:	19bb      	adds	r3, r7, r6
 80093ca:	3214      	adds	r2, #20
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	18d3      	adds	r3, r2, r3
 80093d0:	9301      	str	r3, [sp, #4]
 80093d2:	2100      	movs	r1, #0
 80093d4:	0013      	movs	r3, r2
 80093d6:	9801      	ldr	r0, [sp, #4]
 80093d8:	4283      	cmp	r3, r0
 80093da:	d328      	bcc.n	800942e <__multiply+0xaa>
 80093dc:	0023      	movs	r3, r4
 80093de:	00bf      	lsls	r7, r7, #2
 80093e0:	3314      	adds	r3, #20
 80093e2:	9304      	str	r3, [sp, #16]
 80093e4:	3514      	adds	r5, #20
 80093e6:	19db      	adds	r3, r3, r7
 80093e8:	00b6      	lsls	r6, r6, #2
 80093ea:	9302      	str	r3, [sp, #8]
 80093ec:	19ab      	adds	r3, r5, r6
 80093ee:	9307      	str	r3, [sp, #28]
 80093f0:	2304      	movs	r3, #4
 80093f2:	9305      	str	r3, [sp, #20]
 80093f4:	0023      	movs	r3, r4
 80093f6:	9902      	ldr	r1, [sp, #8]
 80093f8:	3315      	adds	r3, #21
 80093fa:	4299      	cmp	r1, r3
 80093fc:	d305      	bcc.n	800940a <__multiply+0x86>
 80093fe:	1b0c      	subs	r4, r1, r4
 8009400:	3c15      	subs	r4, #21
 8009402:	08a4      	lsrs	r4, r4, #2
 8009404:	3401      	adds	r4, #1
 8009406:	00a3      	lsls	r3, r4, #2
 8009408:	9305      	str	r3, [sp, #20]
 800940a:	9b07      	ldr	r3, [sp, #28]
 800940c:	429d      	cmp	r5, r3
 800940e:	d310      	bcc.n	8009432 <__multiply+0xae>
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	dd05      	ble.n	8009422 <__multiply+0x9e>
 8009416:	9b01      	ldr	r3, [sp, #4]
 8009418:	3b04      	subs	r3, #4
 800941a:	9301      	str	r3, [sp, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d052      	beq.n	80094c8 <__multiply+0x144>
 8009422:	4663      	mov	r3, ip
 8009424:	4660      	mov	r0, ip
 8009426:	9a00      	ldr	r2, [sp, #0]
 8009428:	611a      	str	r2, [r3, #16]
 800942a:	b009      	add	sp, #36	@ 0x24
 800942c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800942e:	c302      	stmia	r3!, {r1}
 8009430:	e7d1      	b.n	80093d6 <__multiply+0x52>
 8009432:	682c      	ldr	r4, [r5, #0]
 8009434:	b2a4      	uxth	r4, r4
 8009436:	2c00      	cmp	r4, #0
 8009438:	d01f      	beq.n	800947a <__multiply+0xf6>
 800943a:	2300      	movs	r3, #0
 800943c:	0017      	movs	r7, r2
 800943e:	9e04      	ldr	r6, [sp, #16]
 8009440:	9303      	str	r3, [sp, #12]
 8009442:	ce08      	ldmia	r6!, {r3}
 8009444:	6839      	ldr	r1, [r7, #0]
 8009446:	9306      	str	r3, [sp, #24]
 8009448:	466b      	mov	r3, sp
 800944a:	8b1b      	ldrh	r3, [r3, #24]
 800944c:	b288      	uxth	r0, r1
 800944e:	4363      	muls	r3, r4
 8009450:	181b      	adds	r3, r3, r0
 8009452:	9803      	ldr	r0, [sp, #12]
 8009454:	0c09      	lsrs	r1, r1, #16
 8009456:	181b      	adds	r3, r3, r0
 8009458:	9806      	ldr	r0, [sp, #24]
 800945a:	0c00      	lsrs	r0, r0, #16
 800945c:	4360      	muls	r0, r4
 800945e:	1840      	adds	r0, r0, r1
 8009460:	0c19      	lsrs	r1, r3, #16
 8009462:	1841      	adds	r1, r0, r1
 8009464:	0c08      	lsrs	r0, r1, #16
 8009466:	b29b      	uxth	r3, r3
 8009468:	0409      	lsls	r1, r1, #16
 800946a:	4319      	orrs	r1, r3
 800946c:	9b02      	ldr	r3, [sp, #8]
 800946e:	9003      	str	r0, [sp, #12]
 8009470:	c702      	stmia	r7!, {r1}
 8009472:	42b3      	cmp	r3, r6
 8009474:	d8e5      	bhi.n	8009442 <__multiply+0xbe>
 8009476:	9b05      	ldr	r3, [sp, #20]
 8009478:	50d0      	str	r0, [r2, r3]
 800947a:	682c      	ldr	r4, [r5, #0]
 800947c:	0c24      	lsrs	r4, r4, #16
 800947e:	d020      	beq.n	80094c2 <__multiply+0x13e>
 8009480:	2100      	movs	r1, #0
 8009482:	0010      	movs	r0, r2
 8009484:	6813      	ldr	r3, [r2, #0]
 8009486:	9e04      	ldr	r6, [sp, #16]
 8009488:	9103      	str	r1, [sp, #12]
 800948a:	6831      	ldr	r1, [r6, #0]
 800948c:	6807      	ldr	r7, [r0, #0]
 800948e:	b289      	uxth	r1, r1
 8009490:	4361      	muls	r1, r4
 8009492:	0c3f      	lsrs	r7, r7, #16
 8009494:	19c9      	adds	r1, r1, r7
 8009496:	9f03      	ldr	r7, [sp, #12]
 8009498:	b29b      	uxth	r3, r3
 800949a:	19c9      	adds	r1, r1, r7
 800949c:	040f      	lsls	r7, r1, #16
 800949e:	431f      	orrs	r7, r3
 80094a0:	6007      	str	r7, [r0, #0]
 80094a2:	ce80      	ldmia	r6!, {r7}
 80094a4:	6843      	ldr	r3, [r0, #4]
 80094a6:	0c3f      	lsrs	r7, r7, #16
 80094a8:	4367      	muls	r7, r4
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	0c09      	lsrs	r1, r1, #16
 80094ae:	18fb      	adds	r3, r7, r3
 80094b0:	185b      	adds	r3, r3, r1
 80094b2:	0c19      	lsrs	r1, r3, #16
 80094b4:	9103      	str	r1, [sp, #12]
 80094b6:	9902      	ldr	r1, [sp, #8]
 80094b8:	3004      	adds	r0, #4
 80094ba:	42b1      	cmp	r1, r6
 80094bc:	d8e5      	bhi.n	800948a <__multiply+0x106>
 80094be:	9905      	ldr	r1, [sp, #20]
 80094c0:	5053      	str	r3, [r2, r1]
 80094c2:	3504      	adds	r5, #4
 80094c4:	3204      	adds	r2, #4
 80094c6:	e7a0      	b.n	800940a <__multiply+0x86>
 80094c8:	9b00      	ldr	r3, [sp, #0]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	9300      	str	r3, [sp, #0]
 80094ce:	e79f      	b.n	8009410 <__multiply+0x8c>
 80094d0:	0800a658 	.word	0x0800a658
 80094d4:	0800a669 	.word	0x0800a669

080094d8 <__pow5mult>:
 80094d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094da:	2303      	movs	r3, #3
 80094dc:	0015      	movs	r5, r2
 80094de:	0007      	movs	r7, r0
 80094e0:	000e      	movs	r6, r1
 80094e2:	401a      	ands	r2, r3
 80094e4:	421d      	tst	r5, r3
 80094e6:	d008      	beq.n	80094fa <__pow5mult+0x22>
 80094e8:	4925      	ldr	r1, [pc, #148]	@ (8009580 <__pow5mult+0xa8>)
 80094ea:	3a01      	subs	r2, #1
 80094ec:	0092      	lsls	r2, r2, #2
 80094ee:	5852      	ldr	r2, [r2, r1]
 80094f0:	2300      	movs	r3, #0
 80094f2:	0031      	movs	r1, r6
 80094f4:	f7ff fe9a 	bl	800922c <__multadd>
 80094f8:	0006      	movs	r6, r0
 80094fa:	10ad      	asrs	r5, r5, #2
 80094fc:	d03d      	beq.n	800957a <__pow5mult+0xa2>
 80094fe:	69fc      	ldr	r4, [r7, #28]
 8009500:	2c00      	cmp	r4, #0
 8009502:	d10f      	bne.n	8009524 <__pow5mult+0x4c>
 8009504:	2010      	movs	r0, #16
 8009506:	f7ff fd6d 	bl	8008fe4 <malloc>
 800950a:	1e02      	subs	r2, r0, #0
 800950c:	61f8      	str	r0, [r7, #28]
 800950e:	d105      	bne.n	800951c <__pow5mult+0x44>
 8009510:	21b4      	movs	r1, #180	@ 0xb4
 8009512:	4b1c      	ldr	r3, [pc, #112]	@ (8009584 <__pow5mult+0xac>)
 8009514:	481c      	ldr	r0, [pc, #112]	@ (8009588 <__pow5mult+0xb0>)
 8009516:	31ff      	adds	r1, #255	@ 0xff
 8009518:	f000 fbfa 	bl	8009d10 <__assert_func>
 800951c:	6044      	str	r4, [r0, #4]
 800951e:	6084      	str	r4, [r0, #8]
 8009520:	6004      	str	r4, [r0, #0]
 8009522:	60c4      	str	r4, [r0, #12]
 8009524:	69fb      	ldr	r3, [r7, #28]
 8009526:	689c      	ldr	r4, [r3, #8]
 8009528:	9301      	str	r3, [sp, #4]
 800952a:	2c00      	cmp	r4, #0
 800952c:	d108      	bne.n	8009540 <__pow5mult+0x68>
 800952e:	0038      	movs	r0, r7
 8009530:	4916      	ldr	r1, [pc, #88]	@ (800958c <__pow5mult+0xb4>)
 8009532:	f7ff ff0f 	bl	8009354 <__i2b>
 8009536:	9b01      	ldr	r3, [sp, #4]
 8009538:	0004      	movs	r4, r0
 800953a:	6098      	str	r0, [r3, #8]
 800953c:	2300      	movs	r3, #0
 800953e:	6003      	str	r3, [r0, #0]
 8009540:	2301      	movs	r3, #1
 8009542:	421d      	tst	r5, r3
 8009544:	d00a      	beq.n	800955c <__pow5mult+0x84>
 8009546:	0031      	movs	r1, r6
 8009548:	0022      	movs	r2, r4
 800954a:	0038      	movs	r0, r7
 800954c:	f7ff ff1a 	bl	8009384 <__multiply>
 8009550:	0031      	movs	r1, r6
 8009552:	9001      	str	r0, [sp, #4]
 8009554:	0038      	movs	r0, r7
 8009556:	f7ff fe45 	bl	80091e4 <_Bfree>
 800955a:	9e01      	ldr	r6, [sp, #4]
 800955c:	106d      	asrs	r5, r5, #1
 800955e:	d00c      	beq.n	800957a <__pow5mult+0xa2>
 8009560:	6820      	ldr	r0, [r4, #0]
 8009562:	2800      	cmp	r0, #0
 8009564:	d107      	bne.n	8009576 <__pow5mult+0x9e>
 8009566:	0022      	movs	r2, r4
 8009568:	0021      	movs	r1, r4
 800956a:	0038      	movs	r0, r7
 800956c:	f7ff ff0a 	bl	8009384 <__multiply>
 8009570:	2300      	movs	r3, #0
 8009572:	6020      	str	r0, [r4, #0]
 8009574:	6003      	str	r3, [r0, #0]
 8009576:	0004      	movs	r4, r0
 8009578:	e7e2      	b.n	8009540 <__pow5mult+0x68>
 800957a:	0030      	movs	r0, r6
 800957c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800957e:	46c0      	nop			@ (mov r8, r8)
 8009580:	0800a71c 	.word	0x0800a71c
 8009584:	0800a5e9 	.word	0x0800a5e9
 8009588:	0800a669 	.word	0x0800a669
 800958c:	00000271 	.word	0x00000271

08009590 <__lshift>:
 8009590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009592:	000c      	movs	r4, r1
 8009594:	0016      	movs	r6, r2
 8009596:	6923      	ldr	r3, [r4, #16]
 8009598:	1157      	asrs	r7, r2, #5
 800959a:	b085      	sub	sp, #20
 800959c:	18fb      	adds	r3, r7, r3
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	3301      	adds	r3, #1
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	6849      	ldr	r1, [r1, #4]
 80095a6:	68a3      	ldr	r3, [r4, #8]
 80095a8:	9002      	str	r0, [sp, #8]
 80095aa:	9a00      	ldr	r2, [sp, #0]
 80095ac:	4293      	cmp	r3, r2
 80095ae:	db10      	blt.n	80095d2 <__lshift+0x42>
 80095b0:	9802      	ldr	r0, [sp, #8]
 80095b2:	f7ff fdd3 	bl	800915c <_Balloc>
 80095b6:	2300      	movs	r3, #0
 80095b8:	0001      	movs	r1, r0
 80095ba:	0005      	movs	r5, r0
 80095bc:	001a      	movs	r2, r3
 80095be:	3114      	adds	r1, #20
 80095c0:	4298      	cmp	r0, r3
 80095c2:	d10c      	bne.n	80095de <__lshift+0x4e>
 80095c4:	21ef      	movs	r1, #239	@ 0xef
 80095c6:	002a      	movs	r2, r5
 80095c8:	4b25      	ldr	r3, [pc, #148]	@ (8009660 <__lshift+0xd0>)
 80095ca:	4826      	ldr	r0, [pc, #152]	@ (8009664 <__lshift+0xd4>)
 80095cc:	0049      	lsls	r1, r1, #1
 80095ce:	f000 fb9f 	bl	8009d10 <__assert_func>
 80095d2:	3101      	adds	r1, #1
 80095d4:	005b      	lsls	r3, r3, #1
 80095d6:	e7e8      	b.n	80095aa <__lshift+0x1a>
 80095d8:	0098      	lsls	r0, r3, #2
 80095da:	500a      	str	r2, [r1, r0]
 80095dc:	3301      	adds	r3, #1
 80095de:	42bb      	cmp	r3, r7
 80095e0:	dbfa      	blt.n	80095d8 <__lshift+0x48>
 80095e2:	43fb      	mvns	r3, r7
 80095e4:	17db      	asrs	r3, r3, #31
 80095e6:	401f      	ands	r7, r3
 80095e8:	00bf      	lsls	r7, r7, #2
 80095ea:	0023      	movs	r3, r4
 80095ec:	201f      	movs	r0, #31
 80095ee:	19c9      	adds	r1, r1, r7
 80095f0:	0037      	movs	r7, r6
 80095f2:	6922      	ldr	r2, [r4, #16]
 80095f4:	3314      	adds	r3, #20
 80095f6:	0092      	lsls	r2, r2, #2
 80095f8:	189a      	adds	r2, r3, r2
 80095fa:	4007      	ands	r7, r0
 80095fc:	4206      	tst	r6, r0
 80095fe:	d029      	beq.n	8009654 <__lshift+0xc4>
 8009600:	3001      	adds	r0, #1
 8009602:	1bc0      	subs	r0, r0, r7
 8009604:	9003      	str	r0, [sp, #12]
 8009606:	468c      	mov	ip, r1
 8009608:	2000      	movs	r0, #0
 800960a:	681e      	ldr	r6, [r3, #0]
 800960c:	40be      	lsls	r6, r7
 800960e:	4306      	orrs	r6, r0
 8009610:	4660      	mov	r0, ip
 8009612:	c040      	stmia	r0!, {r6}
 8009614:	4684      	mov	ip, r0
 8009616:	9e03      	ldr	r6, [sp, #12]
 8009618:	cb01      	ldmia	r3!, {r0}
 800961a:	40f0      	lsrs	r0, r6
 800961c:	429a      	cmp	r2, r3
 800961e:	d8f4      	bhi.n	800960a <__lshift+0x7a>
 8009620:	0026      	movs	r6, r4
 8009622:	3615      	adds	r6, #21
 8009624:	2304      	movs	r3, #4
 8009626:	42b2      	cmp	r2, r6
 8009628:	d304      	bcc.n	8009634 <__lshift+0xa4>
 800962a:	1b13      	subs	r3, r2, r4
 800962c:	3b15      	subs	r3, #21
 800962e:	089b      	lsrs	r3, r3, #2
 8009630:	3301      	adds	r3, #1
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	50c8      	str	r0, [r1, r3]
 8009636:	2800      	cmp	r0, #0
 8009638:	d002      	beq.n	8009640 <__lshift+0xb0>
 800963a:	9b01      	ldr	r3, [sp, #4]
 800963c:	3302      	adds	r3, #2
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	9b00      	ldr	r3, [sp, #0]
 8009642:	9802      	ldr	r0, [sp, #8]
 8009644:	3b01      	subs	r3, #1
 8009646:	0021      	movs	r1, r4
 8009648:	612b      	str	r3, [r5, #16]
 800964a:	f7ff fdcb 	bl	80091e4 <_Bfree>
 800964e:	0028      	movs	r0, r5
 8009650:	b005      	add	sp, #20
 8009652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009654:	cb01      	ldmia	r3!, {r0}
 8009656:	c101      	stmia	r1!, {r0}
 8009658:	429a      	cmp	r2, r3
 800965a:	d8fb      	bhi.n	8009654 <__lshift+0xc4>
 800965c:	e7f0      	b.n	8009640 <__lshift+0xb0>
 800965e:	46c0      	nop			@ (mov r8, r8)
 8009660:	0800a658 	.word	0x0800a658
 8009664:	0800a669 	.word	0x0800a669

08009668 <__mcmp>:
 8009668:	b530      	push	{r4, r5, lr}
 800966a:	690b      	ldr	r3, [r1, #16]
 800966c:	6904      	ldr	r4, [r0, #16]
 800966e:	0002      	movs	r2, r0
 8009670:	1ae0      	subs	r0, r4, r3
 8009672:	429c      	cmp	r4, r3
 8009674:	d10f      	bne.n	8009696 <__mcmp+0x2e>
 8009676:	3214      	adds	r2, #20
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	3114      	adds	r1, #20
 800967c:	0014      	movs	r4, r2
 800967e:	18c9      	adds	r1, r1, r3
 8009680:	18d2      	adds	r2, r2, r3
 8009682:	3a04      	subs	r2, #4
 8009684:	3904      	subs	r1, #4
 8009686:	6815      	ldr	r5, [r2, #0]
 8009688:	680b      	ldr	r3, [r1, #0]
 800968a:	429d      	cmp	r5, r3
 800968c:	d004      	beq.n	8009698 <__mcmp+0x30>
 800968e:	2001      	movs	r0, #1
 8009690:	429d      	cmp	r5, r3
 8009692:	d200      	bcs.n	8009696 <__mcmp+0x2e>
 8009694:	3802      	subs	r0, #2
 8009696:	bd30      	pop	{r4, r5, pc}
 8009698:	4294      	cmp	r4, r2
 800969a:	d3f2      	bcc.n	8009682 <__mcmp+0x1a>
 800969c:	e7fb      	b.n	8009696 <__mcmp+0x2e>
	...

080096a0 <__mdiff>:
 80096a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096a2:	000c      	movs	r4, r1
 80096a4:	b087      	sub	sp, #28
 80096a6:	9000      	str	r0, [sp, #0]
 80096a8:	0011      	movs	r1, r2
 80096aa:	0020      	movs	r0, r4
 80096ac:	0017      	movs	r7, r2
 80096ae:	f7ff ffdb 	bl	8009668 <__mcmp>
 80096b2:	1e05      	subs	r5, r0, #0
 80096b4:	d110      	bne.n	80096d8 <__mdiff+0x38>
 80096b6:	0001      	movs	r1, r0
 80096b8:	9800      	ldr	r0, [sp, #0]
 80096ba:	f7ff fd4f 	bl	800915c <_Balloc>
 80096be:	1e02      	subs	r2, r0, #0
 80096c0:	d104      	bne.n	80096cc <__mdiff+0x2c>
 80096c2:	4b40      	ldr	r3, [pc, #256]	@ (80097c4 <__mdiff+0x124>)
 80096c4:	4840      	ldr	r0, [pc, #256]	@ (80097c8 <__mdiff+0x128>)
 80096c6:	4941      	ldr	r1, [pc, #260]	@ (80097cc <__mdiff+0x12c>)
 80096c8:	f000 fb22 	bl	8009d10 <__assert_func>
 80096cc:	2301      	movs	r3, #1
 80096ce:	6145      	str	r5, [r0, #20]
 80096d0:	6103      	str	r3, [r0, #16]
 80096d2:	0010      	movs	r0, r2
 80096d4:	b007      	add	sp, #28
 80096d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096d8:	2600      	movs	r6, #0
 80096da:	42b0      	cmp	r0, r6
 80096dc:	da03      	bge.n	80096e6 <__mdiff+0x46>
 80096de:	0023      	movs	r3, r4
 80096e0:	003c      	movs	r4, r7
 80096e2:	001f      	movs	r7, r3
 80096e4:	3601      	adds	r6, #1
 80096e6:	6861      	ldr	r1, [r4, #4]
 80096e8:	9800      	ldr	r0, [sp, #0]
 80096ea:	f7ff fd37 	bl	800915c <_Balloc>
 80096ee:	1e02      	subs	r2, r0, #0
 80096f0:	d103      	bne.n	80096fa <__mdiff+0x5a>
 80096f2:	4b34      	ldr	r3, [pc, #208]	@ (80097c4 <__mdiff+0x124>)
 80096f4:	4834      	ldr	r0, [pc, #208]	@ (80097c8 <__mdiff+0x128>)
 80096f6:	4936      	ldr	r1, [pc, #216]	@ (80097d0 <__mdiff+0x130>)
 80096f8:	e7e6      	b.n	80096c8 <__mdiff+0x28>
 80096fa:	6923      	ldr	r3, [r4, #16]
 80096fc:	3414      	adds	r4, #20
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	18e3      	adds	r3, r4, r3
 8009704:	0021      	movs	r1, r4
 8009706:	9401      	str	r4, [sp, #4]
 8009708:	003c      	movs	r4, r7
 800970a:	9302      	str	r3, [sp, #8]
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	3414      	adds	r4, #20
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	18e3      	adds	r3, r4, r3
 8009714:	9303      	str	r3, [sp, #12]
 8009716:	0003      	movs	r3, r0
 8009718:	60c6      	str	r6, [r0, #12]
 800971a:	468c      	mov	ip, r1
 800971c:	2000      	movs	r0, #0
 800971e:	3314      	adds	r3, #20
 8009720:	9304      	str	r3, [sp, #16]
 8009722:	9305      	str	r3, [sp, #20]
 8009724:	4663      	mov	r3, ip
 8009726:	cb20      	ldmia	r3!, {r5}
 8009728:	b2a9      	uxth	r1, r5
 800972a:	000e      	movs	r6, r1
 800972c:	469c      	mov	ip, r3
 800972e:	cc08      	ldmia	r4!, {r3}
 8009730:	0c2d      	lsrs	r5, r5, #16
 8009732:	b299      	uxth	r1, r3
 8009734:	1a71      	subs	r1, r6, r1
 8009736:	1809      	adds	r1, r1, r0
 8009738:	0c1b      	lsrs	r3, r3, #16
 800973a:	1408      	asrs	r0, r1, #16
 800973c:	1aeb      	subs	r3, r5, r3
 800973e:	181b      	adds	r3, r3, r0
 8009740:	1418      	asrs	r0, r3, #16
 8009742:	b289      	uxth	r1, r1
 8009744:	041b      	lsls	r3, r3, #16
 8009746:	4319      	orrs	r1, r3
 8009748:	9b05      	ldr	r3, [sp, #20]
 800974a:	c302      	stmia	r3!, {r1}
 800974c:	9305      	str	r3, [sp, #20]
 800974e:	9b03      	ldr	r3, [sp, #12]
 8009750:	42a3      	cmp	r3, r4
 8009752:	d8e7      	bhi.n	8009724 <__mdiff+0x84>
 8009754:	0039      	movs	r1, r7
 8009756:	9c03      	ldr	r4, [sp, #12]
 8009758:	3115      	adds	r1, #21
 800975a:	2304      	movs	r3, #4
 800975c:	428c      	cmp	r4, r1
 800975e:	d304      	bcc.n	800976a <__mdiff+0xca>
 8009760:	1be3      	subs	r3, r4, r7
 8009762:	3b15      	subs	r3, #21
 8009764:	089b      	lsrs	r3, r3, #2
 8009766:	3301      	adds	r3, #1
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	9901      	ldr	r1, [sp, #4]
 800976c:	18cd      	adds	r5, r1, r3
 800976e:	9904      	ldr	r1, [sp, #16]
 8009770:	002e      	movs	r6, r5
 8009772:	18cb      	adds	r3, r1, r3
 8009774:	001f      	movs	r7, r3
 8009776:	9902      	ldr	r1, [sp, #8]
 8009778:	428e      	cmp	r6, r1
 800977a:	d311      	bcc.n	80097a0 <__mdiff+0x100>
 800977c:	9c02      	ldr	r4, [sp, #8]
 800977e:	1ee9      	subs	r1, r5, #3
 8009780:	2000      	movs	r0, #0
 8009782:	428c      	cmp	r4, r1
 8009784:	d304      	bcc.n	8009790 <__mdiff+0xf0>
 8009786:	0021      	movs	r1, r4
 8009788:	3103      	adds	r1, #3
 800978a:	1b49      	subs	r1, r1, r5
 800978c:	0889      	lsrs	r1, r1, #2
 800978e:	0088      	lsls	r0, r1, #2
 8009790:	181b      	adds	r3, r3, r0
 8009792:	3b04      	subs	r3, #4
 8009794:	6819      	ldr	r1, [r3, #0]
 8009796:	2900      	cmp	r1, #0
 8009798:	d010      	beq.n	80097bc <__mdiff+0x11c>
 800979a:	9b00      	ldr	r3, [sp, #0]
 800979c:	6113      	str	r3, [r2, #16]
 800979e:	e798      	b.n	80096d2 <__mdiff+0x32>
 80097a0:	4684      	mov	ip, r0
 80097a2:	ce02      	ldmia	r6!, {r1}
 80097a4:	b288      	uxth	r0, r1
 80097a6:	4460      	add	r0, ip
 80097a8:	1400      	asrs	r0, r0, #16
 80097aa:	0c0c      	lsrs	r4, r1, #16
 80097ac:	1904      	adds	r4, r0, r4
 80097ae:	4461      	add	r1, ip
 80097b0:	1420      	asrs	r0, r4, #16
 80097b2:	b289      	uxth	r1, r1
 80097b4:	0424      	lsls	r4, r4, #16
 80097b6:	4321      	orrs	r1, r4
 80097b8:	c702      	stmia	r7!, {r1}
 80097ba:	e7dc      	b.n	8009776 <__mdiff+0xd6>
 80097bc:	9900      	ldr	r1, [sp, #0]
 80097be:	3901      	subs	r1, #1
 80097c0:	9100      	str	r1, [sp, #0]
 80097c2:	e7e6      	b.n	8009792 <__mdiff+0xf2>
 80097c4:	0800a658 	.word	0x0800a658
 80097c8:	0800a669 	.word	0x0800a669
 80097cc:	00000237 	.word	0x00000237
 80097d0:	00000245 	.word	0x00000245

080097d4 <__d2b>:
 80097d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097d6:	2101      	movs	r1, #1
 80097d8:	0016      	movs	r6, r2
 80097da:	001f      	movs	r7, r3
 80097dc:	f7ff fcbe 	bl	800915c <_Balloc>
 80097e0:	1e04      	subs	r4, r0, #0
 80097e2:	d105      	bne.n	80097f0 <__d2b+0x1c>
 80097e4:	0022      	movs	r2, r4
 80097e6:	4b25      	ldr	r3, [pc, #148]	@ (800987c <__d2b+0xa8>)
 80097e8:	4825      	ldr	r0, [pc, #148]	@ (8009880 <__d2b+0xac>)
 80097ea:	4926      	ldr	r1, [pc, #152]	@ (8009884 <__d2b+0xb0>)
 80097ec:	f000 fa90 	bl	8009d10 <__assert_func>
 80097f0:	033b      	lsls	r3, r7, #12
 80097f2:	007d      	lsls	r5, r7, #1
 80097f4:	0b1b      	lsrs	r3, r3, #12
 80097f6:	0d6d      	lsrs	r5, r5, #21
 80097f8:	d002      	beq.n	8009800 <__d2b+0x2c>
 80097fa:	2280      	movs	r2, #128	@ 0x80
 80097fc:	0352      	lsls	r2, r2, #13
 80097fe:	4313      	orrs	r3, r2
 8009800:	9301      	str	r3, [sp, #4]
 8009802:	2e00      	cmp	r6, #0
 8009804:	d025      	beq.n	8009852 <__d2b+0x7e>
 8009806:	4668      	mov	r0, sp
 8009808:	9600      	str	r6, [sp, #0]
 800980a:	f7ff fd74 	bl	80092f6 <__lo0bits>
 800980e:	9b01      	ldr	r3, [sp, #4]
 8009810:	9900      	ldr	r1, [sp, #0]
 8009812:	2800      	cmp	r0, #0
 8009814:	d01b      	beq.n	800984e <__d2b+0x7a>
 8009816:	2220      	movs	r2, #32
 8009818:	001e      	movs	r6, r3
 800981a:	1a12      	subs	r2, r2, r0
 800981c:	4096      	lsls	r6, r2
 800981e:	0032      	movs	r2, r6
 8009820:	40c3      	lsrs	r3, r0
 8009822:	430a      	orrs	r2, r1
 8009824:	6162      	str	r2, [r4, #20]
 8009826:	9301      	str	r3, [sp, #4]
 8009828:	9e01      	ldr	r6, [sp, #4]
 800982a:	61a6      	str	r6, [r4, #24]
 800982c:	1e73      	subs	r3, r6, #1
 800982e:	419e      	sbcs	r6, r3
 8009830:	3601      	adds	r6, #1
 8009832:	6126      	str	r6, [r4, #16]
 8009834:	2d00      	cmp	r5, #0
 8009836:	d014      	beq.n	8009862 <__d2b+0x8e>
 8009838:	2635      	movs	r6, #53	@ 0x35
 800983a:	4b13      	ldr	r3, [pc, #76]	@ (8009888 <__d2b+0xb4>)
 800983c:	18ed      	adds	r5, r5, r3
 800983e:	9b08      	ldr	r3, [sp, #32]
 8009840:	182d      	adds	r5, r5, r0
 8009842:	601d      	str	r5, [r3, #0]
 8009844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009846:	1a36      	subs	r6, r6, r0
 8009848:	601e      	str	r6, [r3, #0]
 800984a:	0020      	movs	r0, r4
 800984c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800984e:	6161      	str	r1, [r4, #20]
 8009850:	e7ea      	b.n	8009828 <__d2b+0x54>
 8009852:	a801      	add	r0, sp, #4
 8009854:	f7ff fd4f 	bl	80092f6 <__lo0bits>
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	2601      	movs	r6, #1
 800985c:	6163      	str	r3, [r4, #20]
 800985e:	3020      	adds	r0, #32
 8009860:	e7e7      	b.n	8009832 <__d2b+0x5e>
 8009862:	4b0a      	ldr	r3, [pc, #40]	@ (800988c <__d2b+0xb8>)
 8009864:	18c0      	adds	r0, r0, r3
 8009866:	9b08      	ldr	r3, [sp, #32]
 8009868:	6018      	str	r0, [r3, #0]
 800986a:	4b09      	ldr	r3, [pc, #36]	@ (8009890 <__d2b+0xbc>)
 800986c:	18f3      	adds	r3, r6, r3
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	18e3      	adds	r3, r4, r3
 8009872:	6958      	ldr	r0, [r3, #20]
 8009874:	f7ff fd1e 	bl	80092b4 <__hi0bits>
 8009878:	0176      	lsls	r6, r6, #5
 800987a:	e7e3      	b.n	8009844 <__d2b+0x70>
 800987c:	0800a658 	.word	0x0800a658
 8009880:	0800a669 	.word	0x0800a669
 8009884:	0000030f 	.word	0x0000030f
 8009888:	fffffbcd 	.word	0xfffffbcd
 800988c:	fffffbce 	.word	0xfffffbce
 8009890:	3fffffff 	.word	0x3fffffff

08009894 <__ssputs_r>:
 8009894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009896:	688e      	ldr	r6, [r1, #8]
 8009898:	b085      	sub	sp, #20
 800989a:	001f      	movs	r7, r3
 800989c:	000c      	movs	r4, r1
 800989e:	680b      	ldr	r3, [r1, #0]
 80098a0:	9002      	str	r0, [sp, #8]
 80098a2:	9203      	str	r2, [sp, #12]
 80098a4:	42be      	cmp	r6, r7
 80098a6:	d830      	bhi.n	800990a <__ssputs_r+0x76>
 80098a8:	210c      	movs	r1, #12
 80098aa:	5e62      	ldrsh	r2, [r4, r1]
 80098ac:	2190      	movs	r1, #144	@ 0x90
 80098ae:	00c9      	lsls	r1, r1, #3
 80098b0:	420a      	tst	r2, r1
 80098b2:	d028      	beq.n	8009906 <__ssputs_r+0x72>
 80098b4:	2003      	movs	r0, #3
 80098b6:	6921      	ldr	r1, [r4, #16]
 80098b8:	1a5b      	subs	r3, r3, r1
 80098ba:	9301      	str	r3, [sp, #4]
 80098bc:	6963      	ldr	r3, [r4, #20]
 80098be:	4343      	muls	r3, r0
 80098c0:	9801      	ldr	r0, [sp, #4]
 80098c2:	0fdd      	lsrs	r5, r3, #31
 80098c4:	18ed      	adds	r5, r5, r3
 80098c6:	1c7b      	adds	r3, r7, #1
 80098c8:	181b      	adds	r3, r3, r0
 80098ca:	106d      	asrs	r5, r5, #1
 80098cc:	42ab      	cmp	r3, r5
 80098ce:	d900      	bls.n	80098d2 <__ssputs_r+0x3e>
 80098d0:	001d      	movs	r5, r3
 80098d2:	0552      	lsls	r2, r2, #21
 80098d4:	d528      	bpl.n	8009928 <__ssputs_r+0x94>
 80098d6:	0029      	movs	r1, r5
 80098d8:	9802      	ldr	r0, [sp, #8]
 80098da:	f7ff fbaf 	bl	800903c <_malloc_r>
 80098de:	1e06      	subs	r6, r0, #0
 80098e0:	d02c      	beq.n	800993c <__ssputs_r+0xa8>
 80098e2:	9a01      	ldr	r2, [sp, #4]
 80098e4:	6921      	ldr	r1, [r4, #16]
 80098e6:	f000 fa09 	bl	8009cfc <memcpy>
 80098ea:	89a2      	ldrh	r2, [r4, #12]
 80098ec:	4b18      	ldr	r3, [pc, #96]	@ (8009950 <__ssputs_r+0xbc>)
 80098ee:	401a      	ands	r2, r3
 80098f0:	2380      	movs	r3, #128	@ 0x80
 80098f2:	4313      	orrs	r3, r2
 80098f4:	81a3      	strh	r3, [r4, #12]
 80098f6:	9b01      	ldr	r3, [sp, #4]
 80098f8:	6126      	str	r6, [r4, #16]
 80098fa:	18f6      	adds	r6, r6, r3
 80098fc:	6026      	str	r6, [r4, #0]
 80098fe:	003e      	movs	r6, r7
 8009900:	6165      	str	r5, [r4, #20]
 8009902:	1aed      	subs	r5, r5, r3
 8009904:	60a5      	str	r5, [r4, #8]
 8009906:	42be      	cmp	r6, r7
 8009908:	d900      	bls.n	800990c <__ssputs_r+0x78>
 800990a:	003e      	movs	r6, r7
 800990c:	0032      	movs	r2, r6
 800990e:	9903      	ldr	r1, [sp, #12]
 8009910:	6820      	ldr	r0, [r4, #0]
 8009912:	f000 f9ce 	bl	8009cb2 <memmove>
 8009916:	2000      	movs	r0, #0
 8009918:	68a3      	ldr	r3, [r4, #8]
 800991a:	1b9b      	subs	r3, r3, r6
 800991c:	60a3      	str	r3, [r4, #8]
 800991e:	6823      	ldr	r3, [r4, #0]
 8009920:	199b      	adds	r3, r3, r6
 8009922:	6023      	str	r3, [r4, #0]
 8009924:	b005      	add	sp, #20
 8009926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009928:	002a      	movs	r2, r5
 800992a:	9802      	ldr	r0, [sp, #8]
 800992c:	f000 fa4d 	bl	8009dca <_realloc_r>
 8009930:	1e06      	subs	r6, r0, #0
 8009932:	d1e0      	bne.n	80098f6 <__ssputs_r+0x62>
 8009934:	6921      	ldr	r1, [r4, #16]
 8009936:	9802      	ldr	r0, [sp, #8]
 8009938:	f7ff fb0a 	bl	8008f50 <_free_r>
 800993c:	230c      	movs	r3, #12
 800993e:	2001      	movs	r0, #1
 8009940:	9a02      	ldr	r2, [sp, #8]
 8009942:	4240      	negs	r0, r0
 8009944:	6013      	str	r3, [r2, #0]
 8009946:	89a2      	ldrh	r2, [r4, #12]
 8009948:	3334      	adds	r3, #52	@ 0x34
 800994a:	4313      	orrs	r3, r2
 800994c:	81a3      	strh	r3, [r4, #12]
 800994e:	e7e9      	b.n	8009924 <__ssputs_r+0x90>
 8009950:	fffffb7f 	.word	0xfffffb7f

08009954 <_svfiprintf_r>:
 8009954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009956:	b0a1      	sub	sp, #132	@ 0x84
 8009958:	9003      	str	r0, [sp, #12]
 800995a:	001d      	movs	r5, r3
 800995c:	898b      	ldrh	r3, [r1, #12]
 800995e:	000f      	movs	r7, r1
 8009960:	0016      	movs	r6, r2
 8009962:	061b      	lsls	r3, r3, #24
 8009964:	d511      	bpl.n	800998a <_svfiprintf_r+0x36>
 8009966:	690b      	ldr	r3, [r1, #16]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d10e      	bne.n	800998a <_svfiprintf_r+0x36>
 800996c:	2140      	movs	r1, #64	@ 0x40
 800996e:	f7ff fb65 	bl	800903c <_malloc_r>
 8009972:	6038      	str	r0, [r7, #0]
 8009974:	6138      	str	r0, [r7, #16]
 8009976:	2800      	cmp	r0, #0
 8009978:	d105      	bne.n	8009986 <_svfiprintf_r+0x32>
 800997a:	230c      	movs	r3, #12
 800997c:	9a03      	ldr	r2, [sp, #12]
 800997e:	6013      	str	r3, [r2, #0]
 8009980:	2001      	movs	r0, #1
 8009982:	4240      	negs	r0, r0
 8009984:	e0cf      	b.n	8009b26 <_svfiprintf_r+0x1d2>
 8009986:	2340      	movs	r3, #64	@ 0x40
 8009988:	617b      	str	r3, [r7, #20]
 800998a:	2300      	movs	r3, #0
 800998c:	ac08      	add	r4, sp, #32
 800998e:	6163      	str	r3, [r4, #20]
 8009990:	3320      	adds	r3, #32
 8009992:	7663      	strb	r3, [r4, #25]
 8009994:	3310      	adds	r3, #16
 8009996:	76a3      	strb	r3, [r4, #26]
 8009998:	9507      	str	r5, [sp, #28]
 800999a:	0035      	movs	r5, r6
 800999c:	782b      	ldrb	r3, [r5, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d001      	beq.n	80099a6 <_svfiprintf_r+0x52>
 80099a2:	2b25      	cmp	r3, #37	@ 0x25
 80099a4:	d148      	bne.n	8009a38 <_svfiprintf_r+0xe4>
 80099a6:	1bab      	subs	r3, r5, r6
 80099a8:	9305      	str	r3, [sp, #20]
 80099aa:	42b5      	cmp	r5, r6
 80099ac:	d00b      	beq.n	80099c6 <_svfiprintf_r+0x72>
 80099ae:	0032      	movs	r2, r6
 80099b0:	0039      	movs	r1, r7
 80099b2:	9803      	ldr	r0, [sp, #12]
 80099b4:	f7ff ff6e 	bl	8009894 <__ssputs_r>
 80099b8:	3001      	adds	r0, #1
 80099ba:	d100      	bne.n	80099be <_svfiprintf_r+0x6a>
 80099bc:	e0ae      	b.n	8009b1c <_svfiprintf_r+0x1c8>
 80099be:	6963      	ldr	r3, [r4, #20]
 80099c0:	9a05      	ldr	r2, [sp, #20]
 80099c2:	189b      	adds	r3, r3, r2
 80099c4:	6163      	str	r3, [r4, #20]
 80099c6:	782b      	ldrb	r3, [r5, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d100      	bne.n	80099ce <_svfiprintf_r+0x7a>
 80099cc:	e0a6      	b.n	8009b1c <_svfiprintf_r+0x1c8>
 80099ce:	2201      	movs	r2, #1
 80099d0:	2300      	movs	r3, #0
 80099d2:	4252      	negs	r2, r2
 80099d4:	6062      	str	r2, [r4, #4]
 80099d6:	a904      	add	r1, sp, #16
 80099d8:	3254      	adds	r2, #84	@ 0x54
 80099da:	1852      	adds	r2, r2, r1
 80099dc:	1c6e      	adds	r6, r5, #1
 80099de:	6023      	str	r3, [r4, #0]
 80099e0:	60e3      	str	r3, [r4, #12]
 80099e2:	60a3      	str	r3, [r4, #8]
 80099e4:	7013      	strb	r3, [r2, #0]
 80099e6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80099e8:	4b54      	ldr	r3, [pc, #336]	@ (8009b3c <_svfiprintf_r+0x1e8>)
 80099ea:	2205      	movs	r2, #5
 80099ec:	0018      	movs	r0, r3
 80099ee:	7831      	ldrb	r1, [r6, #0]
 80099f0:	9305      	str	r3, [sp, #20]
 80099f2:	f7fe fc2c 	bl	800824e <memchr>
 80099f6:	1c75      	adds	r5, r6, #1
 80099f8:	2800      	cmp	r0, #0
 80099fa:	d11f      	bne.n	8009a3c <_svfiprintf_r+0xe8>
 80099fc:	6822      	ldr	r2, [r4, #0]
 80099fe:	06d3      	lsls	r3, r2, #27
 8009a00:	d504      	bpl.n	8009a0c <_svfiprintf_r+0xb8>
 8009a02:	2353      	movs	r3, #83	@ 0x53
 8009a04:	a904      	add	r1, sp, #16
 8009a06:	185b      	adds	r3, r3, r1
 8009a08:	2120      	movs	r1, #32
 8009a0a:	7019      	strb	r1, [r3, #0]
 8009a0c:	0713      	lsls	r3, r2, #28
 8009a0e:	d504      	bpl.n	8009a1a <_svfiprintf_r+0xc6>
 8009a10:	2353      	movs	r3, #83	@ 0x53
 8009a12:	a904      	add	r1, sp, #16
 8009a14:	185b      	adds	r3, r3, r1
 8009a16:	212b      	movs	r1, #43	@ 0x2b
 8009a18:	7019      	strb	r1, [r3, #0]
 8009a1a:	7833      	ldrb	r3, [r6, #0]
 8009a1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a1e:	d016      	beq.n	8009a4e <_svfiprintf_r+0xfa>
 8009a20:	0035      	movs	r5, r6
 8009a22:	2100      	movs	r1, #0
 8009a24:	200a      	movs	r0, #10
 8009a26:	68e3      	ldr	r3, [r4, #12]
 8009a28:	782a      	ldrb	r2, [r5, #0]
 8009a2a:	1c6e      	adds	r6, r5, #1
 8009a2c:	3a30      	subs	r2, #48	@ 0x30
 8009a2e:	2a09      	cmp	r2, #9
 8009a30:	d950      	bls.n	8009ad4 <_svfiprintf_r+0x180>
 8009a32:	2900      	cmp	r1, #0
 8009a34:	d111      	bne.n	8009a5a <_svfiprintf_r+0x106>
 8009a36:	e017      	b.n	8009a68 <_svfiprintf_r+0x114>
 8009a38:	3501      	adds	r5, #1
 8009a3a:	e7af      	b.n	800999c <_svfiprintf_r+0x48>
 8009a3c:	9b05      	ldr	r3, [sp, #20]
 8009a3e:	6822      	ldr	r2, [r4, #0]
 8009a40:	1ac0      	subs	r0, r0, r3
 8009a42:	2301      	movs	r3, #1
 8009a44:	4083      	lsls	r3, r0
 8009a46:	4313      	orrs	r3, r2
 8009a48:	002e      	movs	r6, r5
 8009a4a:	6023      	str	r3, [r4, #0]
 8009a4c:	e7cc      	b.n	80099e8 <_svfiprintf_r+0x94>
 8009a4e:	9b07      	ldr	r3, [sp, #28]
 8009a50:	1d19      	adds	r1, r3, #4
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	9107      	str	r1, [sp, #28]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	db01      	blt.n	8009a5e <_svfiprintf_r+0x10a>
 8009a5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a5c:	e004      	b.n	8009a68 <_svfiprintf_r+0x114>
 8009a5e:	425b      	negs	r3, r3
 8009a60:	60e3      	str	r3, [r4, #12]
 8009a62:	2302      	movs	r3, #2
 8009a64:	4313      	orrs	r3, r2
 8009a66:	6023      	str	r3, [r4, #0]
 8009a68:	782b      	ldrb	r3, [r5, #0]
 8009a6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a6c:	d10c      	bne.n	8009a88 <_svfiprintf_r+0x134>
 8009a6e:	786b      	ldrb	r3, [r5, #1]
 8009a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a72:	d134      	bne.n	8009ade <_svfiprintf_r+0x18a>
 8009a74:	9b07      	ldr	r3, [sp, #28]
 8009a76:	3502      	adds	r5, #2
 8009a78:	1d1a      	adds	r2, r3, #4
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	9207      	str	r2, [sp, #28]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	da01      	bge.n	8009a86 <_svfiprintf_r+0x132>
 8009a82:	2301      	movs	r3, #1
 8009a84:	425b      	negs	r3, r3
 8009a86:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a88:	4e2d      	ldr	r6, [pc, #180]	@ (8009b40 <_svfiprintf_r+0x1ec>)
 8009a8a:	2203      	movs	r2, #3
 8009a8c:	0030      	movs	r0, r6
 8009a8e:	7829      	ldrb	r1, [r5, #0]
 8009a90:	f7fe fbdd 	bl	800824e <memchr>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d006      	beq.n	8009aa6 <_svfiprintf_r+0x152>
 8009a98:	2340      	movs	r3, #64	@ 0x40
 8009a9a:	1b80      	subs	r0, r0, r6
 8009a9c:	4083      	lsls	r3, r0
 8009a9e:	6822      	ldr	r2, [r4, #0]
 8009aa0:	3501      	adds	r5, #1
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	7829      	ldrb	r1, [r5, #0]
 8009aa8:	2206      	movs	r2, #6
 8009aaa:	4826      	ldr	r0, [pc, #152]	@ (8009b44 <_svfiprintf_r+0x1f0>)
 8009aac:	1c6e      	adds	r6, r5, #1
 8009aae:	7621      	strb	r1, [r4, #24]
 8009ab0:	f7fe fbcd 	bl	800824e <memchr>
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d038      	beq.n	8009b2a <_svfiprintf_r+0x1d6>
 8009ab8:	4b23      	ldr	r3, [pc, #140]	@ (8009b48 <_svfiprintf_r+0x1f4>)
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d122      	bne.n	8009b04 <_svfiprintf_r+0x1b0>
 8009abe:	2207      	movs	r2, #7
 8009ac0:	9b07      	ldr	r3, [sp, #28]
 8009ac2:	3307      	adds	r3, #7
 8009ac4:	4393      	bics	r3, r2
 8009ac6:	3308      	adds	r3, #8
 8009ac8:	9307      	str	r3, [sp, #28]
 8009aca:	6963      	ldr	r3, [r4, #20]
 8009acc:	9a04      	ldr	r2, [sp, #16]
 8009ace:	189b      	adds	r3, r3, r2
 8009ad0:	6163      	str	r3, [r4, #20]
 8009ad2:	e762      	b.n	800999a <_svfiprintf_r+0x46>
 8009ad4:	4343      	muls	r3, r0
 8009ad6:	0035      	movs	r5, r6
 8009ad8:	2101      	movs	r1, #1
 8009ada:	189b      	adds	r3, r3, r2
 8009adc:	e7a4      	b.n	8009a28 <_svfiprintf_r+0xd4>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	200a      	movs	r0, #10
 8009ae2:	0019      	movs	r1, r3
 8009ae4:	3501      	adds	r5, #1
 8009ae6:	6063      	str	r3, [r4, #4]
 8009ae8:	782a      	ldrb	r2, [r5, #0]
 8009aea:	1c6e      	adds	r6, r5, #1
 8009aec:	3a30      	subs	r2, #48	@ 0x30
 8009aee:	2a09      	cmp	r2, #9
 8009af0:	d903      	bls.n	8009afa <_svfiprintf_r+0x1a6>
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d0c8      	beq.n	8009a88 <_svfiprintf_r+0x134>
 8009af6:	9109      	str	r1, [sp, #36]	@ 0x24
 8009af8:	e7c6      	b.n	8009a88 <_svfiprintf_r+0x134>
 8009afa:	4341      	muls	r1, r0
 8009afc:	0035      	movs	r5, r6
 8009afe:	2301      	movs	r3, #1
 8009b00:	1889      	adds	r1, r1, r2
 8009b02:	e7f1      	b.n	8009ae8 <_svfiprintf_r+0x194>
 8009b04:	aa07      	add	r2, sp, #28
 8009b06:	9200      	str	r2, [sp, #0]
 8009b08:	0021      	movs	r1, r4
 8009b0a:	003a      	movs	r2, r7
 8009b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b4c <_svfiprintf_r+0x1f8>)
 8009b0e:	9803      	ldr	r0, [sp, #12]
 8009b10:	f7fd fe2a 	bl	8007768 <_printf_float>
 8009b14:	9004      	str	r0, [sp, #16]
 8009b16:	9b04      	ldr	r3, [sp, #16]
 8009b18:	3301      	adds	r3, #1
 8009b1a:	d1d6      	bne.n	8009aca <_svfiprintf_r+0x176>
 8009b1c:	89bb      	ldrh	r3, [r7, #12]
 8009b1e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009b20:	065b      	lsls	r3, r3, #25
 8009b22:	d500      	bpl.n	8009b26 <_svfiprintf_r+0x1d2>
 8009b24:	e72c      	b.n	8009980 <_svfiprintf_r+0x2c>
 8009b26:	b021      	add	sp, #132	@ 0x84
 8009b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b2a:	aa07      	add	r2, sp, #28
 8009b2c:	9200      	str	r2, [sp, #0]
 8009b2e:	0021      	movs	r1, r4
 8009b30:	003a      	movs	r2, r7
 8009b32:	4b06      	ldr	r3, [pc, #24]	@ (8009b4c <_svfiprintf_r+0x1f8>)
 8009b34:	9803      	ldr	r0, [sp, #12]
 8009b36:	f7fe f8c5 	bl	8007cc4 <_printf_i>
 8009b3a:	e7eb      	b.n	8009b14 <_svfiprintf_r+0x1c0>
 8009b3c:	0800a6c2 	.word	0x0800a6c2
 8009b40:	0800a6c8 	.word	0x0800a6c8
 8009b44:	0800a6cc 	.word	0x0800a6cc
 8009b48:	08007769 	.word	0x08007769
 8009b4c:	08009895 	.word	0x08009895

08009b50 <__sflush_r>:
 8009b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b52:	220c      	movs	r2, #12
 8009b54:	5e8b      	ldrsh	r3, [r1, r2]
 8009b56:	0005      	movs	r5, r0
 8009b58:	000c      	movs	r4, r1
 8009b5a:	071a      	lsls	r2, r3, #28
 8009b5c:	d456      	bmi.n	8009c0c <__sflush_r+0xbc>
 8009b5e:	684a      	ldr	r2, [r1, #4]
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	dc02      	bgt.n	8009b6a <__sflush_r+0x1a>
 8009b64:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8009b66:	2a00      	cmp	r2, #0
 8009b68:	dd4e      	ble.n	8009c08 <__sflush_r+0xb8>
 8009b6a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009b6c:	2f00      	cmp	r7, #0
 8009b6e:	d04b      	beq.n	8009c08 <__sflush_r+0xb8>
 8009b70:	2200      	movs	r2, #0
 8009b72:	2080      	movs	r0, #128	@ 0x80
 8009b74:	682e      	ldr	r6, [r5, #0]
 8009b76:	602a      	str	r2, [r5, #0]
 8009b78:	001a      	movs	r2, r3
 8009b7a:	0140      	lsls	r0, r0, #5
 8009b7c:	6a21      	ldr	r1, [r4, #32]
 8009b7e:	4002      	ands	r2, r0
 8009b80:	4203      	tst	r3, r0
 8009b82:	d033      	beq.n	8009bec <__sflush_r+0x9c>
 8009b84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b86:	89a3      	ldrh	r3, [r4, #12]
 8009b88:	075b      	lsls	r3, r3, #29
 8009b8a:	d506      	bpl.n	8009b9a <__sflush_r+0x4a>
 8009b8c:	6863      	ldr	r3, [r4, #4]
 8009b8e:	1ad2      	subs	r2, r2, r3
 8009b90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <__sflush_r+0x4a>
 8009b96:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b98:	1ad2      	subs	r2, r2, r3
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	0028      	movs	r0, r5
 8009b9e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009ba0:	6a21      	ldr	r1, [r4, #32]
 8009ba2:	47b8      	blx	r7
 8009ba4:	89a2      	ldrh	r2, [r4, #12]
 8009ba6:	1c43      	adds	r3, r0, #1
 8009ba8:	d106      	bne.n	8009bb8 <__sflush_r+0x68>
 8009baa:	6829      	ldr	r1, [r5, #0]
 8009bac:	291d      	cmp	r1, #29
 8009bae:	d846      	bhi.n	8009c3e <__sflush_r+0xee>
 8009bb0:	4b29      	ldr	r3, [pc, #164]	@ (8009c58 <__sflush_r+0x108>)
 8009bb2:	40cb      	lsrs	r3, r1
 8009bb4:	07db      	lsls	r3, r3, #31
 8009bb6:	d542      	bpl.n	8009c3e <__sflush_r+0xee>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	6063      	str	r3, [r4, #4]
 8009bbc:	6923      	ldr	r3, [r4, #16]
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	04d2      	lsls	r2, r2, #19
 8009bc2:	d505      	bpl.n	8009bd0 <__sflush_r+0x80>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <__sflush_r+0x7e>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d100      	bne.n	8009bd0 <__sflush_r+0x80>
 8009bce:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bd2:	602e      	str	r6, [r5, #0]
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	d017      	beq.n	8009c08 <__sflush_r+0xb8>
 8009bd8:	0023      	movs	r3, r4
 8009bda:	3344      	adds	r3, #68	@ 0x44
 8009bdc:	4299      	cmp	r1, r3
 8009bde:	d002      	beq.n	8009be6 <__sflush_r+0x96>
 8009be0:	0028      	movs	r0, r5
 8009be2:	f7ff f9b5 	bl	8008f50 <_free_r>
 8009be6:	2300      	movs	r3, #0
 8009be8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bea:	e00d      	b.n	8009c08 <__sflush_r+0xb8>
 8009bec:	2301      	movs	r3, #1
 8009bee:	0028      	movs	r0, r5
 8009bf0:	47b8      	blx	r7
 8009bf2:	0002      	movs	r2, r0
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	d1c6      	bne.n	8009b86 <__sflush_r+0x36>
 8009bf8:	682b      	ldr	r3, [r5, #0]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d0c3      	beq.n	8009b86 <__sflush_r+0x36>
 8009bfe:	2b1d      	cmp	r3, #29
 8009c00:	d001      	beq.n	8009c06 <__sflush_r+0xb6>
 8009c02:	2b16      	cmp	r3, #22
 8009c04:	d11a      	bne.n	8009c3c <__sflush_r+0xec>
 8009c06:	602e      	str	r6, [r5, #0]
 8009c08:	2000      	movs	r0, #0
 8009c0a:	e01e      	b.n	8009c4a <__sflush_r+0xfa>
 8009c0c:	690e      	ldr	r6, [r1, #16]
 8009c0e:	2e00      	cmp	r6, #0
 8009c10:	d0fa      	beq.n	8009c08 <__sflush_r+0xb8>
 8009c12:	680f      	ldr	r7, [r1, #0]
 8009c14:	600e      	str	r6, [r1, #0]
 8009c16:	1bba      	subs	r2, r7, r6
 8009c18:	9201      	str	r2, [sp, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	079b      	lsls	r3, r3, #30
 8009c1e:	d100      	bne.n	8009c22 <__sflush_r+0xd2>
 8009c20:	694a      	ldr	r2, [r1, #20]
 8009c22:	60a2      	str	r2, [r4, #8]
 8009c24:	9b01      	ldr	r3, [sp, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	ddee      	ble.n	8009c08 <__sflush_r+0xb8>
 8009c2a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009c2c:	0032      	movs	r2, r6
 8009c2e:	001f      	movs	r7, r3
 8009c30:	0028      	movs	r0, r5
 8009c32:	9b01      	ldr	r3, [sp, #4]
 8009c34:	6a21      	ldr	r1, [r4, #32]
 8009c36:	47b8      	blx	r7
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	dc07      	bgt.n	8009c4c <__sflush_r+0xfc>
 8009c3c:	89a2      	ldrh	r2, [r4, #12]
 8009c3e:	2340      	movs	r3, #64	@ 0x40
 8009c40:	2001      	movs	r0, #1
 8009c42:	4313      	orrs	r3, r2
 8009c44:	b21b      	sxth	r3, r3
 8009c46:	81a3      	strh	r3, [r4, #12]
 8009c48:	4240      	negs	r0, r0
 8009c4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c4c:	9b01      	ldr	r3, [sp, #4]
 8009c4e:	1836      	adds	r6, r6, r0
 8009c50:	1a1b      	subs	r3, r3, r0
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	e7e6      	b.n	8009c24 <__sflush_r+0xd4>
 8009c56:	46c0      	nop			@ (mov r8, r8)
 8009c58:	20400001 	.word	0x20400001

08009c5c <_fflush_r>:
 8009c5c:	690b      	ldr	r3, [r1, #16]
 8009c5e:	b570      	push	{r4, r5, r6, lr}
 8009c60:	0005      	movs	r5, r0
 8009c62:	000c      	movs	r4, r1
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d102      	bne.n	8009c6e <_fflush_r+0x12>
 8009c68:	2500      	movs	r5, #0
 8009c6a:	0028      	movs	r0, r5
 8009c6c:	bd70      	pop	{r4, r5, r6, pc}
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d004      	beq.n	8009c7c <_fflush_r+0x20>
 8009c72:	6a03      	ldr	r3, [r0, #32]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <_fflush_r+0x20>
 8009c78:	f7fe f9c0 	bl	8007ffc <__sinit>
 8009c7c:	220c      	movs	r2, #12
 8009c7e:	5ea3      	ldrsh	r3, [r4, r2]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d0f1      	beq.n	8009c68 <_fflush_r+0xc>
 8009c84:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c86:	07d2      	lsls	r2, r2, #31
 8009c88:	d404      	bmi.n	8009c94 <_fflush_r+0x38>
 8009c8a:	059b      	lsls	r3, r3, #22
 8009c8c:	d402      	bmi.n	8009c94 <_fflush_r+0x38>
 8009c8e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c90:	f7fe fadb 	bl	800824a <__retarget_lock_acquire_recursive>
 8009c94:	0028      	movs	r0, r5
 8009c96:	0021      	movs	r1, r4
 8009c98:	f7ff ff5a 	bl	8009b50 <__sflush_r>
 8009c9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c9e:	0005      	movs	r5, r0
 8009ca0:	07db      	lsls	r3, r3, #31
 8009ca2:	d4e2      	bmi.n	8009c6a <_fflush_r+0xe>
 8009ca4:	89a3      	ldrh	r3, [r4, #12]
 8009ca6:	059b      	lsls	r3, r3, #22
 8009ca8:	d4df      	bmi.n	8009c6a <_fflush_r+0xe>
 8009caa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cac:	f7fe face 	bl	800824c <__retarget_lock_release_recursive>
 8009cb0:	e7db      	b.n	8009c6a <_fflush_r+0xe>

08009cb2 <memmove>:
 8009cb2:	b510      	push	{r4, lr}
 8009cb4:	4288      	cmp	r0, r1
 8009cb6:	d902      	bls.n	8009cbe <memmove+0xc>
 8009cb8:	188b      	adds	r3, r1, r2
 8009cba:	4298      	cmp	r0, r3
 8009cbc:	d308      	bcc.n	8009cd0 <memmove+0x1e>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d007      	beq.n	8009cd4 <memmove+0x22>
 8009cc4:	5ccc      	ldrb	r4, [r1, r3]
 8009cc6:	54c4      	strb	r4, [r0, r3]
 8009cc8:	3301      	adds	r3, #1
 8009cca:	e7f9      	b.n	8009cc0 <memmove+0xe>
 8009ccc:	5c8b      	ldrb	r3, [r1, r2]
 8009cce:	5483      	strb	r3, [r0, r2]
 8009cd0:	3a01      	subs	r2, #1
 8009cd2:	d2fb      	bcs.n	8009ccc <memmove+0x1a>
 8009cd4:	bd10      	pop	{r4, pc}
	...

08009cd8 <_sbrk_r>:
 8009cd8:	2300      	movs	r3, #0
 8009cda:	b570      	push	{r4, r5, r6, lr}
 8009cdc:	4d06      	ldr	r5, [pc, #24]	@ (8009cf8 <_sbrk_r+0x20>)
 8009cde:	0004      	movs	r4, r0
 8009ce0:	0008      	movs	r0, r1
 8009ce2:	602b      	str	r3, [r5, #0]
 8009ce4:	f7f9 fe9c 	bl	8003a20 <_sbrk>
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	d103      	bne.n	8009cf4 <_sbrk_r+0x1c>
 8009cec:	682b      	ldr	r3, [r5, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d000      	beq.n	8009cf4 <_sbrk_r+0x1c>
 8009cf2:	6023      	str	r3, [r4, #0]
 8009cf4:	bd70      	pop	{r4, r5, r6, pc}
 8009cf6:	46c0      	nop			@ (mov r8, r8)
 8009cf8:	200008fc 	.word	0x200008fc

08009cfc <memcpy>:
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	b510      	push	{r4, lr}
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d100      	bne.n	8009d06 <memcpy+0xa>
 8009d04:	bd10      	pop	{r4, pc}
 8009d06:	5ccc      	ldrb	r4, [r1, r3]
 8009d08:	54c4      	strb	r4, [r0, r3]
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	e7f8      	b.n	8009d00 <memcpy+0x4>
	...

08009d10 <__assert_func>:
 8009d10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009d12:	0014      	movs	r4, r2
 8009d14:	001a      	movs	r2, r3
 8009d16:	4b09      	ldr	r3, [pc, #36]	@ (8009d3c <__assert_func+0x2c>)
 8009d18:	0005      	movs	r5, r0
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	000e      	movs	r6, r1
 8009d1e:	68d8      	ldr	r0, [r3, #12]
 8009d20:	4b07      	ldr	r3, [pc, #28]	@ (8009d40 <__assert_func+0x30>)
 8009d22:	2c00      	cmp	r4, #0
 8009d24:	d101      	bne.n	8009d2a <__assert_func+0x1a>
 8009d26:	4b07      	ldr	r3, [pc, #28]	@ (8009d44 <__assert_func+0x34>)
 8009d28:	001c      	movs	r4, r3
 8009d2a:	4907      	ldr	r1, [pc, #28]	@ (8009d48 <__assert_func+0x38>)
 8009d2c:	9301      	str	r3, [sp, #4]
 8009d2e:	9402      	str	r4, [sp, #8]
 8009d30:	002b      	movs	r3, r5
 8009d32:	9600      	str	r6, [sp, #0]
 8009d34:	f000 f886 	bl	8009e44 <fiprintf>
 8009d38:	f000 f894 	bl	8009e64 <abort>
 8009d3c:	20000018 	.word	0x20000018
 8009d40:	0800a6dd 	.word	0x0800a6dd
 8009d44:	0800a718 	.word	0x0800a718
 8009d48:	0800a6ea 	.word	0x0800a6ea

08009d4c <_calloc_r>:
 8009d4c:	b570      	push	{r4, r5, r6, lr}
 8009d4e:	0c0b      	lsrs	r3, r1, #16
 8009d50:	0c15      	lsrs	r5, r2, #16
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d11e      	bne.n	8009d94 <_calloc_r+0x48>
 8009d56:	2d00      	cmp	r5, #0
 8009d58:	d10c      	bne.n	8009d74 <_calloc_r+0x28>
 8009d5a:	b289      	uxth	r1, r1
 8009d5c:	b294      	uxth	r4, r2
 8009d5e:	434c      	muls	r4, r1
 8009d60:	0021      	movs	r1, r4
 8009d62:	f7ff f96b 	bl	800903c <_malloc_r>
 8009d66:	1e05      	subs	r5, r0, #0
 8009d68:	d01b      	beq.n	8009da2 <_calloc_r+0x56>
 8009d6a:	0022      	movs	r2, r4
 8009d6c:	2100      	movs	r1, #0
 8009d6e:	f7fe f9e7 	bl	8008140 <memset>
 8009d72:	e016      	b.n	8009da2 <_calloc_r+0x56>
 8009d74:	1c2b      	adds	r3, r5, #0
 8009d76:	1c0c      	adds	r4, r1, #0
 8009d78:	b289      	uxth	r1, r1
 8009d7a:	b292      	uxth	r2, r2
 8009d7c:	434a      	muls	r2, r1
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	b2a1      	uxth	r1, r4
 8009d82:	4359      	muls	r1, r3
 8009d84:	0c14      	lsrs	r4, r2, #16
 8009d86:	190c      	adds	r4, r1, r4
 8009d88:	0c23      	lsrs	r3, r4, #16
 8009d8a:	d107      	bne.n	8009d9c <_calloc_r+0x50>
 8009d8c:	0424      	lsls	r4, r4, #16
 8009d8e:	b292      	uxth	r2, r2
 8009d90:	4314      	orrs	r4, r2
 8009d92:	e7e5      	b.n	8009d60 <_calloc_r+0x14>
 8009d94:	2d00      	cmp	r5, #0
 8009d96:	d101      	bne.n	8009d9c <_calloc_r+0x50>
 8009d98:	1c14      	adds	r4, r2, #0
 8009d9a:	e7ed      	b.n	8009d78 <_calloc_r+0x2c>
 8009d9c:	230c      	movs	r3, #12
 8009d9e:	2500      	movs	r5, #0
 8009da0:	6003      	str	r3, [r0, #0]
 8009da2:	0028      	movs	r0, r5
 8009da4:	bd70      	pop	{r4, r5, r6, pc}

08009da6 <__ascii_mbtowc>:
 8009da6:	b082      	sub	sp, #8
 8009da8:	2900      	cmp	r1, #0
 8009daa:	d100      	bne.n	8009dae <__ascii_mbtowc+0x8>
 8009dac:	a901      	add	r1, sp, #4
 8009dae:	1e10      	subs	r0, r2, #0
 8009db0:	d006      	beq.n	8009dc0 <__ascii_mbtowc+0x1a>
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d006      	beq.n	8009dc4 <__ascii_mbtowc+0x1e>
 8009db6:	7813      	ldrb	r3, [r2, #0]
 8009db8:	600b      	str	r3, [r1, #0]
 8009dba:	7810      	ldrb	r0, [r2, #0]
 8009dbc:	1e43      	subs	r3, r0, #1
 8009dbe:	4198      	sbcs	r0, r3
 8009dc0:	b002      	add	sp, #8
 8009dc2:	4770      	bx	lr
 8009dc4:	2002      	movs	r0, #2
 8009dc6:	4240      	negs	r0, r0
 8009dc8:	e7fa      	b.n	8009dc0 <__ascii_mbtowc+0x1a>

08009dca <_realloc_r>:
 8009dca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dcc:	0006      	movs	r6, r0
 8009dce:	000c      	movs	r4, r1
 8009dd0:	0015      	movs	r5, r2
 8009dd2:	2900      	cmp	r1, #0
 8009dd4:	d105      	bne.n	8009de2 <_realloc_r+0x18>
 8009dd6:	0011      	movs	r1, r2
 8009dd8:	f7ff f930 	bl	800903c <_malloc_r>
 8009ddc:	0004      	movs	r4, r0
 8009dde:	0020      	movs	r0, r4
 8009de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009de2:	2a00      	cmp	r2, #0
 8009de4:	d103      	bne.n	8009dee <_realloc_r+0x24>
 8009de6:	f7ff f8b3 	bl	8008f50 <_free_r>
 8009dea:	002c      	movs	r4, r5
 8009dec:	e7f7      	b.n	8009dde <_realloc_r+0x14>
 8009dee:	f000 f840 	bl	8009e72 <_malloc_usable_size_r>
 8009df2:	0007      	movs	r7, r0
 8009df4:	4285      	cmp	r5, r0
 8009df6:	d802      	bhi.n	8009dfe <_realloc_r+0x34>
 8009df8:	0843      	lsrs	r3, r0, #1
 8009dfa:	42ab      	cmp	r3, r5
 8009dfc:	d3ef      	bcc.n	8009dde <_realloc_r+0x14>
 8009dfe:	0029      	movs	r1, r5
 8009e00:	0030      	movs	r0, r6
 8009e02:	f7ff f91b 	bl	800903c <_malloc_r>
 8009e06:	9001      	str	r0, [sp, #4]
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	d101      	bne.n	8009e10 <_realloc_r+0x46>
 8009e0c:	9c01      	ldr	r4, [sp, #4]
 8009e0e:	e7e6      	b.n	8009dde <_realloc_r+0x14>
 8009e10:	002a      	movs	r2, r5
 8009e12:	42bd      	cmp	r5, r7
 8009e14:	d900      	bls.n	8009e18 <_realloc_r+0x4e>
 8009e16:	003a      	movs	r2, r7
 8009e18:	0021      	movs	r1, r4
 8009e1a:	9801      	ldr	r0, [sp, #4]
 8009e1c:	f7ff ff6e 	bl	8009cfc <memcpy>
 8009e20:	0021      	movs	r1, r4
 8009e22:	0030      	movs	r0, r6
 8009e24:	f7ff f894 	bl	8008f50 <_free_r>
 8009e28:	e7f0      	b.n	8009e0c <_realloc_r+0x42>

08009e2a <__ascii_wctomb>:
 8009e2a:	0003      	movs	r3, r0
 8009e2c:	1e08      	subs	r0, r1, #0
 8009e2e:	d005      	beq.n	8009e3c <__ascii_wctomb+0x12>
 8009e30:	2aff      	cmp	r2, #255	@ 0xff
 8009e32:	d904      	bls.n	8009e3e <__ascii_wctomb+0x14>
 8009e34:	228a      	movs	r2, #138	@ 0x8a
 8009e36:	2001      	movs	r0, #1
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	4240      	negs	r0, r0
 8009e3c:	4770      	bx	lr
 8009e3e:	2001      	movs	r0, #1
 8009e40:	700a      	strb	r2, [r1, #0]
 8009e42:	e7fb      	b.n	8009e3c <__ascii_wctomb+0x12>

08009e44 <fiprintf>:
 8009e44:	b40e      	push	{r1, r2, r3}
 8009e46:	b517      	push	{r0, r1, r2, r4, lr}
 8009e48:	4c05      	ldr	r4, [pc, #20]	@ (8009e60 <fiprintf+0x1c>)
 8009e4a:	ab05      	add	r3, sp, #20
 8009e4c:	cb04      	ldmia	r3!, {r2}
 8009e4e:	0001      	movs	r1, r0
 8009e50:	6820      	ldr	r0, [r4, #0]
 8009e52:	9301      	str	r3, [sp, #4]
 8009e54:	f000 f83c 	bl	8009ed0 <_vfiprintf_r>
 8009e58:	bc1e      	pop	{r1, r2, r3, r4}
 8009e5a:	bc08      	pop	{r3}
 8009e5c:	b003      	add	sp, #12
 8009e5e:	4718      	bx	r3
 8009e60:	20000018 	.word	0x20000018

08009e64 <abort>:
 8009e64:	2006      	movs	r0, #6
 8009e66:	b510      	push	{r4, lr}
 8009e68:	f000 fa18 	bl	800a29c <raise>
 8009e6c:	2001      	movs	r0, #1
 8009e6e:	f7f9 fd64 	bl	800393a <_exit>

08009e72 <_malloc_usable_size_r>:
 8009e72:	1f0b      	subs	r3, r1, #4
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	1f18      	subs	r0, r3, #4
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	da01      	bge.n	8009e80 <_malloc_usable_size_r+0xe>
 8009e7c:	580b      	ldr	r3, [r1, r0]
 8009e7e:	18c0      	adds	r0, r0, r3
 8009e80:	4770      	bx	lr

08009e82 <__sfputc_r>:
 8009e82:	6893      	ldr	r3, [r2, #8]
 8009e84:	b510      	push	{r4, lr}
 8009e86:	3b01      	subs	r3, #1
 8009e88:	6093      	str	r3, [r2, #8]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	da04      	bge.n	8009e98 <__sfputc_r+0x16>
 8009e8e:	6994      	ldr	r4, [r2, #24]
 8009e90:	42a3      	cmp	r3, r4
 8009e92:	db07      	blt.n	8009ea4 <__sfputc_r+0x22>
 8009e94:	290a      	cmp	r1, #10
 8009e96:	d005      	beq.n	8009ea4 <__sfputc_r+0x22>
 8009e98:	6813      	ldr	r3, [r2, #0]
 8009e9a:	1c58      	adds	r0, r3, #1
 8009e9c:	6010      	str	r0, [r2, #0]
 8009e9e:	7019      	strb	r1, [r3, #0]
 8009ea0:	0008      	movs	r0, r1
 8009ea2:	bd10      	pop	{r4, pc}
 8009ea4:	f000 f930 	bl	800a108 <__swbuf_r>
 8009ea8:	0001      	movs	r1, r0
 8009eaa:	e7f9      	b.n	8009ea0 <__sfputc_r+0x1e>

08009eac <__sfputs_r>:
 8009eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eae:	0006      	movs	r6, r0
 8009eb0:	000f      	movs	r7, r1
 8009eb2:	0014      	movs	r4, r2
 8009eb4:	18d5      	adds	r5, r2, r3
 8009eb6:	42ac      	cmp	r4, r5
 8009eb8:	d101      	bne.n	8009ebe <__sfputs_r+0x12>
 8009eba:	2000      	movs	r0, #0
 8009ebc:	e007      	b.n	8009ece <__sfputs_r+0x22>
 8009ebe:	7821      	ldrb	r1, [r4, #0]
 8009ec0:	003a      	movs	r2, r7
 8009ec2:	0030      	movs	r0, r6
 8009ec4:	f7ff ffdd 	bl	8009e82 <__sfputc_r>
 8009ec8:	3401      	adds	r4, #1
 8009eca:	1c43      	adds	r3, r0, #1
 8009ecc:	d1f3      	bne.n	8009eb6 <__sfputs_r+0xa>
 8009ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ed0 <_vfiprintf_r>:
 8009ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ed2:	b0a1      	sub	sp, #132	@ 0x84
 8009ed4:	000f      	movs	r7, r1
 8009ed6:	0015      	movs	r5, r2
 8009ed8:	001e      	movs	r6, r3
 8009eda:	9003      	str	r0, [sp, #12]
 8009edc:	2800      	cmp	r0, #0
 8009ede:	d004      	beq.n	8009eea <_vfiprintf_r+0x1a>
 8009ee0:	6a03      	ldr	r3, [r0, #32]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d101      	bne.n	8009eea <_vfiprintf_r+0x1a>
 8009ee6:	f7fe f889 	bl	8007ffc <__sinit>
 8009eea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eec:	07db      	lsls	r3, r3, #31
 8009eee:	d405      	bmi.n	8009efc <_vfiprintf_r+0x2c>
 8009ef0:	89bb      	ldrh	r3, [r7, #12]
 8009ef2:	059b      	lsls	r3, r3, #22
 8009ef4:	d402      	bmi.n	8009efc <_vfiprintf_r+0x2c>
 8009ef6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009ef8:	f7fe f9a7 	bl	800824a <__retarget_lock_acquire_recursive>
 8009efc:	89bb      	ldrh	r3, [r7, #12]
 8009efe:	071b      	lsls	r3, r3, #28
 8009f00:	d502      	bpl.n	8009f08 <_vfiprintf_r+0x38>
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d113      	bne.n	8009f30 <_vfiprintf_r+0x60>
 8009f08:	0039      	movs	r1, r7
 8009f0a:	9803      	ldr	r0, [sp, #12]
 8009f0c:	f000 f93e 	bl	800a18c <__swsetup_r>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d00d      	beq.n	8009f30 <_vfiprintf_r+0x60>
 8009f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f16:	07db      	lsls	r3, r3, #31
 8009f18:	d503      	bpl.n	8009f22 <_vfiprintf_r+0x52>
 8009f1a:	2001      	movs	r0, #1
 8009f1c:	4240      	negs	r0, r0
 8009f1e:	b021      	add	sp, #132	@ 0x84
 8009f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f22:	89bb      	ldrh	r3, [r7, #12]
 8009f24:	059b      	lsls	r3, r3, #22
 8009f26:	d4f8      	bmi.n	8009f1a <_vfiprintf_r+0x4a>
 8009f28:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009f2a:	f7fe f98f 	bl	800824c <__retarget_lock_release_recursive>
 8009f2e:	e7f4      	b.n	8009f1a <_vfiprintf_r+0x4a>
 8009f30:	2300      	movs	r3, #0
 8009f32:	ac08      	add	r4, sp, #32
 8009f34:	6163      	str	r3, [r4, #20]
 8009f36:	3320      	adds	r3, #32
 8009f38:	7663      	strb	r3, [r4, #25]
 8009f3a:	3310      	adds	r3, #16
 8009f3c:	76a3      	strb	r3, [r4, #26]
 8009f3e:	9607      	str	r6, [sp, #28]
 8009f40:	002e      	movs	r6, r5
 8009f42:	7833      	ldrb	r3, [r6, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d001      	beq.n	8009f4c <_vfiprintf_r+0x7c>
 8009f48:	2b25      	cmp	r3, #37	@ 0x25
 8009f4a:	d148      	bne.n	8009fde <_vfiprintf_r+0x10e>
 8009f4c:	1b73      	subs	r3, r6, r5
 8009f4e:	9305      	str	r3, [sp, #20]
 8009f50:	42ae      	cmp	r6, r5
 8009f52:	d00b      	beq.n	8009f6c <_vfiprintf_r+0x9c>
 8009f54:	002a      	movs	r2, r5
 8009f56:	0039      	movs	r1, r7
 8009f58:	9803      	ldr	r0, [sp, #12]
 8009f5a:	f7ff ffa7 	bl	8009eac <__sfputs_r>
 8009f5e:	3001      	adds	r0, #1
 8009f60:	d100      	bne.n	8009f64 <_vfiprintf_r+0x94>
 8009f62:	e0ae      	b.n	800a0c2 <_vfiprintf_r+0x1f2>
 8009f64:	6963      	ldr	r3, [r4, #20]
 8009f66:	9a05      	ldr	r2, [sp, #20]
 8009f68:	189b      	adds	r3, r3, r2
 8009f6a:	6163      	str	r3, [r4, #20]
 8009f6c:	7833      	ldrb	r3, [r6, #0]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d100      	bne.n	8009f74 <_vfiprintf_r+0xa4>
 8009f72:	e0a6      	b.n	800a0c2 <_vfiprintf_r+0x1f2>
 8009f74:	2201      	movs	r2, #1
 8009f76:	2300      	movs	r3, #0
 8009f78:	4252      	negs	r2, r2
 8009f7a:	6062      	str	r2, [r4, #4]
 8009f7c:	a904      	add	r1, sp, #16
 8009f7e:	3254      	adds	r2, #84	@ 0x54
 8009f80:	1852      	adds	r2, r2, r1
 8009f82:	1c75      	adds	r5, r6, #1
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	60e3      	str	r3, [r4, #12]
 8009f88:	60a3      	str	r3, [r4, #8]
 8009f8a:	7013      	strb	r3, [r2, #0]
 8009f8c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009f8e:	4b59      	ldr	r3, [pc, #356]	@ (800a0f4 <_vfiprintf_r+0x224>)
 8009f90:	2205      	movs	r2, #5
 8009f92:	0018      	movs	r0, r3
 8009f94:	7829      	ldrb	r1, [r5, #0]
 8009f96:	9305      	str	r3, [sp, #20]
 8009f98:	f7fe f959 	bl	800824e <memchr>
 8009f9c:	1c6e      	adds	r6, r5, #1
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d11f      	bne.n	8009fe2 <_vfiprintf_r+0x112>
 8009fa2:	6822      	ldr	r2, [r4, #0]
 8009fa4:	06d3      	lsls	r3, r2, #27
 8009fa6:	d504      	bpl.n	8009fb2 <_vfiprintf_r+0xe2>
 8009fa8:	2353      	movs	r3, #83	@ 0x53
 8009faa:	a904      	add	r1, sp, #16
 8009fac:	185b      	adds	r3, r3, r1
 8009fae:	2120      	movs	r1, #32
 8009fb0:	7019      	strb	r1, [r3, #0]
 8009fb2:	0713      	lsls	r3, r2, #28
 8009fb4:	d504      	bpl.n	8009fc0 <_vfiprintf_r+0xf0>
 8009fb6:	2353      	movs	r3, #83	@ 0x53
 8009fb8:	a904      	add	r1, sp, #16
 8009fba:	185b      	adds	r3, r3, r1
 8009fbc:	212b      	movs	r1, #43	@ 0x2b
 8009fbe:	7019      	strb	r1, [r3, #0]
 8009fc0:	782b      	ldrb	r3, [r5, #0]
 8009fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fc4:	d016      	beq.n	8009ff4 <_vfiprintf_r+0x124>
 8009fc6:	002e      	movs	r6, r5
 8009fc8:	2100      	movs	r1, #0
 8009fca:	200a      	movs	r0, #10
 8009fcc:	68e3      	ldr	r3, [r4, #12]
 8009fce:	7832      	ldrb	r2, [r6, #0]
 8009fd0:	1c75      	adds	r5, r6, #1
 8009fd2:	3a30      	subs	r2, #48	@ 0x30
 8009fd4:	2a09      	cmp	r2, #9
 8009fd6:	d950      	bls.n	800a07a <_vfiprintf_r+0x1aa>
 8009fd8:	2900      	cmp	r1, #0
 8009fda:	d111      	bne.n	800a000 <_vfiprintf_r+0x130>
 8009fdc:	e017      	b.n	800a00e <_vfiprintf_r+0x13e>
 8009fde:	3601      	adds	r6, #1
 8009fe0:	e7af      	b.n	8009f42 <_vfiprintf_r+0x72>
 8009fe2:	9b05      	ldr	r3, [sp, #20]
 8009fe4:	6822      	ldr	r2, [r4, #0]
 8009fe6:	1ac0      	subs	r0, r0, r3
 8009fe8:	2301      	movs	r3, #1
 8009fea:	4083      	lsls	r3, r0
 8009fec:	4313      	orrs	r3, r2
 8009fee:	0035      	movs	r5, r6
 8009ff0:	6023      	str	r3, [r4, #0]
 8009ff2:	e7cc      	b.n	8009f8e <_vfiprintf_r+0xbe>
 8009ff4:	9b07      	ldr	r3, [sp, #28]
 8009ff6:	1d19      	adds	r1, r3, #4
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	9107      	str	r1, [sp, #28]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	db01      	blt.n	800a004 <_vfiprintf_r+0x134>
 800a000:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a002:	e004      	b.n	800a00e <_vfiprintf_r+0x13e>
 800a004:	425b      	negs	r3, r3
 800a006:	60e3      	str	r3, [r4, #12]
 800a008:	2302      	movs	r3, #2
 800a00a:	4313      	orrs	r3, r2
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	7833      	ldrb	r3, [r6, #0]
 800a010:	2b2e      	cmp	r3, #46	@ 0x2e
 800a012:	d10c      	bne.n	800a02e <_vfiprintf_r+0x15e>
 800a014:	7873      	ldrb	r3, [r6, #1]
 800a016:	2b2a      	cmp	r3, #42	@ 0x2a
 800a018:	d134      	bne.n	800a084 <_vfiprintf_r+0x1b4>
 800a01a:	9b07      	ldr	r3, [sp, #28]
 800a01c:	3602      	adds	r6, #2
 800a01e:	1d1a      	adds	r2, r3, #4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	9207      	str	r2, [sp, #28]
 800a024:	2b00      	cmp	r3, #0
 800a026:	da01      	bge.n	800a02c <_vfiprintf_r+0x15c>
 800a028:	2301      	movs	r3, #1
 800a02a:	425b      	negs	r3, r3
 800a02c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a02e:	4d32      	ldr	r5, [pc, #200]	@ (800a0f8 <_vfiprintf_r+0x228>)
 800a030:	2203      	movs	r2, #3
 800a032:	0028      	movs	r0, r5
 800a034:	7831      	ldrb	r1, [r6, #0]
 800a036:	f7fe f90a 	bl	800824e <memchr>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d006      	beq.n	800a04c <_vfiprintf_r+0x17c>
 800a03e:	2340      	movs	r3, #64	@ 0x40
 800a040:	1b40      	subs	r0, r0, r5
 800a042:	4083      	lsls	r3, r0
 800a044:	6822      	ldr	r2, [r4, #0]
 800a046:	3601      	adds	r6, #1
 800a048:	4313      	orrs	r3, r2
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	7831      	ldrb	r1, [r6, #0]
 800a04e:	2206      	movs	r2, #6
 800a050:	482a      	ldr	r0, [pc, #168]	@ (800a0fc <_vfiprintf_r+0x22c>)
 800a052:	1c75      	adds	r5, r6, #1
 800a054:	7621      	strb	r1, [r4, #24]
 800a056:	f7fe f8fa 	bl	800824e <memchr>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	d040      	beq.n	800a0e0 <_vfiprintf_r+0x210>
 800a05e:	4b28      	ldr	r3, [pc, #160]	@ (800a100 <_vfiprintf_r+0x230>)
 800a060:	2b00      	cmp	r3, #0
 800a062:	d122      	bne.n	800a0aa <_vfiprintf_r+0x1da>
 800a064:	2207      	movs	r2, #7
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	3307      	adds	r3, #7
 800a06a:	4393      	bics	r3, r2
 800a06c:	3308      	adds	r3, #8
 800a06e:	9307      	str	r3, [sp, #28]
 800a070:	6963      	ldr	r3, [r4, #20]
 800a072:	9a04      	ldr	r2, [sp, #16]
 800a074:	189b      	adds	r3, r3, r2
 800a076:	6163      	str	r3, [r4, #20]
 800a078:	e762      	b.n	8009f40 <_vfiprintf_r+0x70>
 800a07a:	4343      	muls	r3, r0
 800a07c:	002e      	movs	r6, r5
 800a07e:	2101      	movs	r1, #1
 800a080:	189b      	adds	r3, r3, r2
 800a082:	e7a4      	b.n	8009fce <_vfiprintf_r+0xfe>
 800a084:	2300      	movs	r3, #0
 800a086:	200a      	movs	r0, #10
 800a088:	0019      	movs	r1, r3
 800a08a:	3601      	adds	r6, #1
 800a08c:	6063      	str	r3, [r4, #4]
 800a08e:	7832      	ldrb	r2, [r6, #0]
 800a090:	1c75      	adds	r5, r6, #1
 800a092:	3a30      	subs	r2, #48	@ 0x30
 800a094:	2a09      	cmp	r2, #9
 800a096:	d903      	bls.n	800a0a0 <_vfiprintf_r+0x1d0>
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d0c8      	beq.n	800a02e <_vfiprintf_r+0x15e>
 800a09c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a09e:	e7c6      	b.n	800a02e <_vfiprintf_r+0x15e>
 800a0a0:	4341      	muls	r1, r0
 800a0a2:	002e      	movs	r6, r5
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	1889      	adds	r1, r1, r2
 800a0a8:	e7f1      	b.n	800a08e <_vfiprintf_r+0x1be>
 800a0aa:	aa07      	add	r2, sp, #28
 800a0ac:	9200      	str	r2, [sp, #0]
 800a0ae:	0021      	movs	r1, r4
 800a0b0:	003a      	movs	r2, r7
 800a0b2:	4b14      	ldr	r3, [pc, #80]	@ (800a104 <_vfiprintf_r+0x234>)
 800a0b4:	9803      	ldr	r0, [sp, #12]
 800a0b6:	f7fd fb57 	bl	8007768 <_printf_float>
 800a0ba:	9004      	str	r0, [sp, #16]
 800a0bc:	9b04      	ldr	r3, [sp, #16]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	d1d6      	bne.n	800a070 <_vfiprintf_r+0x1a0>
 800a0c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0c4:	07db      	lsls	r3, r3, #31
 800a0c6:	d405      	bmi.n	800a0d4 <_vfiprintf_r+0x204>
 800a0c8:	89bb      	ldrh	r3, [r7, #12]
 800a0ca:	059b      	lsls	r3, r3, #22
 800a0cc:	d402      	bmi.n	800a0d4 <_vfiprintf_r+0x204>
 800a0ce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a0d0:	f7fe f8bc 	bl	800824c <__retarget_lock_release_recursive>
 800a0d4:	89bb      	ldrh	r3, [r7, #12]
 800a0d6:	065b      	lsls	r3, r3, #25
 800a0d8:	d500      	bpl.n	800a0dc <_vfiprintf_r+0x20c>
 800a0da:	e71e      	b.n	8009f1a <_vfiprintf_r+0x4a>
 800a0dc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a0de:	e71e      	b.n	8009f1e <_vfiprintf_r+0x4e>
 800a0e0:	aa07      	add	r2, sp, #28
 800a0e2:	9200      	str	r2, [sp, #0]
 800a0e4:	0021      	movs	r1, r4
 800a0e6:	003a      	movs	r2, r7
 800a0e8:	4b06      	ldr	r3, [pc, #24]	@ (800a104 <_vfiprintf_r+0x234>)
 800a0ea:	9803      	ldr	r0, [sp, #12]
 800a0ec:	f7fd fdea 	bl	8007cc4 <_printf_i>
 800a0f0:	e7e3      	b.n	800a0ba <_vfiprintf_r+0x1ea>
 800a0f2:	46c0      	nop			@ (mov r8, r8)
 800a0f4:	0800a6c2 	.word	0x0800a6c2
 800a0f8:	0800a6c8 	.word	0x0800a6c8
 800a0fc:	0800a6cc 	.word	0x0800a6cc
 800a100:	08007769 	.word	0x08007769
 800a104:	08009ead 	.word	0x08009ead

0800a108 <__swbuf_r>:
 800a108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10a:	0006      	movs	r6, r0
 800a10c:	000d      	movs	r5, r1
 800a10e:	0014      	movs	r4, r2
 800a110:	2800      	cmp	r0, #0
 800a112:	d004      	beq.n	800a11e <__swbuf_r+0x16>
 800a114:	6a03      	ldr	r3, [r0, #32]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d101      	bne.n	800a11e <__swbuf_r+0x16>
 800a11a:	f7fd ff6f 	bl	8007ffc <__sinit>
 800a11e:	69a3      	ldr	r3, [r4, #24]
 800a120:	60a3      	str	r3, [r4, #8]
 800a122:	89a3      	ldrh	r3, [r4, #12]
 800a124:	071b      	lsls	r3, r3, #28
 800a126:	d502      	bpl.n	800a12e <__swbuf_r+0x26>
 800a128:	6923      	ldr	r3, [r4, #16]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d109      	bne.n	800a142 <__swbuf_r+0x3a>
 800a12e:	0021      	movs	r1, r4
 800a130:	0030      	movs	r0, r6
 800a132:	f000 f82b 	bl	800a18c <__swsetup_r>
 800a136:	2800      	cmp	r0, #0
 800a138:	d003      	beq.n	800a142 <__swbuf_r+0x3a>
 800a13a:	2501      	movs	r5, #1
 800a13c:	426d      	negs	r5, r5
 800a13e:	0028      	movs	r0, r5
 800a140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a142:	6923      	ldr	r3, [r4, #16]
 800a144:	6820      	ldr	r0, [r4, #0]
 800a146:	b2ef      	uxtb	r7, r5
 800a148:	1ac0      	subs	r0, r0, r3
 800a14a:	6963      	ldr	r3, [r4, #20]
 800a14c:	b2ed      	uxtb	r5, r5
 800a14e:	4283      	cmp	r3, r0
 800a150:	dc05      	bgt.n	800a15e <__swbuf_r+0x56>
 800a152:	0021      	movs	r1, r4
 800a154:	0030      	movs	r0, r6
 800a156:	f7ff fd81 	bl	8009c5c <_fflush_r>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d1ed      	bne.n	800a13a <__swbuf_r+0x32>
 800a15e:	68a3      	ldr	r3, [r4, #8]
 800a160:	3001      	adds	r0, #1
 800a162:	3b01      	subs	r3, #1
 800a164:	60a3      	str	r3, [r4, #8]
 800a166:	6823      	ldr	r3, [r4, #0]
 800a168:	1c5a      	adds	r2, r3, #1
 800a16a:	6022      	str	r2, [r4, #0]
 800a16c:	701f      	strb	r7, [r3, #0]
 800a16e:	6963      	ldr	r3, [r4, #20]
 800a170:	4283      	cmp	r3, r0
 800a172:	d004      	beq.n	800a17e <__swbuf_r+0x76>
 800a174:	89a3      	ldrh	r3, [r4, #12]
 800a176:	07db      	lsls	r3, r3, #31
 800a178:	d5e1      	bpl.n	800a13e <__swbuf_r+0x36>
 800a17a:	2d0a      	cmp	r5, #10
 800a17c:	d1df      	bne.n	800a13e <__swbuf_r+0x36>
 800a17e:	0021      	movs	r1, r4
 800a180:	0030      	movs	r0, r6
 800a182:	f7ff fd6b 	bl	8009c5c <_fflush_r>
 800a186:	2800      	cmp	r0, #0
 800a188:	d0d9      	beq.n	800a13e <__swbuf_r+0x36>
 800a18a:	e7d6      	b.n	800a13a <__swbuf_r+0x32>

0800a18c <__swsetup_r>:
 800a18c:	4b2d      	ldr	r3, [pc, #180]	@ (800a244 <__swsetup_r+0xb8>)
 800a18e:	b570      	push	{r4, r5, r6, lr}
 800a190:	0005      	movs	r5, r0
 800a192:	6818      	ldr	r0, [r3, #0]
 800a194:	000c      	movs	r4, r1
 800a196:	2800      	cmp	r0, #0
 800a198:	d004      	beq.n	800a1a4 <__swsetup_r+0x18>
 800a19a:	6a03      	ldr	r3, [r0, #32]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d101      	bne.n	800a1a4 <__swsetup_r+0x18>
 800a1a0:	f7fd ff2c 	bl	8007ffc <__sinit>
 800a1a4:	220c      	movs	r2, #12
 800a1a6:	5ea3      	ldrsh	r3, [r4, r2]
 800a1a8:	071a      	lsls	r2, r3, #28
 800a1aa:	d423      	bmi.n	800a1f4 <__swsetup_r+0x68>
 800a1ac:	06da      	lsls	r2, r3, #27
 800a1ae:	d407      	bmi.n	800a1c0 <__swsetup_r+0x34>
 800a1b0:	2209      	movs	r2, #9
 800a1b2:	602a      	str	r2, [r5, #0]
 800a1b4:	2240      	movs	r2, #64	@ 0x40
 800a1b6:	2001      	movs	r0, #1
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	81a3      	strh	r3, [r4, #12]
 800a1bc:	4240      	negs	r0, r0
 800a1be:	e03a      	b.n	800a236 <__swsetup_r+0xaa>
 800a1c0:	075b      	lsls	r3, r3, #29
 800a1c2:	d513      	bpl.n	800a1ec <__swsetup_r+0x60>
 800a1c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1c6:	2900      	cmp	r1, #0
 800a1c8:	d008      	beq.n	800a1dc <__swsetup_r+0x50>
 800a1ca:	0023      	movs	r3, r4
 800a1cc:	3344      	adds	r3, #68	@ 0x44
 800a1ce:	4299      	cmp	r1, r3
 800a1d0:	d002      	beq.n	800a1d8 <__swsetup_r+0x4c>
 800a1d2:	0028      	movs	r0, r5
 800a1d4:	f7fe febc 	bl	8008f50 <_free_r>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1dc:	2224      	movs	r2, #36	@ 0x24
 800a1de:	89a3      	ldrh	r3, [r4, #12]
 800a1e0:	4393      	bics	r3, r2
 800a1e2:	81a3      	strh	r3, [r4, #12]
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	6063      	str	r3, [r4, #4]
 800a1e8:	6923      	ldr	r3, [r4, #16]
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	2308      	movs	r3, #8
 800a1ee:	89a2      	ldrh	r2, [r4, #12]
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	81a3      	strh	r3, [r4, #12]
 800a1f4:	6923      	ldr	r3, [r4, #16]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10b      	bne.n	800a212 <__swsetup_r+0x86>
 800a1fa:	21a0      	movs	r1, #160	@ 0xa0
 800a1fc:	2280      	movs	r2, #128	@ 0x80
 800a1fe:	89a3      	ldrh	r3, [r4, #12]
 800a200:	0089      	lsls	r1, r1, #2
 800a202:	0092      	lsls	r2, r2, #2
 800a204:	400b      	ands	r3, r1
 800a206:	4293      	cmp	r3, r2
 800a208:	d003      	beq.n	800a212 <__swsetup_r+0x86>
 800a20a:	0021      	movs	r1, r4
 800a20c:	0028      	movs	r0, r5
 800a20e:	f000 f88f 	bl	800a330 <__smakebuf_r>
 800a212:	220c      	movs	r2, #12
 800a214:	5ea3      	ldrsh	r3, [r4, r2]
 800a216:	2101      	movs	r1, #1
 800a218:	001a      	movs	r2, r3
 800a21a:	400a      	ands	r2, r1
 800a21c:	420b      	tst	r3, r1
 800a21e:	d00b      	beq.n	800a238 <__swsetup_r+0xac>
 800a220:	2200      	movs	r2, #0
 800a222:	60a2      	str	r2, [r4, #8]
 800a224:	6962      	ldr	r2, [r4, #20]
 800a226:	4252      	negs	r2, r2
 800a228:	61a2      	str	r2, [r4, #24]
 800a22a:	2000      	movs	r0, #0
 800a22c:	6922      	ldr	r2, [r4, #16]
 800a22e:	4282      	cmp	r2, r0
 800a230:	d101      	bne.n	800a236 <__swsetup_r+0xaa>
 800a232:	061a      	lsls	r2, r3, #24
 800a234:	d4be      	bmi.n	800a1b4 <__swsetup_r+0x28>
 800a236:	bd70      	pop	{r4, r5, r6, pc}
 800a238:	0799      	lsls	r1, r3, #30
 800a23a:	d400      	bmi.n	800a23e <__swsetup_r+0xb2>
 800a23c:	6962      	ldr	r2, [r4, #20]
 800a23e:	60a2      	str	r2, [r4, #8]
 800a240:	e7f3      	b.n	800a22a <__swsetup_r+0x9e>
 800a242:	46c0      	nop			@ (mov r8, r8)
 800a244:	20000018 	.word	0x20000018

0800a248 <_raise_r>:
 800a248:	b570      	push	{r4, r5, r6, lr}
 800a24a:	0004      	movs	r4, r0
 800a24c:	000d      	movs	r5, r1
 800a24e:	291f      	cmp	r1, #31
 800a250:	d904      	bls.n	800a25c <_raise_r+0x14>
 800a252:	2316      	movs	r3, #22
 800a254:	6003      	str	r3, [r0, #0]
 800a256:	2001      	movs	r0, #1
 800a258:	4240      	negs	r0, r0
 800a25a:	bd70      	pop	{r4, r5, r6, pc}
 800a25c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d004      	beq.n	800a26c <_raise_r+0x24>
 800a262:	008a      	lsls	r2, r1, #2
 800a264:	189b      	adds	r3, r3, r2
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	2a00      	cmp	r2, #0
 800a26a:	d108      	bne.n	800a27e <_raise_r+0x36>
 800a26c:	0020      	movs	r0, r4
 800a26e:	f000 f831 	bl	800a2d4 <_getpid_r>
 800a272:	002a      	movs	r2, r5
 800a274:	0001      	movs	r1, r0
 800a276:	0020      	movs	r0, r4
 800a278:	f000 f81a 	bl	800a2b0 <_kill_r>
 800a27c:	e7ed      	b.n	800a25a <_raise_r+0x12>
 800a27e:	2a01      	cmp	r2, #1
 800a280:	d009      	beq.n	800a296 <_raise_r+0x4e>
 800a282:	1c51      	adds	r1, r2, #1
 800a284:	d103      	bne.n	800a28e <_raise_r+0x46>
 800a286:	2316      	movs	r3, #22
 800a288:	6003      	str	r3, [r0, #0]
 800a28a:	2001      	movs	r0, #1
 800a28c:	e7e5      	b.n	800a25a <_raise_r+0x12>
 800a28e:	2100      	movs	r1, #0
 800a290:	0028      	movs	r0, r5
 800a292:	6019      	str	r1, [r3, #0]
 800a294:	4790      	blx	r2
 800a296:	2000      	movs	r0, #0
 800a298:	e7df      	b.n	800a25a <_raise_r+0x12>
	...

0800a29c <raise>:
 800a29c:	b510      	push	{r4, lr}
 800a29e:	4b03      	ldr	r3, [pc, #12]	@ (800a2ac <raise+0x10>)
 800a2a0:	0001      	movs	r1, r0
 800a2a2:	6818      	ldr	r0, [r3, #0]
 800a2a4:	f7ff ffd0 	bl	800a248 <_raise_r>
 800a2a8:	bd10      	pop	{r4, pc}
 800a2aa:	46c0      	nop			@ (mov r8, r8)
 800a2ac:	20000018 	.word	0x20000018

0800a2b0 <_kill_r>:
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	b570      	push	{r4, r5, r6, lr}
 800a2b4:	4d06      	ldr	r5, [pc, #24]	@ (800a2d0 <_kill_r+0x20>)
 800a2b6:	0004      	movs	r4, r0
 800a2b8:	0008      	movs	r0, r1
 800a2ba:	0011      	movs	r1, r2
 800a2bc:	602b      	str	r3, [r5, #0]
 800a2be:	f7f9 fb2c 	bl	800391a <_kill>
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	d103      	bne.n	800a2ce <_kill_r+0x1e>
 800a2c6:	682b      	ldr	r3, [r5, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d000      	beq.n	800a2ce <_kill_r+0x1e>
 800a2cc:	6023      	str	r3, [r4, #0]
 800a2ce:	bd70      	pop	{r4, r5, r6, pc}
 800a2d0:	200008fc 	.word	0x200008fc

0800a2d4 <_getpid_r>:
 800a2d4:	b510      	push	{r4, lr}
 800a2d6:	f7f9 fb1a 	bl	800390e <_getpid>
 800a2da:	bd10      	pop	{r4, pc}

0800a2dc <__swhatbuf_r>:
 800a2dc:	b570      	push	{r4, r5, r6, lr}
 800a2de:	000e      	movs	r6, r1
 800a2e0:	001d      	movs	r5, r3
 800a2e2:	230e      	movs	r3, #14
 800a2e4:	5ec9      	ldrsh	r1, [r1, r3]
 800a2e6:	0014      	movs	r4, r2
 800a2e8:	b096      	sub	sp, #88	@ 0x58
 800a2ea:	2900      	cmp	r1, #0
 800a2ec:	da0c      	bge.n	800a308 <__swhatbuf_r+0x2c>
 800a2ee:	89b2      	ldrh	r2, [r6, #12]
 800a2f0:	2380      	movs	r3, #128	@ 0x80
 800a2f2:	0011      	movs	r1, r2
 800a2f4:	4019      	ands	r1, r3
 800a2f6:	421a      	tst	r2, r3
 800a2f8:	d114      	bne.n	800a324 <__swhatbuf_r+0x48>
 800a2fa:	2380      	movs	r3, #128	@ 0x80
 800a2fc:	00db      	lsls	r3, r3, #3
 800a2fe:	2000      	movs	r0, #0
 800a300:	6029      	str	r1, [r5, #0]
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	b016      	add	sp, #88	@ 0x58
 800a306:	bd70      	pop	{r4, r5, r6, pc}
 800a308:	466a      	mov	r2, sp
 800a30a:	f000 f853 	bl	800a3b4 <_fstat_r>
 800a30e:	2800      	cmp	r0, #0
 800a310:	dbed      	blt.n	800a2ee <__swhatbuf_r+0x12>
 800a312:	23f0      	movs	r3, #240	@ 0xf0
 800a314:	9901      	ldr	r1, [sp, #4]
 800a316:	021b      	lsls	r3, r3, #8
 800a318:	4019      	ands	r1, r3
 800a31a:	4b04      	ldr	r3, [pc, #16]	@ (800a32c <__swhatbuf_r+0x50>)
 800a31c:	18c9      	adds	r1, r1, r3
 800a31e:	424b      	negs	r3, r1
 800a320:	4159      	adcs	r1, r3
 800a322:	e7ea      	b.n	800a2fa <__swhatbuf_r+0x1e>
 800a324:	2100      	movs	r1, #0
 800a326:	2340      	movs	r3, #64	@ 0x40
 800a328:	e7e9      	b.n	800a2fe <__swhatbuf_r+0x22>
 800a32a:	46c0      	nop			@ (mov r8, r8)
 800a32c:	ffffe000 	.word	0xffffe000

0800a330 <__smakebuf_r>:
 800a330:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a332:	2602      	movs	r6, #2
 800a334:	898b      	ldrh	r3, [r1, #12]
 800a336:	0005      	movs	r5, r0
 800a338:	000c      	movs	r4, r1
 800a33a:	b085      	sub	sp, #20
 800a33c:	4233      	tst	r3, r6
 800a33e:	d007      	beq.n	800a350 <__smakebuf_r+0x20>
 800a340:	0023      	movs	r3, r4
 800a342:	3347      	adds	r3, #71	@ 0x47
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	6123      	str	r3, [r4, #16]
 800a348:	2301      	movs	r3, #1
 800a34a:	6163      	str	r3, [r4, #20]
 800a34c:	b005      	add	sp, #20
 800a34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a350:	ab03      	add	r3, sp, #12
 800a352:	aa02      	add	r2, sp, #8
 800a354:	f7ff ffc2 	bl	800a2dc <__swhatbuf_r>
 800a358:	9f02      	ldr	r7, [sp, #8]
 800a35a:	9001      	str	r0, [sp, #4]
 800a35c:	0039      	movs	r1, r7
 800a35e:	0028      	movs	r0, r5
 800a360:	f7fe fe6c 	bl	800903c <_malloc_r>
 800a364:	2800      	cmp	r0, #0
 800a366:	d108      	bne.n	800a37a <__smakebuf_r+0x4a>
 800a368:	220c      	movs	r2, #12
 800a36a:	5ea3      	ldrsh	r3, [r4, r2]
 800a36c:	059a      	lsls	r2, r3, #22
 800a36e:	d4ed      	bmi.n	800a34c <__smakebuf_r+0x1c>
 800a370:	2203      	movs	r2, #3
 800a372:	4393      	bics	r3, r2
 800a374:	431e      	orrs	r6, r3
 800a376:	81a6      	strh	r6, [r4, #12]
 800a378:	e7e2      	b.n	800a340 <__smakebuf_r+0x10>
 800a37a:	2380      	movs	r3, #128	@ 0x80
 800a37c:	89a2      	ldrh	r2, [r4, #12]
 800a37e:	6020      	str	r0, [r4, #0]
 800a380:	4313      	orrs	r3, r2
 800a382:	81a3      	strh	r3, [r4, #12]
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	6120      	str	r0, [r4, #16]
 800a388:	6167      	str	r7, [r4, #20]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00c      	beq.n	800a3a8 <__smakebuf_r+0x78>
 800a38e:	0028      	movs	r0, r5
 800a390:	230e      	movs	r3, #14
 800a392:	5ee1      	ldrsh	r1, [r4, r3]
 800a394:	f000 f820 	bl	800a3d8 <_isatty_r>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d005      	beq.n	800a3a8 <__smakebuf_r+0x78>
 800a39c:	2303      	movs	r3, #3
 800a39e:	89a2      	ldrh	r2, [r4, #12]
 800a3a0:	439a      	bics	r2, r3
 800a3a2:	3b02      	subs	r3, #2
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	89a3      	ldrh	r3, [r4, #12]
 800a3aa:	9a01      	ldr	r2, [sp, #4]
 800a3ac:	4313      	orrs	r3, r2
 800a3ae:	81a3      	strh	r3, [r4, #12]
 800a3b0:	e7cc      	b.n	800a34c <__smakebuf_r+0x1c>
	...

0800a3b4 <_fstat_r>:
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	b570      	push	{r4, r5, r6, lr}
 800a3b8:	4d06      	ldr	r5, [pc, #24]	@ (800a3d4 <_fstat_r+0x20>)
 800a3ba:	0004      	movs	r4, r0
 800a3bc:	0008      	movs	r0, r1
 800a3be:	0011      	movs	r1, r2
 800a3c0:	602b      	str	r3, [r5, #0]
 800a3c2:	f7f9 fb0a 	bl	80039da <_fstat>
 800a3c6:	1c43      	adds	r3, r0, #1
 800a3c8:	d103      	bne.n	800a3d2 <_fstat_r+0x1e>
 800a3ca:	682b      	ldr	r3, [r5, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d000      	beq.n	800a3d2 <_fstat_r+0x1e>
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	bd70      	pop	{r4, r5, r6, pc}
 800a3d4:	200008fc 	.word	0x200008fc

0800a3d8 <_isatty_r>:
 800a3d8:	2300      	movs	r3, #0
 800a3da:	b570      	push	{r4, r5, r6, lr}
 800a3dc:	4d06      	ldr	r5, [pc, #24]	@ (800a3f8 <_isatty_r+0x20>)
 800a3de:	0004      	movs	r4, r0
 800a3e0:	0008      	movs	r0, r1
 800a3e2:	602b      	str	r3, [r5, #0]
 800a3e4:	f7f9 fb07 	bl	80039f6 <_isatty>
 800a3e8:	1c43      	adds	r3, r0, #1
 800a3ea:	d103      	bne.n	800a3f4 <_isatty_r+0x1c>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d000      	beq.n	800a3f4 <_isatty_r+0x1c>
 800a3f2:	6023      	str	r3, [r4, #0]
 800a3f4:	bd70      	pop	{r4, r5, r6, pc}
 800a3f6:	46c0      	nop			@ (mov r8, r8)
 800a3f8:	200008fc 	.word	0x200008fc

0800a3fc <_init>:
 800a3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fe:	46c0      	nop			@ (mov r8, r8)
 800a400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a402:	bc08      	pop	{r3}
 800a404:	469e      	mov	lr, r3
 800a406:	4770      	bx	lr

0800a408 <_fini>:
 800a408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40a:	46c0      	nop			@ (mov r8, r8)
 800a40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a40e:	bc08      	pop	{r3}
 800a410:	469e      	mov	lr, r3
 800a412:	4770      	bx	lr
