PPA Report for 1274. Synchronous Reset Ring Counter.sv (Module: sync_reset_ring_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 4
IO Count: 6
Cell Count: 17

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1158.75 MHz
End-to-End Path Delay: N/A (No valid path found) ns
Reg-to-Reg Critical Path Delay: 0.744 ns
Detected Clock Signals: clock

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
