{"vcs1":{"timestamp_begin":1727430077.039705345, "rt":14.42, "ut":12.49, "st":1.04}}
{"vcselab":{"timestamp_begin":1727430091.540513525, "rt":2.87, "ut":2.12, "st":0.15}}
{"link":{"timestamp_begin":1727430094.478809078, "rt":1.46, "ut":0.64, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727430076.415617303}
{"VCS_COMP_START_TIME": 1727430076.415617303}
{"VCS_COMP_END_TIME": 1727430115.271753086}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog2 +no_notifier +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog2"}
{"vcs1": {"peak_mem": 421188}}
{"vcselab": {"peak_mem": 263548}}
