sim_seconds                                  0.160125                       # Number of seconds simulated
sim_ticks                                160124757000                       # Number of ticks simulated
final_tick                               4776546807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5329431                       # Simulator instruction rate (inst/s)
host_op_rate                                  5520288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              316911637                       # Simulator tick rate (ticks/s)
host_mem_usage                                1519496                       # Number of bytes of host memory used
host_seconds                                   505.27                       # Real time elapsed on the host
sim_insts                                  2692781400                       # Number of instructions simulated
sim_ops                                    2789215448                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        14080                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       364288                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        32256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1213696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       812288                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       644608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       640256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       657664                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4427520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        48384                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       209152                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        209152                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         1423                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         4741                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         3173                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2518                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2501                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2569                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17295                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          817                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              817                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        75141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data        87931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        19185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      2275026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        35173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       201443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        47963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      7579690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      5072845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        36771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      4025661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      3998482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        46364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      4107197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            27650440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        75141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        19185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        35173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        47963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        36771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        46364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         302164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1306182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1306182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1306182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        75141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data        87931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        19185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      2275026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        35173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       201443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        47963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      7579690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      5072845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        36771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      4025661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      3998482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        46364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      4107197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           28956622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17295                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      817                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  138360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4420320                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  7200                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                208896                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4427520                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             209152                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7096                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10336                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            9216                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            7737                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            9200                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9546                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8336                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            8888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8688                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8337                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           7680                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           9282                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           8448                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8481                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             511                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             376                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            265                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            632                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                160137426000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              138360                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6536                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17112                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17111                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17115                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17116                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17121                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17123                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17126                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    76                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    74                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   71                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   72                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   71                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   69                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   66                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   63                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   35                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   34                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   33                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   33                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   30                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   30                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   29                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  273                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18402                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.560483                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   246.624638                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    29.111343                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          288      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           17      0.09%      1.66% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           14      0.08%      1.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.01%      1.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           14      0.08%      1.82% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           18      0.10%      1.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          279      1.52%      3.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17770     96.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18402                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          272                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   508.110294                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   318.578044                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   426.658114                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           31     11.40%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           33     12.13%     23.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           14      5.15%     28.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           15      5.51%     34.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           12      4.41%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           18      6.62%     45.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           17      6.25%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           14      5.15%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           21      7.72%     64.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           11      4.04%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      3.68%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           12      4.41%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           12      4.41%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            4      1.47%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959           10      3.68%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      1.84%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            4      1.47%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            6      2.21%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            5      1.84%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            2      0.74%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.10%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            1      0.37%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            5      1.84%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      0.74%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.37%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            1      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2432-2495            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          272                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          272                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.989610                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.687259                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.37%      0.37% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            270     99.26%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          272                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3686825050                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6028213300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                442032000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26690.01                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43640.01                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      27.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   27.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 120819                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5442                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  8841509.83                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 154809717000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1835865300                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0               9570960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               9407664                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2              10160640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          9367142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          9160300.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          8665574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          9336297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          9709459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               6456600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               6346440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               6854400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               6319104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               6179568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               5845824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               6298296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7          6550032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             53626560                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         52180876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             56549376                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         51258854.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         51426086.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         47929689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6             51831936                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         53503756.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        6187622.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6532669.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3             6552576                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4             5640192                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5876167.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        6390005.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      2405820450.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      2411137920.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      2419761738.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      2415656643.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      2402182609.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      2399818049.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      2417867058.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      2423496159.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      107991644784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      107986980336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      107979415584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      107983016544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4      107994835872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5      107996910048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6      107981077584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7      107976139776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        118292674024.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        118291760524.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        118298794072.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        118291690529.279999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        118288944293.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        118284451799.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        118291807004.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        118295308853.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.463494                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.462996                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.466829                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.462958                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.461461                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.459013                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.463021                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.464929                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        15872                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       377856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        34304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1216768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       820224                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       641024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       613632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       598272                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4379648                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        61696                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       153344                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        153344                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         1476                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         4753                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         3204                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2504                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2397                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2337                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17108                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              599                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       124703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data        99123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        22383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      2359760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        59154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       214233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        41568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      7598875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      5122406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        36771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      4003279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      3832212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        44765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      3736287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            27351473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       124703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        22383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        59154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        41568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        36771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        44765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         385300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        957653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             957653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        957653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       124703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data        99123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        22383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      2359760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        59154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       214233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        41568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      7598875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      5122406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        36771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      4003279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      3832212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        44765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      3736287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           28309126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17108                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      599                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  136864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4372352                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7296                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                153600                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4379648                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             153344                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9488                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            9448                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8496                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            8624                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8872                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8810                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8530                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8882                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8161                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           7882                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           6872                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9281                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           7946                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             384                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            408                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            199                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            281                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                160127540000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              136864                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4792                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17085                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17073                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17073                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17073                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17075                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17075                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17076                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17076                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17926                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.479750                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.537827                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    26.017312                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          219      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           23      0.13%      1.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            6      0.03%      1.38% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            7      0.04%      1.42% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           22      0.12%      1.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          206      1.15%      2.69% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17443     97.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17926                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   684.420000                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   352.426759                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   654.226955                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           32     16.00%     16.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           26     13.00%     29.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            9      4.50%     33.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            5      2.50%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            5      2.50%     38.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            4      2.00%     40.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447           10      5.00%     45.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511           11      5.50%     51.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            5      2.50%     53.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            7      3.50%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            3      1.50%     58.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            9      4.50%     63.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            7      3.50%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.00%     68.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            2      1.00%     69.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            4      2.00%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            6      3.00%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            3      1.50%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            8      4.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            5      2.50%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            3      1.50%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            2      1.00%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            4      2.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            3      1.50%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            1      0.50%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            4      2.00%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            2      1.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.50%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.50%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            2      1.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.50%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            3      1.50%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            3      1.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3776-3839            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            200    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3559977500                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5875957700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                437235200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26054.46                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43004.46                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      27.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   27.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 119505                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4005                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  9043177.27                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 154961456750                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1684125550                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          9910252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               9419760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          9379238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          9456652.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          9538905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5               9014544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          8476876.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          9924163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               6685488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6354600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               6327264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               6379488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               6434976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               6081240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               5718528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7          6694872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         56047180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             52655616                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         52485388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         52539302.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4             52920192                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         49985894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6             46662720                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         55084723.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6111313.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        6031687.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5885706.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        6101360.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        6124584.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5809397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        6118364.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      2398544988.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      2396786780.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      2406961252.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      2411763808.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      2414044866.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      2411264707.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      2405064274.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      2428379700.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      107998026768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      107999569056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      107990644080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      107986431312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4      107984430384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5      107986869120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6      107992308096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7      107971855968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        118294845656.640015                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        118290337164.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        118291202594.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        118292191588.800003                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        118293013573.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        118288544568                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        118283410258.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        118297577455.680008                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.464677                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.462220                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.462692                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.463231                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.463679                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.461243                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.458445                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.466166                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        31488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        16640                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       374272                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        32000                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1221632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       814592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       638208                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       631808                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       588544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4399616                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        31488                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        81920                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       195584                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        195584                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst          123                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data           65                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         1462                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         4772                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         3182                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2493                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2468                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2299                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17186                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          764                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              764                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       196647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       103919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        38370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      2337377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       107116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       199844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        44765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      7629251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      5087233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      3985692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      3945723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        44765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      3675534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            27476176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       196647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        38370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       107116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        44765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        44765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         511601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1221448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1221448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1221448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       196647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       103919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        38370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      2337377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       107116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       199844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        44765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      7629251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      5087233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      3985692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      3945723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        44765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      3675534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           28697624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17186                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      764                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  137488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   6112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4394624                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  4992                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                195584                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4399616                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             195584                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            7968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            8384                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8504                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7912                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            9146                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            9584                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            7976                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            9481                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            9592                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           8528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8353                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          10280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           7560                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           8440                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7696                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                160130078000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              137488                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               6112                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17036                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17036                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17039                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17043                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17048                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17052                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17063                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17081                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   104                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  107                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  104                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  100                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   98                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   73                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   18                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  253                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  253                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18224                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   251.877085                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   247.318662                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    28.027578                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          260      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           20      0.11%      1.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           13      0.07%      1.61% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            3      0.02%      1.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           13      0.07%      1.70% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           20      0.11%      1.81% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          252      1.38%      3.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17643     96.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18224                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   536.046875                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   312.118993                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   470.615931                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           38     14.84%     14.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           31     12.11%     26.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           14      5.47%     32.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            9      3.52%     35.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           14      5.47%     41.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            7      2.73%     44.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           11      4.30%     48.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           11      4.30%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           19      7.42%     60.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           12      4.69%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           15      5.86%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            9      3.52%     74.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            6      2.34%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            8      3.12%     79.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959           10      3.91%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            5      1.95%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            4      1.56%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            3      1.17%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            2      0.78%     89.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.78%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            4      1.56%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            4      1.56%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.17%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            3      1.17%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.17%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.78%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.39%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          256                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.875000                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.855572                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.867722                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              2      0.78%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              2      0.78%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            250     97.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          256                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3591696700                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5919474100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                439462400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26153.39                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43103.39                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      27.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   27.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 120127                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  5093                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  8920895.71                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 154851430300                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1794152000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          9322387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          9219571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               8954064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          9552211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          10131004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          9015753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          9886060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          9287308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          6288912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          6219552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               6040440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          6443952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               6834408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               6082056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               6669168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               6265248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             52201344                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         50420697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         49258060.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         53275622.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         57349593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         49682380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6             55156608                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7             51739584                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5952476.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6526033.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6117949.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6174351.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5822668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        6015098.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        6115461.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      2403068581.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      2412189365.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      2405554729.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      2407599889.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      2411348100.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      2411914561.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      2422407559.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      2413213614.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      107994058704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      107986058016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      107991877872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      107990083872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4      107986795968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5      107986299072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6      107977094688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7      107985159552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        118290412069.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        118290152901.119995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        118287322780.800003                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        118292649563.520004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        118297801408.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        118288528587.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        118296849210.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        118290954556.800003                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.462261                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.462120                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.460577                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.463480                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.466288                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.461234                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.465769                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.462557                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        24832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       399360                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        41728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1239552                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       830208                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       646912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       628480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       625664                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4497664                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       265472                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        265472                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         1560                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         4842                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3243                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2527                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2455                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2444                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17569                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1037                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1037                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         6395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        35173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       155079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      2494055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        14389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       118308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       260597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         9593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        35173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      7741164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         6395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        25580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      5184757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        38370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      4040050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        25580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      3924940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      3907353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            28088499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        35173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       118308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        35173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        25580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        38370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        25580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         327744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1657907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1657907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1657907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         6395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        35173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       155079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      2494055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        14389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       118308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       260597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         9593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        35173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      7741164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         6395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        25580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      5184757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        38370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      4040050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        25580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      3924940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      3907353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           29746406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17569                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1037                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  140552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   8296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4488192                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  9472                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                265728                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4497664                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             265472                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           42                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8304                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           10096                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            7577                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            9192                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8754                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            6936                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9840                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           10745                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           10280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7968                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           8888                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           8832                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8441                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           8328                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           7682                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8393                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             303                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             672                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1025                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             480                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            696                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            680                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            640                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                160147776000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              140552                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               8296                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17317                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17312                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17323                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17328                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17333                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17335                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17341                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17348                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   120                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   119                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  113                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  109                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  106                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  105                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  101                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   95                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   40                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   41                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   38                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   36                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   33                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   29                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   28                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   28                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   27                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  344                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  346                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  345                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  345                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18955                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.800317                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   244.998169                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    31.519902                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          353      1.86%      1.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           21      0.11%      1.97% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           11      0.06%      2.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      2.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           11      0.06%      2.10% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           22      0.12%      2.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          343      1.81%      4.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18192     95.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18955                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   405.648415                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   260.894555                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   351.329075                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           47     13.54%     13.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           40     11.53%     25.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           31      8.93%     34.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           21      6.05%     40.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           29      8.36%     48.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           30      8.65%     57.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           22      6.34%     63.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           23      6.63%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           24      6.92%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           11      3.17%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           10      2.88%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           12      3.46%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            8      2.31%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            4      1.15%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            9      2.59%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            6      1.73%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            4      1.15%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            1      0.29%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            3      0.86%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            1      0.29%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            1      0.29%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.58%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            3      0.86%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.58%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          347                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.930836                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.918137                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.693363                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.58%      0.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.29%      0.86% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.29%      1.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            343     98.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          347                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3712476700                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6089815900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                448819200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26469.29                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43419.29                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      28.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   28.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.30                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 122678                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6927                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  8607318.93                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 154654029500                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1991552800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          10125561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          9620553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               8591184                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          10628150.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          9915091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5               9782640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          9190540.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          9269769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               6830736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               6490056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5795640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               7169784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4          6688752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               6599400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               6199968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               6253416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         56547878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         53739878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         46347225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             58099392                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         54871564.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         54061862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         50498572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7             49825152                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6519398.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6244024.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        6439772.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        7455421.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6523130.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6433136.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        6151127.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7             6801408                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      2412917470.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      2405821599.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      2410291293.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      2431949414.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      2420670090.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      2421793491.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      2417627056.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      2431071267.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      107985419328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      107991643776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      107987722992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      107968724640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4      107978618784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5      107977633344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6      107981288112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7      107969494944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        118297880037.120010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        118293079552.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        118284707771.519989                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        118303546466.879990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        118296807077.760010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        118295823539.519989                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        118290475041.600006                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        118292235622.080002                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.466331                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.463715                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.459152                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.469418                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.465746                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.465210                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.462295                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.463255                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        16384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       385280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        43520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1224192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       831488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       681728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       638720                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       606464                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4488192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       216320                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        216320                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data           64                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         1505                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         4782                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3248                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2663                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2495                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2369                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17532                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          845                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              845                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst        62351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       102320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        25580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      2406124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        63950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       271788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        54358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      7645239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        33574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      5192751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        39969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      4257480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.itb.walker         1599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        22383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      3988890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        73543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      3787447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            28029345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        62351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        25580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        63950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        54358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        33574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        39969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        22383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        73543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         375707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1350947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1350947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1350947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        62351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       102320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        25580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      2406124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        63950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       271788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        54358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      7645239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        33574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      5192751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        39969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      4257480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.itb.walker         1599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        22383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      3988890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        73543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      3787447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           29380291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17532                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      845                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  140256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4478272                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  9920                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                216320                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4488192                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             216320                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  310                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       110116                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8465                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            7976                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            7930                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8145                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8713                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8864                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            8616                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            9680                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            9104                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            9288                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           8417                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           9499                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9240                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           9424                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8304                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             415                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             784                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             816                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             368                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             208                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            312                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            680                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            593                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                160130531000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              140256                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6760                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17382                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17378                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17382                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17385                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17387                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17388                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17391                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17400                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    66                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    61                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   58                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   56                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   55                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   54                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   52                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   43                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                   12                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  282                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  281                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18663                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.545411                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   246.570411                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    29.199354                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          295      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           18      0.10%      1.68% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           12      0.06%      1.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            2      0.01%      1.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           12      0.06%      1.82% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           18      0.10%      1.91% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          285      1.53%      3.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        18021     96.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18663                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   496.886525                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   297.387378                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   450.991333                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           40     14.18%     14.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           28      9.93%     24.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           17      6.03%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           16      5.67%     35.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           24      8.51%     44.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           16      5.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           13      4.61%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           18      6.38%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           17      6.03%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           14      4.96%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           13      4.61%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            5      1.77%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            6      2.13%     80.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            8      2.84%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            4      1.42%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            4      1.42%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            5      1.77%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.13%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            4      1.42%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.06%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.06%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            3      1.06%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.06%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            1      0.35%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.71%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.35%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.35%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            3      1.06%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          282                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.971631                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.968132                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.376219                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.35%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.35%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            280     99.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          282                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3703279800                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6075364500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                447827200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26462.21                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43412.21                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      27.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   28.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.71                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 122402                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5641                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  8713638.30                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 154794136700                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1851445600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          9352627.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          9360489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          9432460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          9521971.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          9417945.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          9234086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6               9713088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          9450604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          6309312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               6314616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               6363168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          6423552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               6353376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               6229344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               6552480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               6375408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         51835929.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1             50726208                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         52003660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         53186265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4             53064960                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         50892441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         53704435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         52687065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        6313697.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        7056875.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6466314.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5875752.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        6154444.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        6227850.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5799444.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      2404217920.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      2412579136.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      2411586023.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      2414257891.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      2408673605.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      2408217186.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      2424595812.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      2418656230.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      107993050512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      107985716112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      107986587264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      107984243520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4      107989142016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5      107989542384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6      107975175168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7      107980385328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        118290599663.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        118291273102.080002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        118291958555.519989                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        118293028617.599991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        118291778582.399994                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        118289789551.680008                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        118295488498.560013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        118292873745.600021                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.462363                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.462730                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.463104                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.463687                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.463006                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.461922                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.465027                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.463602                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        10752                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       372480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        28672                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1213184                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       809472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       631040                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       635904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       600064                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4357632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       169216                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        169216                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         1455                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         4739                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         3162                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2465                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2484                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2344                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17022                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          661                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              661                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data        67148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      2326186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        92728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       179060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        54358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      7576492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         1599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      5055258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      3940927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      3971303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        52759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      3747478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            27213980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        92728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        54358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        52759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         337337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1056776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1056776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1056776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data        67148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      2326186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        92728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       179060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        54358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      7576492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         1599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      5055258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      3940927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      3971303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        52759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      3747478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           28270756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17022                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      661                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  136176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4349696                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7936                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                169248                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4357632                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             169216                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            9296                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9145                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            6688                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            9592                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            8249                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            9608                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9536                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            7129                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8120                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            8025                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           8584                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8624                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8377                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           9363                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           8016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           7576                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             343                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             329                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             265                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            384                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                160124757000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              136176                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5288                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16985                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16978                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16978                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16979                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16979                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16980                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16981                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16981                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    13                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    12                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   12                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17904                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.398570                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.353735                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    26.309927                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          228      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           15      0.08%      1.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            9      0.05%      1.41% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            2      0.01%      1.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            9      0.05%      1.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           15      0.08%      1.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          219      1.22%      2.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17407     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17904                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   619.407240                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   332.895627                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   570.469549                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           36     16.29%     16.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           29     13.12%     29.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            3      1.36%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255           10      4.52%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.17%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            2      0.90%     39.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447           13      5.88%     45.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511           11      4.98%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            7      3.17%     53.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639           11      4.98%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           10      4.52%     62.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      3.62%     66.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.62%     70.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            8      3.62%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            6      2.71%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            6      2.71%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            3      1.36%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            5      2.26%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            5      2.26%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            5      2.26%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            2      0.90%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      1.81%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            2      0.90%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      1.81%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            2      0.90%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      0.90%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.45%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.45%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.45%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.45%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.45%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            3      1.36%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2367            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2624-2687            2      0.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          221                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.932127                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.921800                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.639538                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.45%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.45%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.45%      1.81% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            216     97.74%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          221                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3531487000                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5835466600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                434969600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   25980.57                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42930.57                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      27.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   27.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 118897                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4416                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.62                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  9055293.62                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 154924128050                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1720438750                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          9945331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          9321177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          9667123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          8874835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          8946806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          9073814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          10116489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          9131270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          6709152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               6288096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          6521472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          5986992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               6035544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               6121224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               6824616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               6159984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         56024217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         52166899.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         54157209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         49119782.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         49679884.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         50196556.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6             56484480                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7             50683776                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6174766.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6038737.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5823083.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        6194257.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      2404808677.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      2402592243.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      2410494687.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      2402466004.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      2403494138.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      2412848577.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6        2425109688                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      2414779263.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      107992532304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      107994476544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      107987544576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      107994587280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4      107993685408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5      107985479760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6      107974724400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7      107983786176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        118295714112.960007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        118290290144.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        118293943470.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        118286393816.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        118287184530.240021                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        118289171752.320007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        118298973596.160004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        118289816448                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.465150                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.462194                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.464185                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.460071                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.460502                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.461585                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.466926                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.461936                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        18432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       368640                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        19456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        38912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1161216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       783104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       628480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       603904                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       594176                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4263936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        67072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       207360                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        207360                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data           72                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         1440                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          152                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         4536                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3059                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2455                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2359                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2321                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16656                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          810                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              810                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       134295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       115110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      2302205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       121505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       243011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      7251945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      4890587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      3924940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      3771459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      3710707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            26628837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       134295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       121505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         418873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1294990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1294990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1294990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       134295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       115110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      2302205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       121505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       243011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      7251945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      4890587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      3924940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      3771459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      3710707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           27923827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16656                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      810                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  133248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4257472                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                207104                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4263936                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             207360                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           33                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           10288                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7592                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            9576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            7080                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            7840                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            6832                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           10552                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            6584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            7744                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            7273                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           7241                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8744                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           9243                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           8817                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           8928                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8712                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             808                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             824                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             392                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            703                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            649                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                160144078000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              133248                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6480                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16469                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16468                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16471                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16471                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16473                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16475                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16478                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16481                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    58                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    55                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   52                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   53                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   53                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   53                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   52                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   50                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   33                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  271                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  270                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  269                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17741                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   251.653007                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   246.783868                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    28.861282                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          275      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           16      0.09%      1.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           10      0.06%      1.70% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      1.71% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           10      0.06%      1.76% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           17      0.10%      1.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          267      1.50%      3.37% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17144     96.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17741                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   491.425926                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   294.740320                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   460.537604                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           33     12.22%     12.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           37     13.70%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           12      4.44%     30.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           17      6.30%     36.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           27     10.00%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           12      4.44%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           15      5.56%     56.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           17      6.30%     62.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           11      4.07%     67.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           12      4.44%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            7      2.59%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            6      2.22%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            9      3.33%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      2.59%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            8      2.96%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            7      2.59%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            8      2.96%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.11%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      1.48%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.11%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      1.48%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            4      1.48%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.37%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.37%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.37%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.37%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            2      0.74%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          270                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.970370                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.965589                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.430107                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.37%      0.37% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.37%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            268     99.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          270                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3560268600                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            5815398300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                425747200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26759.68                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43709.68                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      26.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   26.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 116375                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5402                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  9168904.04                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 154885681600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1759900700                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0               9513504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               9852192                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          8526470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          8919590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          8666179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          8828265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          9984038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7               9758448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               6417840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               6646320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5751984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               6017184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4          5846232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               5955576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               6735264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               6583080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         53380953.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         54330931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         46186483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             49635456                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             47998080                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         48287116.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         55631846.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         54573043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6107996.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6841221.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6356828.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5739724.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        6094725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        6138270.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      2400591954.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      2409416593.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      2403811679.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      2406111396.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      2407249517.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      2415595959.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      2428087659.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      2418594068.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      107996231184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      107988490272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      107993406864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      107991389568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4      107990391216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5      107983069776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6      107972112144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7      107980439856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        118291763096.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        118295097194.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        118283559973.439987                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        118287332584.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        118285248044.159988                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        118287351083.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        118298208888                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        118295380408.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.462997                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.464814                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.458527                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.460583                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.459447                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.460593                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.466510                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.464968                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        14336                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       396800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        35584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1245184                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       813312                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       654080                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       618240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       623104                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4440576                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       167424                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        167424                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data           56                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         1550                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         4864                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         3177                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2555                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         2415                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2434                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17346                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          654                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              654                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data        89530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      2478068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        76740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       222227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        22383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      7776337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        25580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      5079240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        15988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      4084815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      3860989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      3891366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            27731977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        76740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        22383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        25580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        15988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         249406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1045585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1045585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1045585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data        89530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      2478068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        76740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       222227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        22383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      7776337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        25580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      5079240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        15988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      4084815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      3860989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      3891366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           28777561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17346                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      654                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  138768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4434432                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                167424                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4440576                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             167424                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8865                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           10849                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8888                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8305                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            7344                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            7728                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           10112                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            9672                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9041                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8473                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           7593                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           9808                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           8248                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           8353                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           7112                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           8185                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             273                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             239                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            576                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                160160794000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              138768                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5232                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17270                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17267                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17268                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17269                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17273                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17273                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17275                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17284                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    35                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   34                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   30                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18236                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.350077                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.263213                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.471754                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          233      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           20      0.11%      1.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            7      0.04%      1.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.01%      1.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191            8      0.04%      1.48% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           19      0.10%      1.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          224      1.23%      2.81% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17723     97.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18236                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   634.899083                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   362.625575                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   604.090083                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           28     12.84%     12.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           25     11.47%     24.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           11      5.05%     29.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            9      4.13%     33.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            8      3.67%     37.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            4      1.83%     38.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           10      4.59%     43.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           14      6.42%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575           10      4.59%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            7      3.21%     57.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           11      5.05%     62.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           12      5.50%     68.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            9      4.13%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            3      1.38%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            6      2.75%     76.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            6      2.75%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            7      3.21%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            7      3.21%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            4      1.83%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            2      0.92%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.46%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            3      1.38%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            1      0.46%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            5      2.29%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.46%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            3      1.38%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.46%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2751            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2752-2815            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2880-2943            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3008-3071            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3136-3199            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            218    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3617991300                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5966854500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                443443200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26108.35                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43058.35                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      27.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   27.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.74                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 121207                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4365                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  8897821.89                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 154927978300                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1717604000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          10248940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               9948960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2               8551872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          10243497.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          9179654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          9624182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          8726054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          8677670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               6913968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               6711600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5769120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               6910296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               6192624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               6492504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               5886624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               5853984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         58210214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         54579033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             46962240                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         57897715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         51191462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         53625561.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         48387955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7             47409024                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6058644.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        7033651.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        6001827.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        6142003.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      2407355017.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      2417868426.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      2404716036.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      2413813291.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      2405810655.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      2414450615.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      2403586998.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      2414905611.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      107990298672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      107981076384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      107992613568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      107984633520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4      107991653376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5      107984074464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6      107993603952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7      107983675344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        118298605122.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        118296737719.680008                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        118284024842.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        118299019812.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        118289310385.919998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        118293928994.879990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        118285311627.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        118285953547.199997                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.466726                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.465708                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.458780                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.466952                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.461661                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.464177                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.459481                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.459831                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        15872                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       359936                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        35328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1220608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       827392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       638720                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       646144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       646912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4441600                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        47616                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       181248                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        181248                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         1406                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          138                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         4768                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         3232                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2495                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2524                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2527                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17350                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          708                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              708                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        11191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         7994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data        99123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         6395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      2247847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       220628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        81536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      7622856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      5167171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        38370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      3988890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        33574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      4035254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker         1599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        51160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      4040050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            27738372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         7994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        81536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        38370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        33574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        51160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         297368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1131917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1131917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1131917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        11191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         7994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data        99123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         6395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      2247847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       220628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        81536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      7622856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      5167171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        38370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      3988890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        33574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      4035254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker         1599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        51160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      4040050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           28870289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17350                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      708                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  138800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4434304                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7296                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                181504                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4441600                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             181248                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            8739                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           10440                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8272                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            8680                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            8298                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           10641                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8080                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8568                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8272                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8833                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7809                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8968                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           8553                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           8457                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8473                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           7489                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            312                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            407                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            297                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                160116266000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              138800                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5664                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17281                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17275                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17276                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17279                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17279                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17279                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17282                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17287                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    36                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    34                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   33                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   23                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  234                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  235                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  236                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18307                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.133501                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   247.828269                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    27.200661                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          248      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           14      0.08%      1.43% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           16      0.09%      1.52% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            1      0.01%      1.52% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           14      0.08%      1.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           15      0.08%      1.68% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          236      1.29%      2.97% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17763     97.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18307                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   585.535865                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   346.388642                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   526.205553                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           23      9.70%      9.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           35     14.77%     24.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           11      4.64%     29.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255           11      4.64%     33.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           10      4.22%     37.97% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            8      3.38%     41.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           15      6.33%     47.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           13      5.49%     53.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           16      6.75%     59.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            7      2.95%     62.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            4      1.69%     64.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767           10      4.22%     68.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831           11      4.64%     73.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            8      3.38%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            7      2.95%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            6      2.53%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            8      3.38%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.27%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            5      2.11%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            1      0.42%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            2      0.84%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            3      1.27%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            1      0.42%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      0.84%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            5      2.11%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            4      1.69%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.42%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.42%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            1      0.42%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      0.84%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-2879            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3008-3071            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          237                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.932489                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.921126                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.660379                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.42%      0.84% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.42%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            234     98.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          237                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3611934400                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5960729800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                443430400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26065.40                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43015.40                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      27.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   27.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 121206                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4731                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  8866777.38                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 154866336350                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1779245950                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          10028793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          9460886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          9997948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          9229852.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          9393753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          9187516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          9671961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          8840966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               6765456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               6382344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               6744648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               6226488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               6337056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               6197928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               6524736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               5964144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             56801472                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         52682073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             55555968                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         51566860.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         52421491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         50799091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         53470310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         48709939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6104678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        6194257.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2             6552576                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5985239.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        6224532.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      2403539501.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      2405696673.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      2416652985.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3        2405667672                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      2413183628.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      2411614094.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      2424530367.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      2417418682.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      107993645616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      107991753360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      107982142560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      107991778800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4      107985185856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5      107986562640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6      107975232576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7      107981470896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        118296405182.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        118291689260.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        118297166351.040009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        118289851820.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        118291880707.199997                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        118289866174.079987                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        118295174148.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        118287630840                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.465527                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.462957                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.465942                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.461956                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.463061                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.461963                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.464856                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.460745                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        12032                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       368384                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        33536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1171456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       810240                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       648192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       633856                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       597504                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4320256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       185344                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        185344                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         1439                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         4576                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         3165                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2532                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2476                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2334                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16876                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          724                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              724                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        39969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data        75141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        14389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      2300606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        91129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       209437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      7315896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      5060055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      4048044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        22383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      3958513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        43166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      3731490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            26980562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        39969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        14389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        91129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        22383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        43166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         281381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1157497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1157497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1157497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        39969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data        75141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        14389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      2300606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        91129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       209437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      7315896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      5060055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      4048044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        22383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      3958513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        43166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      3731490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           28138060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16876                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      724                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  135008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4316864                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  3392                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                185600                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4320256                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             185344                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           10026                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8616                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            7752                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7681                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            7344                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            9080                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            7976                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            7576                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            7353                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8944                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           9248                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           9146                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           8176                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           8192                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8760                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             392                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             351                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            505                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            320                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                160132292000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              135008                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5792                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16798                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16794                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16793                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16794                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16794                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16795                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16797                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16799                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    33                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    37                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   43                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   45                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   47                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   48                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   46                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   44                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  241                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17841                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.366123                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.202739                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    26.544818                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          239      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95            9      0.05%      1.39% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            6      0.03%      1.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            6      0.03%      1.46% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            8      0.04%      1.50% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          235      1.32%      2.82% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17338     97.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17841                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   558.504132                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   340.465304                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   452.995317                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-31            6      2.48%      2.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-63           23      9.50%     11.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-95           21      8.68%     20.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-127            4      1.65%     22.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-159            7      2.89%     25.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::160-191            8      3.31%     28.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-223            3      1.24%     29.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::224-255            4      1.65%     31.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-287            4      1.65%     33.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::288-319            3      1.24%     34.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-351           10      4.13%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::352-383            9      3.72%     42.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-415            5      2.07%     44.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::416-447           10      4.13%     48.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-479            2      0.83%     49.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::480-511           10      4.13%     53.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-543           10      4.13%     57.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::544-575            4      1.65%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-607            5      2.07%     61.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::608-639            5      2.07%     63.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-671            4      1.65%     64.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::672-703            7      2.89%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-735            1      0.41%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::736-767            7      2.89%     71.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-799            3      1.24%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::800-831            4      1.65%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-863            8      3.31%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::864-895            3      1.24%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-927            2      0.83%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::928-959            2      0.83%     80.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-991            5      2.07%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::992-1023            3      1.24%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1055            1      0.41%     83.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1056-1087            1      0.41%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1119            2      0.83%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1120-1151            3      1.24%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1183            4      1.65%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1184-1215            2      0.83%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1247            4      1.65%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1248-1279            1      0.41%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1311            4      1.65%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1312-1343            2      0.83%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1375            3      1.24%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1376-1407            2      0.83%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1439            1      0.41%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1440-1471            1      0.41%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1504-1535            1      0.41%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1568-1599            1      0.41%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1632-1663            1      0.41%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1695            1      0.41%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1696-1727            2      0.83%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1824-1855            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1888-1919            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1951            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.966942                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.961611                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.454281                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.41%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            240     99.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3503130400                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5789719300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                431686400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   25967.96                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              42917.96                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      26.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   26.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 118015                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4846                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.67                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  9098425.68                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 154911286100                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1734296200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          10280995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          9160905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               8609328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          9765705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          8550057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5               9734256                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          9296380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          9053251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          6935592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               6179976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5807880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               6587976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               5767896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               6566760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               6271368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7          6107352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             58074432                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         50947852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         47514355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         53885145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         47287718.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             54590016                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         51815961.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         50265945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6293790.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5995192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6519398.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5793223.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5593743.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      2409937254.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      2402495772.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      2396641936.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      2421952836.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      2402724939.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      2414967664.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      2412020554.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      2410888835.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      107988033552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      107994561168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      107999696112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      107977493568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4      107994360144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5      107983620912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6      107986206096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7      107987198832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        118299075281.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        118288860531.840012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        118283631851.520004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        118295724294.720016                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        118283877154.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        118294921474.560013                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        118290923249.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        118288627624.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.466982                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.461415                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.458566                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.465156                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.458700                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.464718                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.462539                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.461288                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        12544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       376832                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        40960                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1188608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       773888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       644608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       630784                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       603392                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4343296                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       214272                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        214272                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         1472                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          160                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         4643                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         3023                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2518                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2464                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2357                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16966                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          837                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              837                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       100721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data        78339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        36771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      2353365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker        35173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        43166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       255801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        59154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      7423012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        39969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      4833032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        44765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      4025661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        33574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      3939328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        54358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      3768262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            27124450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       100721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        36771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        43166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        59154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        39969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        44765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        33574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        54358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         412478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1338157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1338157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1338157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       100721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data        78339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        36771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      2353365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker        35173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        43166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       255801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        59154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      7423012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        39969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      4833032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        44765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      4025661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        33574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      3939328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        54358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      3768262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           28462607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16966                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      837                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  135728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4337152                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                214016                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4343296                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             214272                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       145817                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8000                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            7976                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9288                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           10393                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8264                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            6760                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8736                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            7552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8201                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            9321                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           8603                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9561                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           7785                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7872                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           8696                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           8528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             864                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             873                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             359                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            656                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            776                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            408                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                160135777000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              135728                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6696                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16796                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16795                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16798                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16800                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16803                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16805                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16809                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16812                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    66                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    64                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   61                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   59                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   57                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   55                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   52                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   49                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   33                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  280                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  279                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  278                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18108                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   251.334659                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   246.139688                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    29.860891                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          297      1.64%      1.64% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           26      0.14%      1.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            7      0.04%      1.82% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      1.83% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            7      0.04%      1.87% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           26      0.14%      2.02% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          289      1.60%      3.61% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17454     96.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18108                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   484.157706                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   315.407814                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   404.427017                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           28     10.04%     10.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           27      9.68%     19.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           17      6.09%     25.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           19      6.81%     32.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           24      8.60%     41.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           22      7.89%     49.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           19      6.81%     55.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           21      7.53%     63.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           14      5.02%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            7      2.51%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           17      6.09%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767           11      3.94%     81.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            6      2.15%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      1.79%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            4      1.43%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            3      1.08%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            9      3.23%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            3      1.08%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            1      0.36%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            5      1.79%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.08%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            4      1.43%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            1      0.36%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            3      1.08%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            2      0.72%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.36%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          279                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.971326                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.967790                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.378232                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.36%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            277     99.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          279                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3620962300                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5918297500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                433715200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26715.87                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43665.87                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      27.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   27.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 118537                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5579                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  8994875.98                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 154894086300                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1751496000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          8961926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          10851926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          8435750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               8814960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          9197193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          9701596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          8755689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          9341740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               6045744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               7320744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5690784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5946600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               6204456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               6544728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               5906616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               6301968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         49851110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         58961011.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             46787520                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             48821760                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         51365683.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5             53269632                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         48463833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         52192857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5962014.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        8059668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5809397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        6559211.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5676687.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      2398481020.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1        2434340952                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      2393850614.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      2400277970.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      2411065690.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5        2422470816                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      2409995476.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      2412600203.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      107998082880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      107966626800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      108002144640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      107996506608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4      107987043696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5      107977039200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6      107987982480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7      107985697632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        118286904360.960007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        118305680766.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        118282072483.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        118285696961.280014                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        118290026622.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        118295104848.959991                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        118286161102.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        118291330753.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.460349                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.470582                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.457716                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.459691                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.462051                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.464818                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.459944                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.462762                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        12032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       374016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        24832                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1157888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       798464                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       632576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       595968                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       598016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4240128                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       180736                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        180736                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         1461                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         4523                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         3119                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2471                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2336                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16563                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          706                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              706                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        19185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        46364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data        75141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         9593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        15988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      2335779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       155079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      7231162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      4986512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        11191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        19185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      3950520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      3721898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        11191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      3734688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            26480153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        46364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        15988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        23981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        19185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         190252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1128720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1128720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1128720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        19185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        46364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data        75141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         9593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        15988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      2335779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       155079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      7231162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      4986512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        11191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        19185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      3950520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      3721898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        11191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      3734688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           27608872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16563                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      706                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  132504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4232800                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  7328                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                180480                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4240128                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             180736                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                  16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            6728                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            9737                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            7264                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8216                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            7185                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9076                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            7960                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8344                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8272                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8840                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           6760                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11          10929                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8552                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           7842                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           8137                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           8433                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             343                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             208                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             736                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             464                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            249                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                160138842000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              132504                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5648                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16462                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16453                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16453                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16454                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16454                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16454                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16454                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16454                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   22                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17517                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   251.942684                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.390295                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    27.915008                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          252      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           18      0.10%      1.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            7      0.04%      1.58% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      1.60% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            7      0.04%      1.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           18      0.10%      1.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          241      1.38%      3.12% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16970     96.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17517                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   565.085106                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   324.909775                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   507.229033                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           31     13.19%     13.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           32     13.62%     26.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           14      5.96%     32.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            7      2.98%     35.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           11      4.68%     40.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            5      2.13%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           11      4.68%     47.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           11      4.68%     51.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           11      4.68%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            7      2.98%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           13      5.53%     65.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            9      3.83%     68.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           16      6.81%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            7      2.98%     78.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            6      2.55%     81.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            9      3.83%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            4      1.70%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            5      2.13%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.70%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            2      0.85%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.28%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.85%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      0.85%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.43%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.28%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.43%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.43%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            2      0.85%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            2      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2496-2559            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            235    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3490014650                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5732075900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                423280000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26384.54                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43334.54                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      26.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   26.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 115698                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4700                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  9273197.17                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 154951111050                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1694471250                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          9560678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          9101030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          8732102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          9024220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          9315129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          9215942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          9247996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7               8929872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               6449664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               6139584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5890704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               6087768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               6284016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               6217104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               6238728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               6024120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         52983590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         50369779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         47854310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         49933478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         51840422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         51259353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         51432076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         49391347.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6460093.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        6121267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6174351.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5978603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5938790.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5739724.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5756728.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5726453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      2407837429.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      2402408111.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      2404337045.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      2406496296.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      2411285063.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      2416915532.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      2415213959.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      2411654313.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      107989875504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      107994638064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      107992946016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      107991051936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4      107986851264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5      107981912256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6      107983404864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7      107986527360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        118292686624.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        118288297500.479996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        118285454194.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        118288091968.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        118291034350.079987                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        118290779577.600006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        118290814017.599991                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        118287773131.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.463500                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.461109                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.459559                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.460997                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.462600                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.462461                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.462480                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.460823                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        12800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       386560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        36352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1214720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       797440                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       644864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       652800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       615168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4438528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        77824                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       214784                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        214784                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data           50                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         1510                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         4745                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         3115                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2519                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2550                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2403                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17338                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          839                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              839                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        83135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data        79938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        41568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      2414118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       100721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       227023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        67148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      7586085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        30376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      4980117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        41568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      4027260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        54358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      4076821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        67148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      3841804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            27719186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        83135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        41568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       100721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        67148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        30376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        41568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        54358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        67148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         486021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1341354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1341354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1341354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        83135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data        79938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        41568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      2414118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       100721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       227023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        67148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      7586085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        30376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      4980117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        41568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      4027260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        54358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      4076821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        67148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      3841804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           29060541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17338                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      839                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  138704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4432064                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                214784                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4438528                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             214784                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            8696                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8208                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8328                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           11281                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            8752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           10464                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            9408                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            7424                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            8656                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8145                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           8346                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           7409                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           7240                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8552                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           9313                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1096                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             208                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            816                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            392                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            249                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            327                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                160150771000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              138704                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6712                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17179                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17177                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17179                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17182                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17184                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17187                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17191                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17195                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    51                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    48                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   46                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   43                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   42                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   39                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   37                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   22                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  279                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18473                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.548097                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.589235                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    29.167357                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          290      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           20      0.11%      1.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           12      0.06%      1.74% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           13      0.07%      1.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           18      0.10%      1.91% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          285      1.54%      3.45% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17835     96.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18473                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          280                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   495.078571                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   303.974667                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   432.281172                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           36     12.86%     12.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           32     11.43%     24.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           15      5.36%     29.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           14      5.00%     34.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           18      6.43%     41.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           21      7.50%     48.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           19      6.79%     55.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           14      5.00%     60.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           15      5.36%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            8      2.86%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           14      5.00%     73.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           10      3.57%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           12      4.29%     81.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895           11      3.93%     85.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            7      2.50%     87.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            6      2.14%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            1      0.36%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            4      1.43%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.43%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            3      1.07%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.71%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            1      0.36%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.71%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            3      1.07%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.71%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.36%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            1      0.36%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2560-2623            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          280                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          280                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.971429                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.967905                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.377558                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.36%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            278     99.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          280                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3700816900                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6048425800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                443206400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26720.31                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43670.31                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      27.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   27.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 121137                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5604                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  8810627.22                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 154786372950                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1859209350                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          9393148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1              10553760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          10588838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          9166953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          8985513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          9461491.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          8726659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          9685267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               6336648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               7119600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               7143264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               6184056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               6061656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5          6382752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6          5887032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7          6533712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         52382553.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         58407398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         59675865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         50717222.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         49926988.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         51508454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         47367590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         54219110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6194257.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        7090053.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        6416547.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        6134538.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4             5816448                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        6602342.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        6121681.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      2398468872.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      2425716915.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      2417592090.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      2407688426.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      2405005888.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      2425487584.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      2417018898.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      2422184520.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      107998093536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      107974191744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      107981318784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      107990006208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4      107992359312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5      107974392912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6      107981821584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7      107977290336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        118290388681.920013                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        118302599136                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        118302255054.720001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        118289417069.760025                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        118287675471.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        118293355200.960007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        118286463110.400009                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        118295205513.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.462248                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.468902                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.468715                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.461719                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.460770                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.463865                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.460109                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.464873                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        11520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       367616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        33024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1201152                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       807424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       628736                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       649984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       603392                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4372480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       185856                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        185856                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         1436                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         4692                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         3154                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2456                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2539                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2357                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17080                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          726                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              726                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       124703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data        71944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      2295810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         1599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        68746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       206239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        46364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      7501351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        28778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      5042468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        35173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      3926538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        38370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      4059235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        51160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      3768262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            27306708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       124703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        68746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        46364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        28778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        35173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        38370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        51160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         425268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1160695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1160695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1160695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       124703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data        71944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      2295810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         1599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        68746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       206239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        46364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      7501351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        28778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      5042468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        35173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      3926538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        38370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      4059235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        51160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      3768262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           28467403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17080                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      726                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  136640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4364320                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  8160                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                185600                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4372480                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             185856                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           68                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7825                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            8320                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8857                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            8472                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7480                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7265                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           10377                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           10072                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            7608                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8377                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8130                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           9784                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7968                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8537                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8840                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8473                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             247                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            656                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            289                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            408                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                160144782000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              136640                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5808                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16990                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16988                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16995                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16997                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17007                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17005                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17008                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17016                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    61                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    56                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   51                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   49                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   41                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   39                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  242                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18047                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.115033                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   247.689426                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    27.414827                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          256      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           12      0.07%      1.49% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            7      0.04%      1.52% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            7      0.04%      1.56% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           13      0.07%      1.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          245      1.36%      2.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17507     97.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18047                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   562.483471                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   336.769226                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   464.353226                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           36     14.88%     14.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           27     11.16%     26.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            9      3.72%     29.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            6      2.48%     32.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            7      2.89%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           10      4.13%     39.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           12      4.96%     44.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           18      7.44%     51.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.13%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      4.96%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           11      4.55%     65.29% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           13      5.37%     70.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831           11      4.55%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            7      2.89%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959           12      4.96%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            5      2.07%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.24%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            3      1.24%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.24%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            7      2.89%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            3      1.24%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            3      1.24%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            1      0.41%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      0.83%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      0.83%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.83%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            3      1.24%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.966942                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.959822                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.514259                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            241     99.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3565743150                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5877468900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                436432000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26144.69                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43094.69                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      27.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   27.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 119297                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4841                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  8993866.22                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 154880400850                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1765181450                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               8984304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          9556444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          8714563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          10460620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4               8817984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          9476611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          8853062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          9387100.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               6060840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               6446808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          5878872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               7056768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5948640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5          6392952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5972304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               6332568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         50065267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         52245772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         48179788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             59162688                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         48830246.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         52796390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         48927590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         51838425.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5825986.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6904258.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        6131220.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5716500.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        6008878.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        6085186.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      2400373840.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      2416159247.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      2399301218.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      2415711199.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      2407365469.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      2410189623.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      2411703397.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      2418486379.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      107996422512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      107982575664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      107997363408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      107982968688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4      107990289504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5      107987812176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6      107986484304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7      107980534320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        118287252414.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        118293407859.839996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        118284800090.880020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        118301010849.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        118286488008.960007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        118292196295.679993                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        118287203365.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        118292183644.800003                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.460539                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.463893                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.459203                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.468037                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.460122                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.463233                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.460512                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.463226                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data         8960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       359424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        40192                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1169920                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       780544                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       606464                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       617984                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       594432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4225536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       184832                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        184832                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1404                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         4570                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3049                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2369                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2414                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2322                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16506                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          722                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              722                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        47963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data        55956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      2244650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        83135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       251004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         1599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         9593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      7306303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        19185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      4874599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        17586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      3787447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      3859391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         3198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        25580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      3712305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            26389024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        47963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        83135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         9593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        19185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        17586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        25580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         262196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1154300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1154300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1154300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        47963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data        55956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      2244650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        83135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       251004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         1599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         9593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      7306303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        19185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      4874599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        17586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      3787447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      3859391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         3198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        25580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      3712305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           27543324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16506                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      722                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  132048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4217664                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                184832                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4225536                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             184832                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            9096                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            8392                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            7776                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            8498                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            7912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7057                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            9712                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8505                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            6864                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9208                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8585                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7736                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           8219                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7873                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           8353                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8016                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             375                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             784                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             377                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            624                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            448                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                160124766000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              132048                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5776                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16403                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16396                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16398                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16398                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16398                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16399                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16402                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16404                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    38                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    37                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   35                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   35                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   37                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   37                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   33                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  241                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  243                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  243                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  243                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  242                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  242                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  242                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  242                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17469                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.017631                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.522415                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.690009                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          251      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           10      0.06%      1.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           12      0.07%      1.56% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           12      0.07%      1.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           11      0.06%      1.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          239      1.37%      3.06% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16934     96.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17469                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   548.408333                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   312.459084                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   505.045149                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           38     15.83%     15.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           23      9.58%     25.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           10      4.17%     29.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           11      4.58%     34.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319           11      4.58%     38.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           17      7.08%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           13      5.42%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           11      4.58%     55.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           13      5.42%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            9      3.75%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703           10      4.17%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           15      6.25%     75.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            7      2.92%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            8      3.33%     81.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            1      0.42%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            6      2.50%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      0.83%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            3      1.25%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.25%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            8      3.33%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            6      2.50%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.83%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      0.83%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.42%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.42%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            1      0.42%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.42%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      0.83%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            2      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.066667                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.048885                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.982979                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.42%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            235     97.92%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              3      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3457383900                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5691427800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                421766400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26231.65                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43181.65                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      26.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   26.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 115288                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4821                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  9294448.92                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 154962586500                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1682073900                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          9442742.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          9559468.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          8292412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          10038470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4               8778672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          8897212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          8654083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          9036316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               6370104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               6448848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5594088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               6771984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5922120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               6002088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6          5838072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               6095928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             52822848                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         52099507.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         45854515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         56605785.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         48630067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         48626572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         47521843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         49869081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        6074818.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        7014159.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2             5557248                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        6031687.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        6224117.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5819351.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      2403243466.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      2416145512.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      2396951651.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      2414033539.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      2407143634.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      2410324672.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      2414220736.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      2416851673.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      107993909280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      107982591696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      107999428416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      107984444304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4      107990488080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5      107987697696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6      107984280096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7      107981972256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        118291382924.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        118293378856.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        118281197996.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        118297445435.519989                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        118286148972.479996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        118287292024.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        118285764266.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        118289164272                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.462788                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.463875                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.457237                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.466091                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.459935                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.460558                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.459726                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.461579                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       365056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        35328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1185024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       833024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       650752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       626688                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       632576                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4385280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       170752                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        170752                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         1426                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          138                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         4629                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         3254                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2542                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2448                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2471                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17130                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          667                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              667                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        27179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data        62351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        20784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      2279822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        51160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       220628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        57555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      7400629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        22383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      5202344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        33574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      4064031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        31975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      3913748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        47963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      3950520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            27386646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        27179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        20784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        51160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        57555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        22383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        33574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        31975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        47963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         292572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1066369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1066369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1066369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        27179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data        62351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        20784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      2279822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        51160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       220628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        57555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      7400629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        22383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      5202344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        33574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      4064031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        31975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      3913748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        47963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      3950520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           28453014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17130                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      667                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  137040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4377760                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7520                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                170496                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4385280                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             170752                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          163                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            8768                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            8376                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            7826                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            9032                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            8456                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            8224                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9137                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8105                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9592                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            9521                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8320                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           8552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8744                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8456                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           6728                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             289                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             384                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            416                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            416                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            335                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            400                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                160146083000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              137040                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5336                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17078                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17074                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17074                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17075                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17076                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17076                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17077                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 17079                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    22                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   23                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   22                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   22                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   19                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18013                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.498529                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.530873                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    25.989718                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          227      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           12      0.07%      1.33% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127            8      0.04%      1.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            8      0.04%      1.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           12      0.07%      1.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          222      1.23%      2.71% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17524     97.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18013                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   613.063063                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   338.618472                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   549.553274                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           32     14.41%     14.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           30     13.51%     27.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            7      3.15%     31.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            7      3.15%     34.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            7      3.15%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            7      3.15%     40.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           10      4.50%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            8      3.60%     48.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           12      5.41%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639           11      4.95%     59.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           14      6.31%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            6      2.70%     68.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            8      3.60%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            5      2.25%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            7      3.15%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.70%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            4      1.80%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            3      1.35%     82.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            5      2.25%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            2      0.90%     86.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            5      2.25%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      0.90%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            5      2.25%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            4      1.80%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      0.90%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.45%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            2      0.90%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            3      1.35%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.45%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            2      0.90%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            222    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3559697650                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5878542400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                437776000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26020.23                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              42970.23                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      27.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   27.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.27                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 119674                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4446                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  8998487.55                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 154945843650                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3480190200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1699738650                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          9511689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               9610272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          9039340.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          9399801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          9961660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          9331459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6               9093168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          8486553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               6416616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               6483120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               6097968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               6341136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               6720168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5          6295032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               6134280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               5725056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         53263142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         53687462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             49997376                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         51984691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4             55932864                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         51679180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6             50399232                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         46054195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        6104678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6217896.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        6088089.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3             6303744                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        6048276.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5859164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      7819519664.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      2403178842.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      2404684517.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2        2404395432                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3        2408257296                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      2413605902.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      2417228092.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      2408599241.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      2412268928.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      107993961984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      107992641216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      107992894800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      107989507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4      107984815440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5      107981638080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6      107989207248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7      107985988224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        118291956617.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        118292844149.759995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        118288032671.039993                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        118291313533.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        118296603976.319992                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        118291650206.400009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        118288811998.080017                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        118283968141.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.463103                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.463586                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.460964                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.462752                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.465635                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.462936                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.461389                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.458749                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              272508                       # Transaction distribution
system.membus.trans_dist::ReadResp             272508                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::Writeback             12116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           271523                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22575                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          256345                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50552                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1158789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1159759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1159759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     73123585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73125525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73125525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    136254000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4490879500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       131000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        65500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    199914000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    137912689                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     11287999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    128172500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     25283984                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     22605000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          690                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         1614                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           75                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           20                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          413                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          158                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          168                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       245999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     13874885                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        30999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        73997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        31000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      3601000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        16499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1521500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           959                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2198                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              367495                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           19028384                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            86935                       # Total snoops (count)
system.membus.snoop_fanout::samples            628919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  628919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              628919                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              307500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 485                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           464849000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              541985                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4641722500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             530354                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             272153                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            272153                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            12116                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          240483                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         15862                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         256345                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1370                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1370                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9129                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8762                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8714                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8690                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8587                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        81401                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        64445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8666                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8799                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8963                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8637                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       268017                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9067                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8688                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8780                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8894                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8765                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8821                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        81641                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        64024                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         8887                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8766                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8404                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       267909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8855                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8690                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8864                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8912                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8749                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8691                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        81832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        63522                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8488                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8437                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       268023                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9075                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8790                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8757                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8447                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8961                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        81529                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        64150                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         8940                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8688                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9014                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8362                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       267905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1071854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1199872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1125376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1138944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1122816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1124096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1121792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1086976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1116672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1187328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1144832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1171712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1175808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1129472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18241792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1189376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1131776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1165312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1150208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1102336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1096192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1162752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1143552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1149440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1096448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18262785                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1179904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1152768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1130752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1154560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1153792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1132288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1141760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1123328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1133312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1151744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1106944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1168640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1163264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1103104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18326016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1193984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1102336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1173760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1123840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1093888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1149184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1167104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1131520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1183232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1148160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1091840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18292992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               73123585                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    380807800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2691821850                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    113890000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    336675800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     22206800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    358626058                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1837600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13417550                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          516                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           56                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          201                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       611000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       320800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         9197                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       248400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         5400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          719                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          60                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             860200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            335397                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           34363200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18648                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29586000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17710                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30831200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17874                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30433200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18004                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30478000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17960                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           30446000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17616                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           31247600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17960                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30937800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17499                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29918000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17254                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          235720800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             163620                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         186623800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            128493                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          30946200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             18063                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30068200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17701                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          32126800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18182                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31886200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18127                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29805000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17273                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         765223712                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            132521                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         764811193                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            132412                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         768045492                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            132527                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         765786561                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            132409                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       272153                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       272153                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        12116                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       240483                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        15862                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       256345                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1370                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1370                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       268017                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       267909                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       268023                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       267905                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1071854                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18241792                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18262785                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18326016                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18292992                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     73123585                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    217722400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1088612000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     48464000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    192386400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     12689600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    205076000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1096000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5480000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          388                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          176                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           39                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      1212200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       231500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       107400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   603                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1551100                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    117920000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       135496                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    118266500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       135497                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    117897600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       135496                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    118275200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       135496                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1299168800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       529869                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            4089403                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4034732                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        54671                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               131                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              131                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            23020                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          271506                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         294196                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        30598                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        30598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            67939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           67939                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       199682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         6738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       340429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       268275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       357968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        19046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       769928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       882700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       618013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       593894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       549654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       473429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         5814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       548178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       466730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         6392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       536334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       448686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7122966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       458240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       686556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        13476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       622336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17199608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       536520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       460800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1579988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        38088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       923136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     55235584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1765340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       762112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     37678840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1187744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       743680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     29866232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       946836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       744192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     29718008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       933320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       818176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     28353285                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       897252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212169465                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   2047200941                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26864536181                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       131000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        65500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    748197557                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    145881811                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     11345499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    128227482                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     15299499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     34019398                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    103072892                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       639550                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         3940                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           80                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           99                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6760                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           49                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          102                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        25468                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          303                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           33                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    758878333                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     42814717                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       779000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      1244494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     11054121                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       944000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1512999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     38302000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2306493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       108499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       674746                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4075                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          813508441                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          44436215                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1864588                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4504801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               4504801    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4504801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3003287705                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            4505287                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          58304912                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1790                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5924628358                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            188799                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           3383411                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              3369                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          79194027                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2431                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        7480036859                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            253877                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         134187263                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            134145                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         58637901                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1800                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      10934073385                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            6.8                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           345191                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          9547348                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             9524                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        117389991                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3606                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      13715295615                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            8.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           490548                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        441407736                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           441365                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         96967419                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2977                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      12236972215                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            7.6                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           424816                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        296997753                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           296958                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         94599528                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2905                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      11537870836                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            7.2                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           394657                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        236761745                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           236720                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         94646029                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             2907                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      11546741926                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            7.2                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           394271                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        233441224                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           233400                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        104022656                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             3196                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      11393382291                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            7.1                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           388613                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        224414758                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           224373                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        16012    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        16012                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        16012    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        16012                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        16012    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        16012                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        16012    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        16012                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            16012    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        16012                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        16012                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           16012    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        16012                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    274094                       # number of replacements
system.l2.tags.tagsinuse                  8185.485069                       # Cycle average of tags in use
system.l2.tags.total_refs                      400150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    274094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.459901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      318.365389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.846707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    18.497195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data    23.639884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.100015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     5.113732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   673.941595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.378270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    17.511842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data    57.541359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.949525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    16.261785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  2184.895502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.317659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     6.533746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1479.921996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.726918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.018556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    11.427223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1161.275439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.470938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.000729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     6.647265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  1106.154262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.476691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    16.051518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1068.419328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.002886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.082268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.007024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.266711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.180655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.141757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.135029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.130422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1026                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21400147                       # Number of tag accesses
system.l2.tags.data_accesses                 21400147                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         3319                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          857                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         1461                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       134050                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1827                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        41219                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         9429                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          834                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         3327                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       441255                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2818                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       133835                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       296863                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2329                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        92345                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       236635                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2252                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        72550                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       233260                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         2303                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        72957                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       224233                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2479                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        68680                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2081145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23020                       # number of Writeback hits
system.l2.Writeback_hits::total                 23020                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  255                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                115                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1528                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         3319                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           857                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          1476                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       134050                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1827                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         41363                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         9429                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           834                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          3354                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       441255                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2818                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        134249                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       296863                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2329                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         92589                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       236635                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2252                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         72785                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       233260                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          2303                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         73190                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       224233                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2479                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         68896                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2082673                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         3319                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          857                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         1476                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       134050                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1827                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        41363                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         9429                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          834                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         3354                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       441255                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2818                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       134249                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       296863                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2329                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        92589                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       236635                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2252                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        72785                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       233260                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         2303                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        73190                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       224233                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2479                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        68896                       # number of overall hits
system.l2.overall_hits::total                 2082673                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          933                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data          899                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          604                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        23464                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           93                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          966                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         2212                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          788                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        75112                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           73                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          648                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        50603                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           74                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          653                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        40071                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          604                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        39348                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          717                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        38212                       # number of ReadReq misses
system.l2.ReadReq_misses::total                276435                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         8062                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        17919                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         6439                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        59053                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        42946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        35837                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        35366                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        34589                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             240211                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1353                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data           93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         4425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2964                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         2374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         2340                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         2260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15862                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1642                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          933                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data          932                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          604                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        23650                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           93                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          966                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         2320                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          788                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        75449                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           73                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          648                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        50854                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           74                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          653                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        40310                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          604                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        39581                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          717                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        38467                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278077                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           50                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          933                       # number of overall misses
system.l2.overall_misses::system.cpu0.data          932                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          604                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        23650                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           93                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          966                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         2320                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          788                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        75449                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           73                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          648                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        50854                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           74                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          653                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        40310                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           70                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          604                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        39581                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          717                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        38467                       # number of overall misses
system.l2.overall_misses::total                278077                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      5953000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    116122500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    113035495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      9343499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     69136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   2956024997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker     11386000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    119036500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    277629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      9123000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     91908000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   9439034000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      8205500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     73452500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   6359014499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      8456499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     75108500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5038571498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      7772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     68701000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4946869497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      9133000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     83652000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4804670000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34701462984                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       399000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     14993491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       774000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      9044460                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      6484482                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      5446984                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      5041987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      5107992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     47292396                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       261000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1373500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       720000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       522500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       849000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       262000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3988000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data      4483000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     24656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     14329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     41380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     31247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     31951500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     30536500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     35105999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     213690499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      5953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    116122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    117518495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      9343499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     69136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   2980681497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker     11386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    119036500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    291958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      9123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     91908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   9480414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      8205500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     73452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   6390261999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      8456499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     75108500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5070522998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      7772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     68701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4977405997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      9133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     83652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4839775999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34915153483                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      5953000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    116122500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    117518495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      9343499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     69136500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   2980681497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker     11386000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    119036500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    291958500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      9123000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     91908000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   9480414000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      8205500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     73452500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   6390261999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      8456499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     75108500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5070522998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      7772000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     68701000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4977405997                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      9133000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     83652000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4839775999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34915153483                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         3369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         2360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       134130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        64683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         9522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         5539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       441335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       208947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       296936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       142948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       236709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       112621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       233330                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         2907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data       112305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       224313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         3196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data       106892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2357580                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23020                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23020                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         8083                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        17944                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         6454                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        59101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        42976                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        35880                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        35404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        34624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           240466                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1361                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         4452                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         2391                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         2356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         2277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          15977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3170                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         3369                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1790                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         2408                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       134130                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2431                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        65013                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         9522                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1800                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         5674                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       441335                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3606                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       209698                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       296936                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2977                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       143443                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       236709                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2905                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       113095                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       233330                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         2907                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data       112771                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       224313                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         3196                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data       107363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2360750                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         3369                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1790                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         2408                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       134130                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2431                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        65013                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         9522                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1800                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         5674                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       441335                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3606                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       209698                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       296936                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2977                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       143443                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       236709                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2905                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       113095                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       233330                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         2907                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data       112771                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       224313                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         3196                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data       107363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2360750                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.014841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.521229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.380932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.248457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.362754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.009767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.536667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.399350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.218525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.359479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.217669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.353996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.224785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.355804                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000300                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.207774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.350367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000357                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.224343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.357482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.117254                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997402                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.997676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.998802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.998989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998940                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.828125                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.994122                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.993935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.995633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.992890                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.993209                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.992534                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.992802                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.687500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.563636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.448735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.507071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.504219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.541401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517981                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.014841                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.521229                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.387043                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000596                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.248457                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.363773                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.009767                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.536667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.408883                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000181                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.218525                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.359798                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000246                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.217669                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.354524                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000313                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.224785                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.356426                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000300                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.207774                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.350986                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000357                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.224343                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.358289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117792                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.014841                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.521229                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.387043                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000596                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.248457                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.363773                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.009767                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.536667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.408883                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000181                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.218525                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.359798                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000246                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.217669                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.354524                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000313                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.224785                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.356426                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000300                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.207774                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.350986                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000357                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.224343                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.358289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117792                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       119060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124461.414791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 125734.699666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 116793.737500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 114464.403974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 125981.290360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 122430.107527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 123226.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 125510.397830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 114037.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 116634.517766                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 125666.125253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 112404.109589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 113352.623457                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 125664.772820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 114277.013514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 115020.673813                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 125741.097003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 111028.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 113743.377483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 125720.989555                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 114162.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 116669.456067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 125737.202973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125532.088860                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    49.491441                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   836.737039                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   120.205001                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   153.158349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   150.991524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   151.993303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data   142.565939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   147.676776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   196.878561                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   192.904656                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   310.395480                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   242.914980                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   220.092671                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   362.820513                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   115.929204                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   251.418484                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 135848.484848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 132561.827957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 132680.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 122789.317507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 124492.031873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 133688.284519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 131057.939914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 137670.584314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130140.376979                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       119060                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124461.414791                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126092.805794                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 116793.737500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 114464.403974                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126033.044271                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 122430.107527                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 123226.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 125844.181034                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 114037.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 116634.517766                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 125653.275723                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 112404.109589                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 113352.623457                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 125658.984524                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 114277.013514                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 115020.673813                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 125788.216274                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 111028.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 113743.377483                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 125752.406382                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 114162.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 116669.456067                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 125816.310058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125559.300061                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       119060                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124461.414791                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126092.805794                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 116793.737500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 114464.403974                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126033.044271                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 122430.107527                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 123226.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 125844.181034                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 114037.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 116634.517766                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 125653.275723                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 112404.109589                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 113352.623457                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 125658.984524                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 114277.013514                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 115020.673813                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 125788.216274                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 111028.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 113743.377483                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 125752.406382                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 114162.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 116669.456067                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 125816.310058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125559.300061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12116                       # number of writebacks
system.l2.writebacks::total                     12116                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          208                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          334                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          195                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          235                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          102                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          349                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          195                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          392                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          240                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          343                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          189                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          313                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          235                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          264                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          208                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               4281                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4281                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4281                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data          855                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        23269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          731                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         2110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        74917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        50363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        39882                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        39113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        38004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           272154                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         8062                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        17919                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         6438                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        59053                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        42946                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        35837                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        35366                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        34589                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        240210                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1353                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data           93                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         4425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2964                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         2374                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         2340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         2260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15862                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1642                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data          888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        23455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         2218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        75254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        50614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        40121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        39346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        38259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            273796                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data          888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        23455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         2218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        75254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        50614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        40121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        39346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        38259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           273796                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      2846000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     86944000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data     99588995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1585000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     31313000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   2681050998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      6408000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     85798500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    244068000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2289500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     50651500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   8596318500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1304000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     29940500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5780553000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1598000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     35760000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   4581020999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       851000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     33815500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   4492462499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      1758500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     52276000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4366045000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31266359991                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    439566804                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data    976255696                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    350538875                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   3214723212                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   2338323393                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1951187663                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1925474486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1883221493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13079291622                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data      2945500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     73749500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data      5070500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    241152500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    161536500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    129373000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    127525000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    123161500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    864514000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      4120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     22610500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     13141500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     37673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     28486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     29322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     27973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     32300999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    195628499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      2846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     86944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    103708995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     31313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   2703661498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      6408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     85798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    257209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     50651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   8633991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     29940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5809039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     35760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4610343499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     33815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   4520435999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      1758500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     52276000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4398345999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31461988490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      2846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     86944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    103708995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     31313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   2703661498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      6408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     85798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    257209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     50651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   8633991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     29940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5809039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     35760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4610343499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     33815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   4520435999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      1758500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     52276000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4398345999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31461988490                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       837500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       975500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       808000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       994000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1003500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       969000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      1000500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1010500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      7598500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       342500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       320000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       320000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       341500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       320000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       320000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       331500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       370500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2666000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1180000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1295500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1128000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1335500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      1323500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1289000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      1332000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      1381000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     10264500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.007421                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.405028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.362288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.111065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.359739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.005881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.406111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.380935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.121742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.358545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.085993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.352317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.106713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.354126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.100103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.348275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.141740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.355536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115438                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.997521                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999188                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.998802                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998927                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.998989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998935                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.828125                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.994122                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.993935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.995633                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.992890                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.993209                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.992534                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.992802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.687500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.563636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.448735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.507071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.504219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.541401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517981                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.007421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.405028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.368771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.111065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.360774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.005881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.406111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.390906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.121742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.358868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.085993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.352851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.106713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.354755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.100103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.348902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.141740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.356352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.007421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.405028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.368771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.111065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.360774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.005881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.406111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.390906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.121742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.358868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.085993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.352851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.106713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.354755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.100103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.348902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.141740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.356352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115978                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       113840                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119922.758621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 116478.356725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115974.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115219.863252                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 114428.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 117371.409029                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115672.037915                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       114475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115379.271071                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 114744.563984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 108666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 116955.078125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 114777.773365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 114142.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115354.838710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 114864.374881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker       106375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 116204.467354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 114858.550840                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 109906.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115399.558499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 114883.828018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114884.807833                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54523.294964                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54481.594732                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54448.411774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54437.932230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54447.990337                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54446.177498                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54444.225697                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54445.676169                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54449.405195                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55575.471698                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54508.130081                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54521.505376                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54497.740113                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54499.493927                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54495.787700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54497.863248                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54496.238938                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54502.206531                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 124848.484848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 121561.827957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 121680.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 111789.317507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 113492.031873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 122688.284519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 120057.939914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 126670.584314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119140.376979                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       113840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119922.758621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 116789.408784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115974.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115270.155532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 114428.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 117371.409029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115964.607755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       114475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115379.271071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 114731.329896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 108666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 116955.078125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 114771.397242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 114142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115354.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 114910.981755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker       106375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 116204.467354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 114889.340695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 109906.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115399.558499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 114962.387909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114910.329187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       113840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119922.758621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 116789.408784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115974.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115270.155532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 114428.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 117371.409029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115964.607755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       114475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115379.271071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 114731.329896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 108666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 116955.078125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 114771.397242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 114142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115354.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 114910.981755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker       106375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 116204.467354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 114889.340695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 109906.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115399.558499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 114962.387909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114910.329187                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        959                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        68281                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        68281    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         68281                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2976                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2976    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2976                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     109162927.804147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    58097717.296830                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08        13241     82.69%     82.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08         2700     16.86%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08           29      0.18%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08           10      0.06%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08           13      0.08%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            2      0.01%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08            0      0.00%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09            3      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09            8      0.05%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        109164481.042741      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17479936                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4758031.476393                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   12955948.283021                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06        13606     84.97%     84.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     84.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     84.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07         2017     12.60%     97.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07          271      1.69%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07           75      0.47%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08           28      0.17%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08           10      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            5      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4757890.124386      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 761856                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           68281                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96190.039689                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95736.296043                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11665.243663                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           91      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        66250     97.03%     97.16% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          740      1.08%     98.24% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          609      0.89%     99.13% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          378      0.55%     99.69% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          161      0.24%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           23      0.03%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           13      0.02%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            7      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            6      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             68281                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               68281                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           2345325.932543                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1740900.502254                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   59      0.09%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000              11      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               5      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               9      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              11      0.02%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               6      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               8      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              11      0.02%      0.19% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              13      0.02%      0.21% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              10      0.01%      0.22% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               6      0.01%      0.23% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               9      0.01%      0.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              11      0.02%      0.26% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              18      0.03%      0.28% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              17      0.02%      0.31% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              17      0.02%      0.33% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              12      0.02%      0.35% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             15      0.02%      0.37% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             68026     99.63%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          18540000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 68281                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2976                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         53796188.172043                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        73221564.419736                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2976    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          217000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       659452000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2976                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 71257                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             2247142.470213                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1674911.301756                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     59      0.08%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                11      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 5      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 3      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 9      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                12      0.02%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 6      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 8      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                11      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                16      0.02%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                10      0.01%      0.22% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 8      0.01%      0.23% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                10      0.01%      0.24% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                12      0.02%      0.26% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                18      0.03%      0.28% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                18      0.03%      0.31% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                18      0.03%      0.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                15      0.02%      0.36% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               15      0.02%      0.38% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70989     99.62%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            18540000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   71257                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.040907                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.198710                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            15359     95.92%     95.92% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              651      4.07%     99.99% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                2      0.01%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        16012                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           16012    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             16012                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             4.264177                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.261557                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                  5104     31.88%     31.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                 10687     66.74%     98.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  156      0.97%     99.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                  24      0.15%     99.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   9      0.06%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   8      0.05%     99.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   5      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   2      0.01%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   2      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   7      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   5      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               16012                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            16012                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.185861                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.506092                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  13606     84.97%     84.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2017     12.60%     97.57% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    271      1.69%     99.26% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     75      0.47%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     28      0.17%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     10      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      5      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              16012                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        68255                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        68255    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         68255                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         3085                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.917342                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.540262                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.591056                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         3084     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         3085                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     109122957.781664                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    58333318.536747                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08        13283     82.96%     82.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08         2662     16.63%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08           25      0.16%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08           11      0.07%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08           10      0.06%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            4      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09            1      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09            5      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09            7      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        109122913.454289      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17473280                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4930701.973520                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   13502247.427207                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07        13526     84.47%     84.47% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         2110     13.18%     97.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          246      1.54%     99.19% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           76      0.47%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           31      0.19%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           16      0.10%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            4      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4930561.736934      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 789505                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           68255                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96213.555051                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95756.261423                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11830.841376                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           82      0.12%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        66202     96.99%     97.11% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          772      1.13%     98.24% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          622      0.91%     99.15% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          352      0.52%     99.67% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          169      0.25%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           23      0.03%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           13      0.02%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           11      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            5      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             68255                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               68255                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           2346209.054282                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1747156.769292                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   54      0.08%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               9      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               7      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               5      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               5      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               7      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               4      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              11      0.02%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              13      0.02%      0.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              13      0.02%      0.21% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              10      0.01%      0.22% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              11      0.02%      0.24% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              14      0.02%      0.26% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              16      0.02%      0.28% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              19      0.03%      0.31% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              19      0.03%      0.34% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              10      0.01%      0.35% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             15      0.02%      0.37% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             68000     99.63%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          18008000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 68255                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              3085                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         51923683.306321                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        67248415.354031                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            3085    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          121000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      1077350000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                3085                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 71340                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             2244758.929072                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1681159.859454                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     54      0.08%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 7      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 9      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 7      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 5      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 6      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 7      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 5      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                12      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                13      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                15      0.02%      0.20% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                11      0.02%      0.22% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                11      0.02%      0.24% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                15      0.02%      0.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                16      0.02%      0.28% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                19      0.03%      0.31% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                21      0.03%      0.34% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                10      0.01%      0.35% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               17      0.02%      0.37% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               71074     99.63%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            17342000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   71340                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.040032                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.196360                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            15372     96.00%     96.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              639      3.99%     99.99% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        16012                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           16012    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             16012                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             4.262616                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.271095                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                  5107     31.89%     31.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                 10668     66.63%     98.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  171      1.07%     99.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                  23      0.14%     99.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                  11      0.07%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   9      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   4      0.02%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   2      0.01%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   2      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   5      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   8      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               16012                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            16012                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.192606                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.527432                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  13526     84.47%     84.47% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   2110     13.18%     97.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    246      1.54%     99.19% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     76      0.47%     99.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     31      0.19%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     16      0.10%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              16012                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68617                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68617    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68617                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2969                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2969    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2969                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     109703322.508119                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    58439216.681060                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08        13253     82.77%     82.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08         2689     16.79%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08           29      0.18%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            7      0.04%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08           14      0.09%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            3      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08            0      0.00%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09            3      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09            9      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        109701662.185817      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17565952                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4745241.069198                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   12868725.903812                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07        13592     84.89%     84.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         2050     12.80%     97.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          258      1.61%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           63      0.39%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           36      0.22%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           10      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4746698.850572      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 760064                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68617                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96242.457409                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95775.208711                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      12097.955789                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           74      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        66540     96.97%     97.08% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          796      1.16%     98.24% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          637      0.93%     99.17% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          334      0.49%     99.66% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          167      0.24%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           27      0.04%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           11      0.02%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           14      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447           13      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            4      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68617                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68617                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           2333599.487008                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1737984.959976                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   54      0.08%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000              14      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               3      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               9      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               8      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              11      0.02%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               6      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               9      0.01%      0.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               9      0.01%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              13      0.02%      0.22% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               9      0.01%      0.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              16      0.02%      0.25% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              13      0.02%      0.27% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              18      0.03%      0.30% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              18      0.03%      0.32% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              13      0.02%      0.34% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             20      0.03%      0.37% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             68362     99.63%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          17877000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68617                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2969                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         53960968.676322                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        71933519.961391                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2969    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       853760000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2969                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 71586                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             2236814.405051                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1671701.202125                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     54      0.08%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                15      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 5      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                10      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 6      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 9      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                11      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 6      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 9      0.01%      0.18% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                10      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                13      0.02%      0.21% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 9      0.01%      0.22% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                16      0.02%      0.25% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                16      0.02%      0.27% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                18      0.03%      0.29% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                19      0.03%      0.32% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                13      0.02%      0.34% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               23      0.03%      0.37% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               71320     99.63%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            15392000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   71586                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.040345                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.198038                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            15370     95.99%     95.99% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              638      3.98%     99.98% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                4      0.02%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        16012                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           16012    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             16012                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             4.285224                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.278065                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                  4968     31.03%     31.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                 10798     67.44%     98.46% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  182      1.14%     99.60% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                  22      0.14%     99.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   7      0.04%     99.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                  12      0.07%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   4      0.02%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   2      0.01%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   7      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   4      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               16012                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            16012                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.185361                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.502685                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  13592     84.89%     84.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   2050     12.80%     97.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    258      1.61%     99.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     63      0.39%     99.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     36      0.22%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     10      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              16012                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68370                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68370    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68370                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         3087                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         3087    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         3087                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     109308418.685986                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    58303219.821734                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08        13232     82.64%     82.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08         2710     16.92%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08           28      0.17%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08           11      0.07%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08           11      0.07%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            3      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09            3      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09            5      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09            6      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        109306770.095520      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17502720                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4935498.376218                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   13026790.838134                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07        13503     84.33%     84.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         2099     13.11%     97.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          297      1.85%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           78      0.49%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           20      0.12%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           11      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          16012                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4935351.752009      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 790272                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68370                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96178.370630                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95727.792145                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11636.487670                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           87      0.13%      0.13% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        66360     97.06%     97.19% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          733      1.07%     98.26% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          613      0.90%     99.16% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          351      0.51%     99.67% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          172      0.25%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           23      0.03%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           16      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           11      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68370                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68370                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           2342030.466579                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1734452.496517                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   68      0.10%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              13      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               3      0.00%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               5      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000              10      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               6      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              11      0.02%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               3      0.00%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              12      0.02%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               7      0.01%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              11      0.02%      0.23% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              23      0.03%      0.27% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              17      0.02%      0.29% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              13      0.02%      0.31% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              13      0.02%      0.33% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              16      0.02%      0.35% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             16      0.02%      0.38% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             68112     99.62%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          21571000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68370                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              3087                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         51893793.650794                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        68798791.311364                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            3086     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       624851000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                3087                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 71457                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             2240852.862561                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1669902.904226                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     68      0.10%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                13      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 6      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 5      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                10      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 8      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                11      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 4      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                12      0.02%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 7      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                11      0.02%      0.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                23      0.03%      0.26% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                20      0.03%      0.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                13      0.02%      0.31% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                14      0.02%      0.33% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                16      0.02%      0.35% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               16      0.02%      0.37% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               71192     99.63%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            21571000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   71457                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.040907                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.198396                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            15358     95.92%     95.92% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              653      4.08%     99.99% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        16012                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           16012    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             16012                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             4.269798                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.276640                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                  5116     31.95%     31.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                 10670     66.64%     98.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  163      1.02%     99.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                  22      0.14%     99.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   8      0.05%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   8      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   6      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   2      0.01%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   0      0.00%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   3      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   1      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   4      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   7      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               16012                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            16012                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.192793                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.508859                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  13503     84.33%     84.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   2099     13.11%     97.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    297      1.85%     99.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     78      0.49%     99.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     20      0.12%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     11      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              16012                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       322705                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       322705    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         322705                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        12117                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.978955                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.882872                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.316555                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        12116     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         12117                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      437297626.779915                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     412305410.803593                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     218700435.159902                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08        12628     78.87%     78.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09         3314     20.70%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09           27      0.17%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09           14      0.09%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            9      0.06%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            3      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09            3      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09            1      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09            9      0.06%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            16012                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         437295826.778366      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   70021888                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         16012                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     19369472.895329                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    36282103.557511                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07        13738     85.80%     85.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1416      8.84%     94.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          388      2.42%     97.06% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          189      1.18%     98.25% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           70      0.44%     98.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           50      0.31%     98.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           75      0.47%     99.46% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08           20      0.12%     99.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           22      0.14%     99.73% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           21      0.13%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08            7      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08           10      0.06%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08            4      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           16012                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        19370502.463901      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 3101697                       # Number of bytes written
system.Hmon.readLatencyHist::samples           273523                       # Read request-response latency
system.Hmon.readLatencyHist::mean        104969.664343                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104527.869170                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       11994.377035                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          330      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          121      0.04%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       267367     97.75%     97.91% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2667      0.98%     98.89% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2043      0.75%     99.64% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          172      0.06%     99.70% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          675      0.25%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           54      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           39      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           35      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           13      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             273523                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               322705                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            496195.463349                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           690341.095520                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  1232      0.38%      0.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               342      0.11%      0.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              295      0.09%      0.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              258      0.08%      0.66% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              237      0.07%      0.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              273      0.08%      0.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              270      0.08%      0.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              221      0.07%      0.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              186      0.06%      1.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              197      0.06%      1.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              150      0.05%      1.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              130      0.04%      1.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              114      0.04%      1.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              117      0.04%      1.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              131      0.04%      1.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               99      0.03%      1.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              115      0.04%      1.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              193      0.06%      1.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               86      0.03%      1.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              88      0.03%      1.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             317971     98.53%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            8072000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 322705                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              12117                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          13214884.624907                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         17824164.870970                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             16      0.13%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              1      0.01%      0.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              2      0.02%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              2      0.02%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              1      0.01%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            12095     99.82%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        197161000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                12117                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 334822                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              478238.458046                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             682755.090175                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    1246      0.37%      0.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 349      0.10%      0.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                304      0.09%      0.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                332      0.10%      0.67% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                258      0.08%      0.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                285      0.09%      0.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                284      0.08%      0.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                542      0.16%      1.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                468      0.14%      1.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                217      0.06%      1.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                246      0.07%      1.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                192      0.06%      1.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                133      0.04%      1.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                908      0.27%      1.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               4331      1.29%      3.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                145      0.04%      3.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                120      0.04%      3.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                198      0.06%      3.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 91      0.03%      3.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               290      0.09%      3.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               323883     96.73%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              8072000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   334822                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        16012                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.177492                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.397164                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             13213     82.52%     82.52% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2781     17.37%     99.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 8      0.05%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.01%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 4      0.02%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 2      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         16012                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        16012                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            16012    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        16012                       # Outstanding write transactions
system.Hmon.readTransHist::samples              16012                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             20.153323                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            19.329087                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             8.403756                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                  2868     17.91%     17.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                12948     80.86%     98.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                  134      0.84%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                   19      0.12%     99.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    9      0.06%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   11      0.07%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   4      0.02%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  2      0.01%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  0      0.00%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  1      0.01%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  2      0.01%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  1      0.01%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  7      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  5      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                16012                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             16012                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.756620                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.417270                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                 13738     85.80%     85.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1804     11.27%     97.06% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   189      1.18%     98.25% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                   120      0.75%     98.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    75      0.47%     99.46% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  42      0.26%     99.73% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  21      0.13%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  17      0.11%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   4      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               16012                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    31284271                       # DTB read hits
system.cpu0.dtb.read_misses                      1712                       # DTB read misses
system.cpu0.dtb.write_hits                     322441                       # DTB write hits
system.cpu0.dtb.write_misses                       17                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                31285983                       # DTB read accesses
system.cpu0.dtb.write_accesses                 322458                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         31606712                       # DTB hits
system.cpu0.dtb.misses                           1729                       # DTB misses
system.cpu0.dtb.accesses                     31608441                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   120087871                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               120087871                       # ITB inst accesses
system.cpu0.itb.hits                        120087871                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    120087871                       # DTB accesses
system.cpu0.numCycles                       320196715                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  119955072                       # Number of instructions committed
system.cpu0.committedOps                    120202048                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             89062616                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      83143                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     20798824                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    89062616                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads          105615271                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          57677290                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           454479362                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           88518535                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     31607774                       # number of memory refs
system.cpu0.num_load_insts                   31284837                       # Number of load instructions
system.cpu0.num_store_insts                    322937                       # Number of store instructions
system.cpu0.num_idle_cycles              77612.256087                       # Number of idle cycles
system.cpu0.num_busy_cycles              320119102.743913                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999758                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000242                       # Percentage of idle cycles
system.cpu0.Branches                         26047925                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 88595226     73.70%     73.70% # Class of executed instruction
system.cpu0.op_class::IntMult                     449      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.70% # Class of executed instruction
system.cpu0.op_class::MemRead                31284837     26.03%     99.73% # Class of executed instruction
system.cpu0.op_class::MemWrite                 322937      0.27%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 120203451                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1790                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          120320595                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1790                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         67218.209497                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240177532                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240177532                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    120086081                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      120086081                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    120086081                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       120086081                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    120086081                       # number of overall hits
system.cpu0.icache.overall_hits::total      120086081                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1790                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1790                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1790                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1790                       # number of overall misses
system.cpu0.icache.overall_misses::total         1790                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    133184912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    133184912                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    133184912                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    133184912                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    133184912                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    133184912                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    120087871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    120087871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    120087871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    120087871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    120087871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    120087871                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 74404.978771                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74404.978771                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 74404.978771                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74404.978771                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 74404.978771                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74404.978771                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1790                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1790                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1790                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1790                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    129345088                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    129345088                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    129345088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    129345088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    129345088                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    129345088                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 72259.825698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72259.825698                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 72259.825698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72259.825698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 72259.825698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72259.825698                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               175                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             2372                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          249.855538                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           31571095                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         13309.905143                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   249.855538                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.975998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         63393749                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        63393749                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     31103187                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31103187                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       303495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        303495                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          233                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        10818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        10818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          134                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          134                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     31406682                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        31406682                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     31406915                       # number of overall hits
system.cpu0.dcache.overall_hits::total       31406915                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       154448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154448                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        13594                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13594                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           44                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        15503                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15503                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         5196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5196                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       168042                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        168042                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       168086                       # number of overall misses
system.cpu0.dcache.overall_misses::total       168086                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   6366577262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6366577262                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    627343823                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    627343823                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    710342239                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    710342239                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      4893500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4893500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     23717500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     23717500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   6993921085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6993921085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   6993921085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6993921085                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     31257635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31257635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       317089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       317089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        26321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        26321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         5330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     31574724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31574724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     31575001                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31575001                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.004941                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004941                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.042871                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042871                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.158845                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.158845                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.588997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.588997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.974859                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.974859                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.005322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.005323                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005323                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 41221.493720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41221.493720                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46148.581948                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46148.581948                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 45819.663226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45819.663226                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data   941.782140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   941.782140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 41620.077629                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41620.077629                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 41609.182710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41609.182710                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          273                       # number of writebacks
system.cpu0.dcache.writebacks::total              273                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       154448                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       154448                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        13594                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        13594                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           44                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        15463                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15463                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         5195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       168042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       168042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       168086                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       168086                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   5956006702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5956006702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    597717143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    597717143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2056000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2056000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    669543761                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    669543761                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      4655500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4655500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     13565500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     13565500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   6553723845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6553723845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   6555779845                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6555779845                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1377981                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1377981                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       586000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       586000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1963981                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1963981                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.042871                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042871                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.158845                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.158845                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.587478                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.587478                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.974672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.974672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.005322                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005322                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.005323                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005323                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 38563.184386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38563.184386                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 43969.188098                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43969.188098                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 46727.272727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 46727.272727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 43299.732329                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43299.732329                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data   896.150144                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total   896.150144                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 39000.510854                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39000.510854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 39002.533495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39002.533495                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             62918                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    30114410                       # DTB read hits
system.cpu1.dtb.read_misses                     67123                       # DTB read misses
system.cpu1.dtb.write_hits                     664703                       # DTB write hits
system.cpu1.dtb.write_misses                       50                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                30181533                       # DTB read accesses
system.cpu1.dtb.write_accesses                 664753                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         30779113                       # DTB hits
system.cpu1.dtb.misses                          67173                       # DTB misses
system.cpu1.dtb.accesses                     30846286                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115109947                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115109947                       # ITB inst accesses
system.cpu1.itb.hits                        115109947                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    115109947                       # DTB accesses
system.cpu1.numCycles                       320196464                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  114275477                       # Number of instructions committed
system.cpu1.committedOps                    114478300                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             85522008                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      73956                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     19388725                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    85522008                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads          103206040                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          56028420                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           433796673                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           82985730                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     30781365                       # number of memory refs
system.cpu1.num_load_insts                   30114898                       # Number of load instructions
system.cpu1.num_store_insts                    666467                       # Number of store instructions
system.cpu1.num_idle_cycles              61946.836677                       # Number of idle cycles
system.cpu1.num_busy_cycles              320134517.163323                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999807                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000193                       # Percentage of idle cycles
system.cpu1.Branches                         24277016                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 83699052     73.11%     73.11% # Class of executed instruction
system.cpu1.op_class::IntMult                     483      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.11% # Class of executed instruction
system.cpu1.op_class::MemRead                30114898     26.31%     99.42% # Class of executed instruction
system.cpu1.op_class::MemWrite                 666467      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 114480902                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      94                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2431                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          115322579                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2431                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         47438.329494                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        230222325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       230222325                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    115107516                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      115107516                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    115107516                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       115107516                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    115107516                       # number of overall hits
system.cpu1.icache.overall_hits::total      115107516                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2431                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2431                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2431                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2431                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2431                       # number of overall misses
system.cpu1.icache.overall_misses::total         2431                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     98117527                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     98117527                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     98117527                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     98117527                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     98117527                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     98117527                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    115109947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115109947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    115109947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115109947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    115109947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115109947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000021                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000021                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 40360.973673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40360.973673                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 40360.973673                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40360.973673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 40360.973673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40360.973673                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2431                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2431                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2431                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2431                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     92882473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     92882473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     92882473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     92882473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     92882473                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     92882473                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 38207.516660                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38207.516660                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 38207.516660                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38207.516660                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 38207.516660                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38207.516660                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               330                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            65402                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          253.940414                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           33111766                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            65402                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           506.280634                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   253.940414                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.991955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         61786293                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        61786293                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     29882892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       29882892                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       630743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        630743                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          114                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          114                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        10961                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10961                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          471                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     30513635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30513635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     30513749                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30513749                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       210698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       210698                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        27168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        27168                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           49                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           49                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         9650                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9650                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         6297                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6297                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       237866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        237866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       237915                       # number of overall misses
system.cpu1.dcache.overall_misses::total       237915                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   9634207537                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9634207537                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1297588431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1297588431                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    508959780                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    508959780                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data     98041500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     98041500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     39192000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     39192000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  10931795968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10931795968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  10931795968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10931795968                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     30093590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30093590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       657911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       657911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          163                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          163                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        20611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         6768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     30751501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30751501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     30751664                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30751664                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.007001                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007001                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.041294                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041294                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.300613                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.300613                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.468197                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.468197                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.930408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.930408                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.007735                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007735                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.007737                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007737                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45725.196903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45725.196903                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 47761.647195                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47761.647195                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 52741.946114                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52741.946114                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 15569.556932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15569.556932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45957.791227                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45957.791227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45948.325948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45948.325948                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2172                       # number of writebacks
system.cpu1.dcache.writebacks::total             2172                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           45                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           45                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       210698                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       210698                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        27168                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        27168                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           49                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           49                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         9605                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9605                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         6295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       237866                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       237866                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       237915                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       237915                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   9121181349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9121181349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1243238461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1243238461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2842007                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2842007                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    477659213                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    477659213                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data     94115500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     94115500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     30528000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     30528000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  10364419810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10364419810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  10367261817                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10367261817                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1588454                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1588454                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       624500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       624500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2212954                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2212954                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.007001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.041294                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041294                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.300613                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.300613                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.466013                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.466013                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.930112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.930112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.007735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.007737                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007737                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 43290.308161                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43290.308161                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 45761.132987                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45761.132987                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 58000.142857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 58000.142857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 49730.266840                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49730.266840                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 14950.833995                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14950.833995                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43572.514819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43572.514819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43575.486275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43575.486275                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             53905                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30165142                       # DTB read hits
system.cpu2.dtb.read_misses                      4816                       # DTB read misses
system.cpu2.dtb.write_hits                     341100                       # DTB write hits
system.cpu2.dtb.write_misses                       33                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30169958                       # DTB read accesses
system.cpu2.dtb.write_accesses                 341133                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         30506242                       # DTB hits
system.cpu2.dtb.misses                           4849                       # DTB misses
system.cpu2.dtb.accesses                     30511091                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   115777348                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               115777348                       # ITB inst accesses
system.cpu2.itb.hits                        115777348                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    115777348                       # DTB accesses
system.cpu2.numCycles                       320199424                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  115611106                       # Number of instructions committed
system.cpu2.committedOps                    115858412                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             85883546                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                      82899                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     20024453                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    85883546                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          101959375                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          55646828                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           438090434                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           85248409                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     30507296                       # number of memory refs
system.cpu2.num_load_insts                   30165636                       # Number of load instructions
system.cpu2.num_store_insts                    341660                       # Number of store instructions
system.cpu2.num_idle_cycles              88225.324580                       # Number of idle cycles
system.cpu2.num_busy_cycles              320111198.675420                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999724                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000276                       # Percentage of idle cycles
system.cpu2.Branches                         25079918                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 85352023     73.67%     73.67% # Class of executed instruction
system.cpu2.op_class::IntMult                     442      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.67% # Class of executed instruction
system.cpu2.op_class::MemRead                30165636     26.04%     99.71% # Class of executed instruction
system.cpu2.op_class::MemWrite                 341660      0.29%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 115859770                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     114                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1800                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          115970437                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1800                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         64428.020556                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        231556496                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       231556496                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    115775548                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      115775548                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    115775548                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       115775548                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    115775548                       # number of overall hits
system.cpu2.icache.overall_hits::total      115775548                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1800                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1800                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1800                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1800                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1800                       # number of overall misses
system.cpu2.icache.overall_misses::total         1800                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    135713401                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    135713401                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    135713401                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    135713401                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    135713401                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    135713401                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    115777348                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    115777348                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    115777348                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    115777348                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    115777348                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    115777348                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 75396.333889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75396.333889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 75396.333889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75396.333889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 75396.333889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75396.333889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1800                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1800                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1800                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1800                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    131837599                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    131837599                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    131837599                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    131837599                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    131837599                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    131837599                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 73243.110556                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73243.110556                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 73243.110556                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73243.110556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 73243.110556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73243.110556                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               204                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             5655                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          250.880530                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15824894                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5655                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2798.389744                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   250.880530                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.980002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         61345545                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        61345545                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     29831589                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29831589                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       318263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        318263                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          130                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          130                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        10846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10846                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          174                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     30149852                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30149852                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     30149982                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30149982                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       307007                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       307007                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        17404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        17404                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           36                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        15497                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15497                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         5229                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5229                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       324411                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        324411                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       324447                       # number of overall misses
system.cpu2.dcache.overall_misses::total       324447                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  12064689069                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12064689069                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    623002419                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    623002419                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    708186821                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    708186821                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      7779000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7779000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     23744999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     23744999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  12687691488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12687691488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  12687691488                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12687691488                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     30138596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30138596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       335667                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       335667                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          166                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          166                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        26343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        26343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         5403                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5403                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     30474263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     30474263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     30474429                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     30474429                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.010187                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010187                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.051849                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051849                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.216867                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.216867                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.588278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.588278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.967796                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.967796                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.010645                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010645                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.010647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010647                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 39297.765422                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39297.765422                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 35796.507642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35796.507642                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 45698.317158                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45698.317158                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  1487.664945                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1487.664945                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 39109.929959                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39109.929959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 39105.590398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39105.590398                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          497                       # number of writebacks
system.cpu2.dcache.writebacks::total              497                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           29                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       307007                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       307007                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        17404                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17404                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           36                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        15468                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        15468                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         5223                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5223                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       324411                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       324411                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       324447                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       324447                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  11260056857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11260056857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    587735501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    587735501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1590009                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1590009                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    668562170                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    668562170                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      7429000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7429000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     13648001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     13648001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  11847792358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11847792358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  11849382367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11849382367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1310482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1310482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       511000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       511000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1821482                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1821482                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.010187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.051849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.051849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.216867                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.216867                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.587177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.587177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.966685                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.966685                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.010645                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010645                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.010647                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010647                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 36676.873351                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36676.873351                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 33770.139106                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33770.139106                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 44166.916667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 44166.916667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 43222.276312                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43222.276312                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  1422.362627                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1422.362627                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 36520.932885                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36520.932885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 36521.781268                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36521.781268                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             50376                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    26551514                       # DTB read hits
system.cpu3.dtb.read_misses                    220740                       # DTB read misses
system.cpu3.dtb.write_hits                    1598718                       # DTB write hits
system.cpu3.dtb.write_misses                       59                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                26772254                       # DTB read accesses
system.cpu3.dtb.write_accesses                1598777                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         28150232                       # DTB hits
system.cpu3.dtb.misses                         220799                       # DTB misses
system.cpu3.dtb.accesses                     28371031                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   100480394                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               100480394                       # ITB inst accesses
system.cpu3.itb.hits                        100480394                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    100480394                       # DTB accesses
system.cpu3.numCycles                       320208267                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   97937421                       # Number of instructions committed
system.cpu3.committedOps                     98187238                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             75154535                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      86293                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     15568703                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    75154535                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           95452917                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          50816637                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           374231372                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           67848284                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     28155671                       # number of memory refs
system.cpu3.num_load_insts                   26552110                       # Number of load instructions
system.cpu3.num_store_insts                   1603561                       # Number of store instructions
system.cpu3.num_idle_cycles              94491.034322                       # Number of idle cycles
system.cpu3.num_busy_cycles              320113775.965678                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999705                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000295                       # Percentage of idle cycles
system.cpu3.Branches                         19498060                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 70036886     71.33%     71.33% # Class of executed instruction
system.cpu3.op_class::IntMult                     593      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     71.33% # Class of executed instruction
system.cpu3.op_class::MemRead                26552110     27.04%     98.37% # Class of executed instruction
system.cpu3.op_class::MemWrite                1603561      1.63%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  98193152                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     188                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3606                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          100649137                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3606                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         27911.574321                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        200964394                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       200964394                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    100476788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      100476788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    100476788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       100476788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    100476788                       # number of overall hits
system.cpu3.icache.overall_hits::total      100476788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3606                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3606                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3606                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3606                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3606                       # number of overall misses
system.cpu3.icache.overall_misses::total         3606                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    134899491                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    134899491                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    134899491                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    134899491                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    134899491                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    134899491                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    100480394                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    100480394                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    100480394                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    100480394                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    100480394                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    100480394                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 37409.731281                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 37409.731281                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 37409.731281                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 37409.731281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 37409.731281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 37409.731281                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3606                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3606                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3606                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3606                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3606                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3606                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    127297509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    127297509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    127297509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    127297509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    127297509                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    127297509                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 35301.583195                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 35301.583195                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 35301.583195                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 35301.583195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 35301.583195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 35301.583195                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               291                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           211325                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.459421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27119327                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           211325                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           128.329951                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.459421                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.993982                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993982                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         56719283                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        56719283                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     26133550                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26133550                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1510288                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1510288                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          117                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        14439                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        14439                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1190                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1190                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     27643838                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        27643838                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     27643955                       # number of overall hits
system.cpu3.dcache.overall_hits::total       27643955                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       394239                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       394239                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        78707                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        78707                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           65                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           65                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         9056                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9056                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         8488                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8488                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       472946                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        472946                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       473011                       # number of overall misses
system.cpu3.dcache.overall_misses::total       473011                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  19019883140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19019883140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   4256332986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4256332986                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    399946867                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    399946867                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    316814000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    316814000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     16179000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     16179000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  23276216126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23276216126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  23276216126                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23276216126                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     26527789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     26527789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1588995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1588995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        23495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        23495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         9678                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9678                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     28116784                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     28116784                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     28116966                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     28116966                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.014861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014861                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.049533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049533                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.357143                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.357143                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.385444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.385444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.877041                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.877041                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.016821                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016821                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.016823                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016823                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 48244.549981                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 48244.549981                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 54078.201253                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54078.201253                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 44163.744148                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44163.744148                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 37324.929312                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 37324.929312                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 49215.377921                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49215.377921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 49208.614865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49208.614865                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6065                       # number of writebacks
system.cpu3.dcache.writebacks::total             6065                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           62                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       394239                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       394239                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        78707                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        78707                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           65                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           65                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         8994                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8994                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         8479                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8479                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       472946                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       472946                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       473011                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       473011                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  18116028702                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18116028702                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   4095393928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4095393928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      4212508                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4212508                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    372980625                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    372980625                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    304282000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    304282000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     11753000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     11753000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  22211422630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22211422630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  22215635138                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  22215635138                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1625942                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1625942                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       575000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       575000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2200942                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2200942                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.014861                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.014861                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.049533                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049533                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.357143                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.382805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.382805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.876111                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.876111                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.016821                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016821                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.016823                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016823                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 45951.893907                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45951.893907                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 52033.414156                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52033.414156                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 64807.815385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 64807.815385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 41469.938292                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41469.938292                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 35886.543224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 35886.543224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 46963.971849                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46963.971849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 46966.423906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46966.423906                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             81092                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    27778057                       # DTB read hits
system.cpu4.dtb.read_misses                    148532                       # DTB read misses
system.cpu4.dtb.write_hits                    1175066                       # DTB write hits
system.cpu4.dtb.write_misses                       52                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                27926589                       # DTB read accesses
system.cpu4.dtb.write_accesses                1175118                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         28953123                       # DTB hits
system.cpu4.dtb.misses                         148584                       # DTB misses
system.cpu4.dtb.accesses                     29101707                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   105663785                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               105663785                       # ITB inst accesses
system.cpu4.itb.hits                        105663785                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                    105663785                       # DTB accesses
system.cpu4.numCycles                       320217416                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  103917551                       # Number of instructions committed
system.cpu4.committedOps                    104165052                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             78789795                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                      85068                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     17072946                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    78789795                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           97674841                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          52459803                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           395846633                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           73723340                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     28957358                       # number of memory refs
system.cpu4.num_load_insts                   27778639                       # Number of load instructions
system.cpu4.num_store_insts                   1178719                       # Number of store instructions
system.cpu4.num_idle_cycles              89722.190413                       # Number of idle cycles
system.cpu4.num_busy_cycles              320127693.809587                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999720                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000280                       # Percentage of idle cycles
system.cpu4.Branches                         21382251                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 75211773     72.20%     72.20% # Class of executed instruction
system.cpu4.op_class::IntMult                     540      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::MemRead                27778639     26.67%     98.87% # Class of executed instruction
system.cpu4.op_class::MemWrite                1178719      1.13%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 104169673                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     165                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2977                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          105813123                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2977                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         35543.541485                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        211330547                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       211330547                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    105660808                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      105660808                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    105660808                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       105660808                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    105660808                       # number of overall hits
system.cpu4.icache.overall_hits::total      105660808                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2977                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2977                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2977                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2977                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2977                       # number of overall misses
system.cpu4.icache.overall_misses::total         2977                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    109327919                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    109327919                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    109327919                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    109327919                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    109327919                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    109327919                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    105663785                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    105663785                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    105663785                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    105663785                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    105663785                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    105663785                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000028                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000028                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 36724.191804                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 36724.191804                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 36724.191804                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 36724.191804                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 36724.191804                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 36724.191804                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2977                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2977                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2977                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2977                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2977                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2977                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    102944081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    102944081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    102944081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    102944081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    102944081                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    102944081                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 34579.805509                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 34579.805509                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 34579.805509                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 34579.805509                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 34579.805509                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 34579.805509                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               325                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           144490                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          254.188035                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           25668855                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           144490                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           177.651429                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   254.188035                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.992922                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.992922                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         58279552                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        58279552                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     27405155                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27405155                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1108946                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1108946                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          105                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        13225                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13225                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          803                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          803                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     28514101                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        28514101                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     28514206                       # number of overall hits
system.cpu4.dcache.overall_hits::total       28514206                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       348258                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       348258                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        57910                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        57910                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           56                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data        11212                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        11212                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         7373                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         7373                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       406168                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        406168                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       406224                       # number of overall misses
system.cpu4.dcache.overall_misses::total       406224                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  16248531154                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  16248531154                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   3096714569                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3096714569                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    503211867                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    503211867                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    212424499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    212424499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data     22850500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     22850500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  19345245723                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19345245723                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  19345245723                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19345245723                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     27753413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     27753413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1166856                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1166856                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        24437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        24437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         8176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     28920269                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     28920269                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     28920430                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     28920430                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.012548                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012548                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.049629                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.049629                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.347826                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.347826                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.458812                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.458812                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.901786                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.901786                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.014044                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.014044                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.014046                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.014046                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 46656.591246                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 46656.591246                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 53474.608341                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 53474.608341                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 44881.543614                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44881.543614                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 28811.135087                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 28811.135087                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 47628.680061                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 47628.680061                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 47622.114210                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 47622.114210                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3739                       # number of writebacks
system.cpu4.dcache.writebacks::total             3739                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           51                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           51                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       348258                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       348258                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        57910                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        57910                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           56                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data        11161                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        11161                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         7369                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         7369                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       406168                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       406168                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       406224                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       406224                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  15413475686                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  15413475686                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2978858333                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2978858333                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3794007                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3794007                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    470427126                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    470427126                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    204023501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    204023501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data     16512500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     16512500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  18392334019                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  18392334019                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  18396128026                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  18396128026                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1640954                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1640954                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       540000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       540000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2180954                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2180954                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.012548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.012548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.049629                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.049629                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.347826                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.347826                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.456725                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.456725                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.901296                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.901296                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.014044                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014044                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.014046                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014046                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 44258.784252                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 44258.784252                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 51439.446261                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 51439.446261                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 67750.125000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 67750.125000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 42149.191470                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42149.191470                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 27686.728321                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 27686.728321                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 45282.577699                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 45282.577699                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 45285.674963                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 45285.674963                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            101420                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    28297447                       # DTB read hits
system.cpu5.dtb.read_misses                    118408                       # DTB read misses
system.cpu5.dtb.write_hits                    1002761                       # DTB write hits
system.cpu5.dtb.write_misses                       50                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                28415855                       # DTB read accesses
system.cpu5.dtb.write_accesses                1002811                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         29300208                       # DTB hits
system.cpu5.dtb.misses                         118458                       # DTB misses
system.cpu5.dtb.accesses                     29418666                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   107862544                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               107862544                       # ITB inst accesses
system.cpu5.itb.hits                        107862544                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                    107862544                       # DTB accesses
system.cpu5.numCycles                       320225916                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  106445820                       # Number of instructions committed
system.cpu5.committedOps                    106694637                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             80337868                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      84873                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     17703606                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    80337868                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           98653865                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          53169632                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           404994626                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           76193023                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     29304002                       # number of memory refs
system.cpu5.num_load_insts                   28298011                       # Number of load instructions
system.cpu5.num_store_insts                   1005991                       # Number of store instructions
system.cpu5.num_idle_cycles              95367.220224                       # Number of idle cycles
system.cpu5.num_busy_cycles              320130548.779776                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999702                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000298                       # Percentage of idle cycles
system.cpu5.Branches                         22172541                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 77394267     72.54%     72.54% # Class of executed instruction
system.cpu5.op_class::IntMult                     535      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.54% # Class of executed instruction
system.cpu5.op_class::MemRead                28298011     26.52%     99.06% # Class of executed instruction
system.cpu5.op_class::MemWrite                1005991      0.94%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 106698806                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     222                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2905                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          107959439                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2905                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         37163.318072                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        215727993                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       215727993                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    107859639                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      107859639                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    107859639                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       107859639                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    107859639                       # number of overall hits
system.cpu5.icache.overall_hits::total      107859639                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2905                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2905                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2905                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2905                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2905                       # number of overall misses
system.cpu5.icache.overall_misses::total         2905                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    109739528                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    109739528                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    109739528                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    109739528                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    109739528                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    109739528                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    107862544                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    107862544                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    107862544                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    107862544                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    107862544                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    107862544                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000027                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000027                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 37776.085370                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 37776.085370                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 37776.085370                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 37776.085370                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 37776.085370                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 37776.085370                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2905                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2905                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2905                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2905                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2905                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2905                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    103555472                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    103555472                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    103555472                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    103555472                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    103555472                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    103555472                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 35647.322547                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 35647.322547                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 35647.322547                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 35647.322547                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 35647.322547                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 35647.322547                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               288                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           113934                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          254.102020                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           26097842                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           113934                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           229.061053                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   254.102020                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.992586                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.992586                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         58952249                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        58952249                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     27945785                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       27945785                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       946006                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        946006                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          102                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          102                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        12821                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        12821                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          759                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          759                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     28891791                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        28891791                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     28891893                       # number of overall hits
system.cpu5.dcache.overall_hits::total       28891893                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       326448                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       326448                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        48994                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        48994                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           52                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data        12193                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        12193                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         6961                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         6961                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       375442                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        375442                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       375494                       # number of overall misses
system.cpu5.dcache.overall_misses::total       375494                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  15017227494                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15017227494                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2600144678                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2600144678                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    548367033                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    548367033                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    170917500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    170917500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data     25633500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     25633500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  17617372172                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17617372172                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  17617372172                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17617372172                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     28272233                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     28272233                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       995000                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       995000                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          154                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          154                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        25014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        25014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         7720                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7720                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     29267233                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     29267233                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     29267387                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     29267387                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.011547                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.011547                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.049240                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.049240                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.337662                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.337662                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.487447                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.487447                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.901684                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.901684                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.012828                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012828                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.012830                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012830                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 46001.897680                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 46001.897680                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 53070.675552                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 53070.675552                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 44973.922168                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 44973.922168                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 24553.584255                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 24553.584255                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 46924.350957                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 46924.350957                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 46917.852674                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 46917.852674                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3569                       # number of writebacks
system.cpu5.dcache.writebacks::total             3569                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           48                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       326448                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       326448                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        48994                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        48994                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           52                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data        12145                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        12145                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         6956                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6956                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       375442                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       375442                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       375494                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       375494                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  14221331360                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  14221331360                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2500029202                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2500029202                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3321008                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3321008                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    513303959                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    513303959                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    164127500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    164127500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data     18511500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     18511500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  16721360562                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  16721360562                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  16724681570                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  16724681570                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1587949                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1587949                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       526000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       526000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      2113949                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2113949                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.011547                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011547                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.049240                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.049240                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.337662                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.337662                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.485528                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.485528                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.901036                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.901036                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.012828                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.012828                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.012830                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.012830                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 43563.848944                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 43563.848944                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 51027.252357                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 51027.252357                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 63865.538462                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 63865.538462                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 42264.632277                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42264.632277                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 23595.097757                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 23595.097757                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 44537.799612                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 44537.799612                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 44540.476199                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 44540.476199                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            103610                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    28324534                       # DTB read hits
system.cpu6.dtb.read_misses                    116746                       # DTB read misses
system.cpu6.dtb.write_hits                     995834                       # DTB write hits
system.cpu6.dtb.write_misses                       50                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                28441280                       # DTB read accesses
system.cpu6.dtb.write_accesses                 995884                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         29320368                       # DTB hits
system.cpu6.dtb.misses                         116796                       # DTB misses
system.cpu6.dtb.accesses                     29437164                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   107980191                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               107980203                       # ITB inst accesses
system.cpu6.itb.hits                        107980191                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                    107980203                       # DTB accesses
system.cpu6.numCycles                       320234801                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  106583861                       # Number of instructions committed
system.cpu6.committedOps                    106833805                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             80423409                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      85147                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     17738443                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    80423409                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           98713248                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          53206469                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           405494126                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           76325783                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     29324269                       # number of memory refs
system.cpu6.num_load_insts                   28325196                       # Number of load instructions
system.cpu6.num_store_insts                    999073                       # Number of store instructions
system.cpu6.num_idle_cycles              88465.217517                       # Number of idle cycles
system.cpu6.num_busy_cycles              320146335.782483                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999724                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000276                       # Percentage of idle cycles
system.cpu6.Branches                         22216072                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 77513268     72.55%     72.55% # Class of executed instruction
system.cpu6.op_class::IntMult                     543      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     72.55% # Class of executed instruction
system.cpu6.op_class::MemRead                28325196     26.51%     99.06% # Class of executed instruction
system.cpu6.op_class::MemWrite                 999073      0.94%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 106838088                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     249                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             2907                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          108030686                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2907                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         37162.258686                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        215963289                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       215963289                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst    107977284                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      107977284                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst    107977284                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       107977284                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst    107977284                       # number of overall hits
system.cpu6.icache.overall_hits::total      107977284                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         2907                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2907                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         2907                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2907                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         2907                       # number of overall misses
system.cpu6.icache.overall_misses::total         2907                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    103778029                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    103778029                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    103778029                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    103778029                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    103778029                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    103778029                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst    107980191                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    107980191                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst    107980191                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    107980191                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst    107980191                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    107980191                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000027                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000027                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 35699.356381                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 35699.356381                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 35699.356381                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 35699.356381                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 35699.356381                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 35699.356381                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         2907                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2907                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         2907                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2907                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         2907                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2907                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     97626971                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     97626971                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     97626971                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     97626971                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     97626971                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     97626971                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 33583.409357                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 33583.409357                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 33583.409357                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 33583.409357                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 33583.409357                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 33583.409357                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               260                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements           113610                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          254.007807                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           26503119                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           113610                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           233.281569                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4617582886500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   254.007807                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.992218                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.992218                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         58992763                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        58992763                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     27972501                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       27972501                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       939680                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        939680                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          160                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          160                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        12876                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12876                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data          803                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          803                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     28912181                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        28912181                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     28912341                       # number of overall hits
system.cpu6.dcache.overall_hits::total       28912341                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       326670                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       326670                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        48381                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        48381                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           50                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data        12231                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        12231                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         6928                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6928                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       375051                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        375051                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       375101                       # number of overall misses
system.cpu6.dcache.overall_misses::total       375101                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  14963154647                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14963154647                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   2564424443                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2564424443                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    552164690                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    552164690                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    168186999                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    168186999                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data     25835000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     25835000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  17527579090                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  17527579090                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  17527579090                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  17527579090                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     28299171                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     28299171                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       988061                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       988061                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        25107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        25107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         7731                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7731                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     29287232                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     29287232                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     29287442                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     29287442                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.011543                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011543                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.048966                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.048966                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.238095                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.238095                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.487155                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.487155                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.896132                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.896132                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.012806                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012806                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.012808                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012808                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 45805.108051                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45805.108051                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 53004.783758                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 53004.783758                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 45144.688905                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 45144.688905                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 24276.414405                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 24276.414405                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 46733.855102                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 46733.855102                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 46727.625600                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 46727.625600                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3314                       # number of writebacks
system.cpu6.dcache.writebacks::total             3314                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           47                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       326670                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       326670                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        48381                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        48381                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           50                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data        12184                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        12184                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         6924                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6924                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       375051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       375051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       375101                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       375101                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  14161339189                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14161339189                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   2465476427                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2465476427                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      3461504                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      3461504                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data    516832806                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    516832806                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    161498001                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    161498001                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data     18675000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     18675000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  16626815616                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  16626815616                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  16630277120                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  16630277120                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      1605454                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      1605454                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       989500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       989500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      2594954                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      2594954                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.011543                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011543                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.048966                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.048966                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.485283                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.485283                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.895615                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.895615                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.012806                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.012806                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.012808                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.012808                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 43350.595981                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 43350.595981                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 50959.600401                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 50959.600401                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 69230.080000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 69230.080000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 42418.976198                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42418.976198                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 23324.379116                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 23324.379116                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 44332.145804                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 44332.145804                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 44335.464635                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 44335.464635                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            108971                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    28394952                       # DTB read hits
system.cpu7.dtb.read_misses                    112233                       # DTB read misses
system.cpu7.dtb.write_hits                     974112                       # DTB write hits
system.cpu7.dtb.write_misses                       63                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                28507185                       # DTB read accesses
system.cpu7.dtb.write_accesses                 974175                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         29369064                       # DTB hits
system.cpu7.dtb.misses                         112296                       # DTB misses
system.cpu7.dtb.accesses                     29481360                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   108277611                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               108277614                       # ITB inst accesses
system.cpu7.itb.hits                        108277611                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                    108277614                       # DTB accesses
system.cpu7.numCycles                       320249532                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  106922172                       # Number of instructions committed
system.cpu7.committedOps                    107176048                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             80635910                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                      85693                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     17821951                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    80635910                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads           98855863                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          53308065                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           406730617                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           76652761                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     29372457                       # number of memory refs
system.cpu7.num_load_insts                   28395598                       # Number of load instructions
system.cpu7.num_store_insts                    976859                       # Number of store instructions
system.cpu7.num_idle_cycles               7945.012447                       # Number of idle cycles
system.cpu7.num_busy_cycles              320241586.987553                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999975                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000025                       # Percentage of idle cycles
system.cpu7.Branches                         22321354                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 77806876     72.59%     72.59% # Class of executed instruction
system.cpu7.op_class::IntMult                     517      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                11      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     72.60% # Class of executed instruction
system.cpu7.op_class::MemRead                28395598     26.49%     99.09% # Class of executed instruction
system.cpu7.op_class::MemWrite                 976859      0.91%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 107179862                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             3196                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          108275440                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3196                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         33878.423029                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        216558418                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       216558418                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst    108274415                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      108274415                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst    108274415                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       108274415                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst    108274415                       # number of overall hits
system.cpu7.icache.overall_hits::total      108274415                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         3196                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3196                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         3196                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3196                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         3196                       # number of overall misses
system.cpu7.icache.overall_misses::total         3196                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    122031656                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    122031656                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    122031656                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    122031656                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    122031656                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    122031656                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst    108277611                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    108277611                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst    108277611                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    108277611                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst    108277611                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    108277611                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000030                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000030                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 38182.620776                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 38182.620776                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 38182.620776                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 38182.620776                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 38182.620776                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 38182.620776                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         3196                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3196                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         3196                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3196                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         3196                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3196                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    115334344                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    115334344                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    115334344                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    115334344                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    115334344                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    115334344                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 36087.091364                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 36087.091364                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 36087.091364                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 36087.091364                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 36087.091364                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 36087.091364                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               284                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements           108106                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          254.177272                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           29165575                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           108106                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           269.786830                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   254.177272                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.992880                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.992880                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         59085552                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        59085552                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     28047637                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       28047637                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       919104                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        919104                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          157                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          157                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        12652                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12652                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          853                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          853                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     28966741                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        28966741                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     28966898                       # number of overall hits
system.cpu7.dcache.overall_hits::total       28966898                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       322081                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       322081                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        47287                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        47287                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           47                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data        12330                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        12330                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         6847                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         6847                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       369368                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        369368                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       369415                       # number of overall misses
system.cpu7.dcache.overall_misses::total       369415                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  14808284718                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14808284718                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   2507754959                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2507754959                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    556501480                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    556501480                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    162194500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    162194500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data     25948000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     25948000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  17316039677                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  17316039677                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  17316039677                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  17316039677                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     28369718                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     28369718                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       966391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       966391                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        24982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        24982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         7700                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7700                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     29336109                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     29336109                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     29336313                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     29336313                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.011353                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.011353                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.048932                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.048932                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.230392                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.230392                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.493555                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.493555                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.889221                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.889221                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.012591                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012591                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.012592                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012592                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 45976.896240                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 45976.896240                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 53032.650813                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 53032.650813                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 45133.939984                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 45133.939984                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23688.403680                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23688.403680                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 46880.183657                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 46880.183657                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 46874.219176                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 46874.219176                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         3391                       # number of writebacks
system.cpu7.dcache.writebacks::total             3391                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           45                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           45                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       322081                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       322081                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        47287                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        47287                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           47                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data        12285                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        12285                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         6847                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6847                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       369368                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       369368                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       369415                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       369415                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  14019760144                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14019760144                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   2410997909                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2410997909                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      2646500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      2646500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data    521701020                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    521701020                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    155738500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    155738500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data     18710000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     18710000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  16430758053                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  16430758053                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  16433404553                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  16433404553                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1679463                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1679463                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       599500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       599500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      2278963                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2278963                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.011353                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011353                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.048932                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.048932                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.230392                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.230392                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.491754                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.491754                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.889221                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.889221                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.012591                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.012591                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.012592                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.012592                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 43528.678016                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 43528.678016                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 50986.484848                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 50986.484848                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 56308.510638                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 56308.510638                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 42466.505495                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42466.505495                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 22745.508982                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 22745.508982                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 44483.436716                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 44483.436716                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 44484.941199                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 44484.941199                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            105899                       # Number of times sendTimingReq failed
sim_ticks.host 160124757000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1022908521.600000
system.mem_ctrls.total_actEnergy                       1198195891.199999
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -690057336.000000
system.mem_ctrls.total_preEnergy                       808306752.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5556537292.799997
system.mem_ctrls.total_readEnergy                       6647110579.199995
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -739947571.200000
system.mem_ctrls.total_writeEnergy                       780139330.560000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -913559703306.238159
system.mem_ctrls.total_refreshEnergy                       1000898517073.921509
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -281558944874.880066
system.mem_ctrls.total_actBackEnergy                       308638082272.320129
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -12616310275104.000000
system.mem_ctrls.total_preBackEnergy                       13822322612784.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.160125
system.cpu.totalNumCycles                       2561728535.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       603775.092267
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       655809687.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       273.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       182995137.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       230914925.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7095267.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       871648480.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       800131420.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       432313144.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       209.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       667072.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       655809687.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       273.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       881239706.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       15.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       881239691.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       21612.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       230712145.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       7015970.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       238775746.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       790684.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       2389849.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       339445.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       6131727
system.mem_ctrls.total_reads                       273523.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       12116.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       289826.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1910862.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       80859.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       272153.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
