{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663902694131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663902694132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 23:11:33 2022 " "Processing started: Thu Sep 22 23:11:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663902694132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902694132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl2_AntoinePhan_JakobRylo -c vhdl2_AntoinePhan_JakobRylo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl2_AntoinePhan_JakobRylo -c vhdl2_AntoinePhan_JakobRylo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902694132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663902694604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 3 1 " "Found 3 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_testbench-tb_struct " "Found design unit 1: MUX_testbench-tb_struct" {  } { { "testbench.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701095 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX_testbench-tb_behave " "Found design unit 2: MUX_testbench-tb_behave" {  } { { "testbench.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_testbench " "Found entity 1: MUX_testbench" {  } { { "testbench.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902701095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antoinephan_jakobrylo_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AntoinePhan_JakobRylo_comp " "Found entity 1: AntoinePhan_JakobRylo_comp" {  } { { "AntoinePhan_JakobRylo_comp.bdf" "" { Schematic "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902701100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_mux2to1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoinephan_jakobrylo_mux2to1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoinephan_jakobrylo_MUX2to1_structural-structural " "Found design unit 1: antoinephan_jakobrylo_MUX2to1_structural-structural" {  } { { "AntoinePhan_JakobRylo_MUX2to1_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701104 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoinephan_jakobrylo_MUX2to1_structural " "Found entity 1: antoinephan_jakobrylo_MUX2to1_structural" {  } { { "AntoinePhan_JakobRylo_MUX2to1_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902701104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_mux2to1_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoinephan_jakobrylo_mux2to1_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoinephan_jakobrylo_MUX2to1_behavioral-behavior " "Found design unit 1: antoinephan_jakobrylo_MUX2to1_behavioral-behavior" {  } { { "AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701109 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoinephan_jakobrylo_MUX2to1_behavioral " "Found entity 1: antoinephan_jakobrylo_MUX2to1_behavioral" {  } { { "AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663902701109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902701109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AntoinePhan_JakobRylo_MUX2to1_structural " "Elaborating entity \"AntoinePhan_JakobRylo_MUX2to1_structural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663902701148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663902702048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663902703146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663902703146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663902703528 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663902703528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663902703528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663902703528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663902703706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 23:11:43 2022 " "Processing ended: Thu Sep 22 23:11:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663902703706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663902703706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663902703706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663902703706 ""}
