---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AMDGPURegBankLegalizeRules.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/ADT/DenseMap.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/densemap-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/SmallVector.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h"
  isLocal="true" />
<IncludesListItem
  filePath="functional"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/amdgpu">llvm::AMDGPU</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/amdgpu/predicatemapping">PredicateMapping</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule">RegBankLegalizeRule</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode">SetOfRulesForOpcode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules">RegBankLegalizeRules</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/rulesetinitializer">RuleSetInitializer</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>&nbsp;&nbsp;&nbsp;RegBankLLTMapping(&#123;InvalidMapping&#125;, &#123;InvalidMapping&#125;)</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Defines

### InvMapping {#a6f6d3ea10ff3ed8cd1220fbfd27533f7}

<MemberDefinition
  prototype={<>#define InvMapping&nbsp;&nbsp;&nbsp;RegBankLLTMapping(&#123;InvalidMapping&#125;, &#123;InvalidMapping&#125;)</>}>

Definition at line <a href="#l00217">217</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-h">AMDGPURegBankLegalizeRules.h</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- AMDGPURegBankLegalizeRules --------------------------------&#42;- C++ -&#42;-==//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;AMDGPU&#95;AMDGPUREGBANKLEGALIZERULES&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;AMDGPU&#95;AMDGPUREGBANKLEGALIZERULES&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/densemap-h">llvm/ADT/DenseMap.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h">llvm/ADT/SmallVector.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;functional&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a>;</Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>;</Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a>;</Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a>;</Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keyword">typename</Highlight><Highlight kind="normal"> T&gt; </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/genericuniformityinfo">GenericUniformityInfo</a>;</Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keyword">typename</Highlight><Highlight kind="normal"> T&gt; </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/genericssacontext">GenericSSAContext</a>;</Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/#aa3536619df7a274f768c8692da492be1">MachineSSAContext</a> = <a href="/docs/api/classes/llvm/genericssacontext">GenericSSAContext&lt;MachineFunction&gt;</a>;</Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> = <a href="/docs/api/classes/llvm/genericuniformityinfo">GenericUniformityInfo&lt;MachineSSAContext&gt;</a>;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> &#123;</Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="comment">// IDs used to build predicate for RegBankLegalizeRule. Predicate can have one</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="comment">// or more IDs and each represents a check for &#39;uniform or divergent&#39; + LLT or</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="comment">// just LLT on register operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Most often checking one operand is enough to decide which RegBankLLTMapping</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="comment">// to apply (see Fast Rules), IDs are useful when two or more operands need to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="comment">// be checked.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> &#123;</Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>,</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// scalars</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9fd6d43097151f643d4c212315e145a9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9fd6d43097151f643d4c212315e145a9">S1</a>,</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a31b15cbedf64ec9894b8d52503e11de5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a31b15cbedf64ec9894b8d52503e11de5">S16</a>,</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>,</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f">S64</a>,</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>,</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420add4a306f664c8209ecf726d99b5704fd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420add4a306f664c8209ecf726d99b5704fd">UniS16</a>,</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>,</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4a917415d28aa004b6b5390d58c36401"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4a917415d28aa004b6b5390d58c36401">UniS64</a>,</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>,</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9b162f0022f1653589cf67c3b072f9cb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9b162f0022f1653589cf67c3b072f9cb">DivS32</a>,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4403259502320119000750de688b1afb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4403259502320119000750de688b1afb">DivS64</a>,</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// pointers</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed">P1</a>,</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af92b6003daf929bf36028443a9790150"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af92b6003daf929bf36028443a9790150">P3</a>,</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7f414452d83a1489f791f7164971019a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7f414452d83a1489f791f7164971019a">P4</a>,</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a42cbb5784c00f3dd0212fc7bfeebbe90"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a42cbb5784c00f3dd0212fc7bfeebbe90">P5</a>,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>,</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>,</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>,</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adbc949905d6ae3277cf6bc15a3306437"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adbc949905d6ae3277cf6bc15a3306437">UniP5</a>,</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2c1df13b184923afc2cb79b16c766f57"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2c1df13b184923afc2cb79b16c766f57">DivP1</a>,</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a0c598d889a1443817f7ef6dd2f87ea29"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a0c598d889a1443817f7ef6dd2f87ea29">DivP3</a>,</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ac6b534a26350aaeb0d0217c420def52b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ac6b534a26350aaeb0d0217c420def52b">DivP4</a>,</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae0af493134959f369c3c548209ce4e64"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae0af493134959f369c3c548209ce4e64">DivP5</a>,</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// vectors</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5fbc905296dca83c384025fce8052bf4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5fbc905296dca83c384025fce8052bf4">V2S16</a>,</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5833959e7b933effdfbedb000685d607"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5833959e7b933effdfbedb000685d607">V2S32</a>,</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a19efe828efa370fb35d0b20910cdc6fe"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a19efe828efa370fb35d0b20910cdc6fe">V3S32</a>,</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d">V4S32</a>,</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// B types</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>,</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c">B64</a>,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adf9dfb559cf5a7298951ba8d91c6d360"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adf9dfb559cf5a7298951ba8d91c6d360">B96</a>,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a8e33d0d9c111a50cb39e6060f712acc8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a8e33d0d9c111a50cb39e6060f712acc8">B128</a>,</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab48ec0d2d92413d06583513e710645fb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab48ec0d2d92413d06583513e710645fb">B256</a>,</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2df244739d83957ac71aebd10f256231"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2df244739d83957ac71aebd10f256231">B512</a>,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>,</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a439c9b575e412dbb0ac9f8e6179b4728"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a439c9b575e412dbb0ac9f8e6179b4728">UniB64</a>,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b">UniB96</a>,</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5010d1330cc47e215b31568774f805cd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5010d1330cc47e215b31568774f805cd">UniB128</a>,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>,</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1">DivB32</a>,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a74dc7cae50483b84b9d95948079daf40"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a74dc7cae50483b84b9d95948079daf40">DivB64</a>,</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6171405c4a2d6d5045aa9ee504b651e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6171405c4a2d6d5045aa9ee504b651e">DivB96</a>,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a1200c596b10f6b45bd8bb059219c4f12"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a1200c596b10f6b45bd8bb059219c4f12">DivB128</a>,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420acd02fd0cdd6fbc43d3761d3bbcae7f7a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420acd02fd0cdd6fbc43d3761d3bbcae7f7a">DivB256</a>,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3af22f245908c1446994d885848f46af"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3af22f245908c1446994d885848f46af">DivB512</a>,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal"></Highlight><Highlight kind="comment">// How to apply register bank on register operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal"></Highlight><Highlight kind="comment">// In most cases, this serves as a LLT and register bank assert.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Can change operands and insert copies, extends, truncs, and read-any-lanes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Anything more complicated requires LoweringMethod.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dc"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dc">RegBankLLTMappingApplyID</a> &#123;</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabaa88a84334ae5904d024bb985c15ba2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabaa88a84334ae5904d024bb985c15ba2">InvalidMapping</a>,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca26badaa8162c42e49ab3d5999a65f580"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca26badaa8162c42e49ab3d5999a65f580">IntrId</a>,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae71a5bce3c21304da97e1e5d3dab0ed3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae71a5bce3c21304da97e1e5d3dab0ed3">Imm</a>,</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>,</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// sgpr scalars, pointers, vectors and B-types</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca152e43abebb05d1b0d8856d01c17e488"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca152e43abebb05d1b0d8856d01c17e488">Sgpr16</a>,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab14bb58a8b905c6b5194f17ccc9b4877"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab14bb58a8b905c6b5194f17ccc9b4877">Sgpr64</a>,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca74a3a93e203357fddc16a866f46af38b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca74a3a93e203357fddc16a866f46af38b">SgprP1</a>,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcadc2a6054a110a79fdc0ef91b50cf15f1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcadc2a6054a110a79fdc0ef91b50cf15f1">SgprP3</a>,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca87964f52b4ff8f8762aa0f68fb36490a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca87964f52b4ff8f8762aa0f68fb36490a">SgprP5</a>,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca9da9b63817b975b16e2146f45e746227"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca9da9b63817b975b16e2146f45e746227">SgprV4S32</a>,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4b1ff196cc47b0dcb92d67a5a5a37165"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4b1ff196cc47b0dcb92d67a5a5a37165">SgprB64</a>,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca7cb70457b9a7f2d4e550cd18490aec03"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca7cb70457b9a7f2d4e550cd18490aec03">SgprB96</a>,</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac1eea52ac71dcfd4c916f32e1eedf4c1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac1eea52ac71dcfd4c916f32e1eedf4c1">SgprB128</a>,</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca8a3118ddf3eeb3aa68d372298dd66e6b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca8a3118ddf3eeb3aa68d372298dd66e6b">SgprB256</a>,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4d3a75d0f42b09bb2a6aaa8e29bd7f35"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4d3a75d0f42b09bb2a6aaa8e29bd7f35">SgprB512</a>,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// vgpr scalars, pointers, vectors and B-types</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac042ac321dadb1b230afaadeb4816057"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac042ac321dadb1b230afaadeb4816057">VgprP3</a>,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>,</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95600d5ac08bd4789e3aceb6e7939054"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95600d5ac08bd4789e3aceb6e7939054">VgprP5</a>,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>,</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3b3e22f9c912ea74f69e0ff0dd6de812"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3b3e22f9c912ea74f69e0ff0dd6de812">VgprB64</a>,</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca58aa67f7d2947a68f4d6f1ef09191af3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca58aa67f7d2947a68f4d6f1ef09191af3">VgprB96</a>,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa08bed67e7f3cbbeabdd5a8b7a09eeee"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa08bed67e7f3cbbeabdd5a8b7a09eeee">VgprB128</a>,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaadd1145675e4849c6bb045cabb65bf9d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaadd1145675e4849c6bb045cabb65bf9d">VgprB256</a>,</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1c31ddac461f4f6ffa33513650ca10b4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1c31ddac461f4f6ffa33513650ca10b4">VgprB512</a>,</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca17343bb745e934dcc1bcf450ff706ca5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca17343bb745e934dcc1bcf450ff706ca5">VgprV4S32</a>,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Dst only modifiers: read-any-lane and truncs</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcafa044f776f82a3c6275a148ad5fef896"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcafa044f776f82a3c6275a148ad5fef896">UniInVcc</a>,</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa8af1c3a9b1b0e0a977ee3f1a32b5a22"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa8af1c3a9b1b0e0a977ee3f1a32b5a22">UniInVgprS32</a>,</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab55475fbaf6c160e90a5029936664b6c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab55475fbaf6c160e90a5029936664b6c">UniInVgprV4S32</a>,</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>,</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca84fdde5852c07cadf1ccd9127387670b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca84fdde5852c07cadf1ccd9127387670b">UniInVgprB64</a>,</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca46ad4dab068c0a2531a7c05c4fc5aa99"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca46ad4dab068c0a2531a7c05c4fc5aa99">UniInVgprB96</a>,</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca19fe51078737b19c5a667a756aa1629b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca19fe51078737b19c5a667a756aa1629b">UniInVgprB128</a>,</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca696d170f169ad14b2536d2373ec41829"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca696d170f169ad14b2536d2373ec41829">UniInVgprB256</a>,</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4e7b2533f0aa894335ee546703e014bf"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4e7b2533f0aa894335ee546703e014bf">UniInVgprB512</a>,</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131">Sgpr32Trunc</a>,</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Src only modifiers: waterfalls, extends</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca832de20e9d87b94efdfc354458787573"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca832de20e9d87b94efdfc354458787573">Sgpr32AExt</a>,</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca59eb781daac7d3a0694f5d4d6af0cd26"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca59eb781daac7d3a0694f5d4d6af0cd26">Sgpr32AExtBoolInReg</a>,</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155" lineLink="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabb770ecb61a0f3d900d5f8dab5598664"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabb770ecb61a0f3d900d5f8dab5598664">Sgpr32SExt</a>,</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Instruction needs to be replaced with sequence of instructions. Lowering was</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal"></Highlight><Highlight kind="comment">// not done by legalizer since instructions is available in either sgpr or vgpr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal"></Highlight><Highlight kind="comment">// For example S64 AND is available on sgpr, for that reason S64 AND is legal in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal"></Highlight><Highlight kind="comment">// context of Legalizer that only checks LLT. But S64 AND is not available on</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal"></Highlight><Highlight kind="comment">// vgpr. Lower it to two S32 vgpr ANDs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0">LoweringMethodID</a> &#123;</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a843e6d9959a36713400d3649dff4ccb5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a843e6d9959a36713400d3649dff4ccb5">DoNotLower</a>,</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0afd81666d5ed77c2111bd783faa875198"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0afd81666d5ed77c2111bd783faa875198">UniExtToSel</a>,</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a725b926ea23c39c30c19e60233e8020b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a725b926ea23c39c30c19e60233e8020b">VgprToVccCopy</a>,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0ab1f9f4af76fd81ab378c91c4b00950b6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0ab1f9f4af76fd81ab378c91c4b00950b6">SplitTo32</a>,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a3edacf17439555cbba7826bdba8dac44"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a3edacf17439555cbba7826bdba8dac44">Ext32To64</a>,</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a9cffdde746ee4022f8e90107fe51f8d1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a9cffdde746ee4022f8e90107fe51f8d1">UniCstExt</a>,</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a25f529d266f0d999cd8a687aa220a2f4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a25f529d266f0d999cd8a687aa220a2f4">WidenLoad</a>,</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> &#123;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175" lineLink="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>,</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>,  </Highlight><Highlight kind="comment">// S16, S32, S64, V2S16</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177" lineLink="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14">StandardB</a>, </Highlight><Highlight kind="comment">// B32, B64, B96, B128</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178" lineLink="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a571f015306694174addcb54842a15ac7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a571f015306694174addcb54842a15ac7">Vector</a>,    </Highlight><Highlight kind="comment">// S32, V2S32, V3S32, V4S32</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181" lineLink="/docs/api/structs/llvm/amdgpu/regbanklltmapping"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a6faef83b6349e9d53a4c816cd468fef6">RegBankLLTMapping</a> &#123;</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182" lineLink="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a7a61a55768d62591ce1e7568064d5215"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;RegBankLLTMappingApplyID, 2&gt;</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a7a61a55768d62591ce1e7568064d5215">DstOpMapping</a>;</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183" lineLink="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a82f302eac56f69e29146affd3c29a02d"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;RegBankLLTMappingApplyID, 4&gt;</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a82f302eac56f69e29146affd3c29a02d">SrcOpMapping</a>;</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184" lineLink="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0">LoweringMethodID</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974">LoweringMethod</a>;</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a6faef83b6349e9d53a4c816cd468fef6">RegBankLLTMapping</a>(</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">      std::initializer&#95;list&lt;RegBankLLTMappingApplyID&gt; DstOpMappingList,</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">      std::initializer&#95;list&lt;RegBankLLTMappingApplyID&gt; SrcOpMappingList,</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0">LoweringMethodID</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974">LoweringMethod</a> = <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a843e6d9959a36713400d3649dff4ccb5">DoNotLower</a>);</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191" lineLink="/docs/api/structs/llvm/amdgpu/predicatemapping"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a7eeb4ecb2aab72f0d2d769728cff73de">PredicateMapping</a> &#123;</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192" lineLink="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;UniformityLLTOpPredicateID, 4&gt;</a> <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40">OpUniformityAndTypes</a>;</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193" lineLink="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641"><Highlight kind="normal">  std::function&lt;bool(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;)&gt; <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a7eeb4ecb2aab72f0d2d769728cff73de">PredicateMapping</a>(</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">      std::initializer&#95;list&lt;UniformityLLTOpPredicateID&gt; OpList,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">      std::function&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;)&gt; <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a8566d56fd1d655d436f77922e14a14ee">match</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp;MUI,</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202" lineLink="/docs/api/structs/llvm/amdgpu/regbanklegalizerule"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule">RegBankLegalizeRule</a> &#123;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203" lineLink="/docs/api/structs/llvm/amdgpu/regbanklegalizerule/#a4ec090345d7706ebbdc1ba896c3c1199"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/amdgpu/predicatemapping">PredicateMapping</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule/#a4ec090345d7706ebbdc1ba896c3c1199">Predicate</a>;</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204" lineLink="/docs/api/structs/llvm/amdgpu/regbanklegalizerule/#afcaeba6965d5fe30c28cae5f592ee33d"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule/#afcaeba6965d5fe30c28cae5f592ee33d">OperandMapping</a>;</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe">SetOfRulesForOpcode</a> &#123;</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// &quot;Slow Rules&quot;. More complex &#39;Rules&#91;i&#93;.Predicate&#39;, check them one by one.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;RegBankLegalizeRule, 4&gt;</a> Rules;</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// &quot;Fast Rules&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Instead of testing each &#39;Rules&#91;i&#93;.Predicate&#39; we do direct access to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RegBankLLTMapping using getFastPredicateSlot. For example if:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// - FastTypes == Standard Uni&#91;0&#93; holds Mapping in case Op 0 is uniform S32</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// - FastTypes == Vector Div&#91;3&#93; holds Mapping in case Op 0 is divergent V4S32</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes = <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>;</Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217" lineLink="#a6f6d3ea10ff3ed8cd1220fbfd27533f7"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define InvMapping RegBankLLTMapping(&#123;InvalidMapping&#125;, &#123;InvalidMapping&#125;)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  RegBankLLTMapping Uni&#91;4&#93; = &#123;<a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>&#125;;</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">  RegBankLLTMapping Div&#91;4&#93; = &#123;<a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>, <a href="#a6f6d3ea10ff3ed8cd1220fbfd27533f7">InvMapping</a>&#125;;</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe">SetOfRulesForOpcode</a>();</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe">SetOfRulesForOpcode</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes);</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> RegBankLLTMapping &amp;</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a8af003ad0cddc27f1ea6484eb93e06ac">findMappingForMI</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineRegisterInfo &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp;MUI) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a7470068678ec66f19572feca028e0111">addRule</a>(RegBankLegalizeRule Rule);</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#acc6e337c1cff745a0a2cda72baabc740">addFastRuleDivergent</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">                            RegBankLLTMapping RuleApplyIDs);</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#aff8df4d76cfbf7e4d5ebcb42e245310d">addFastRuleUniform</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">                          RegBankLLTMapping RuleApplyIDs);</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> getFastPredicateSlot(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Essentially &#39;map&lt;Opcode(or intrinsic&#95;opcode), SetOfRulesForOpcode&gt;&#39; but a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal"></Highlight><Highlight kind="comment">// little more efficient.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242" lineLink="/docs/api/classes/llvm/amdgpu/regbanklegalizerules"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a4b79850edbd4118074e95097dca45fa5">RegBankLegalizeRules</a> &#123;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &#42;ST;</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;MRI;</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Separate maps for G-opcodes and instrinsics since they are in different</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// enums. Multiple opcodes can share same set of rules.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RulesAlias = map&lt;Opcode, KeyOpcode&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Rules = map&lt;KeyOpcode, SetOfRulesForOpcode&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap&lt;unsigned, unsigned, 256&gt;</a> GRulesAlias;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap&lt;unsigned, SetOfRulesForOpcode, 128&gt;</a> GRules;</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap&lt;unsigned, unsigned, 128&gt;</a> IRulesAlias;</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap&lt;unsigned, SetOfRulesForOpcode, 64&gt;</a> IRules;</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal">RuleSetInitializer &#123;</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode">SetOfRulesForOpcode</a> &#42;RuleSet;</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Used for clang-format line breaks and to force  writing all rules for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// opcode in same place.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keyword">class</Highlight><Highlight kind="normal"> AliasMap, </Highlight><Highlight kind="keyword">class</Highlight><Highlight kind="normal"> RulesMap&gt;</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">    RuleSetInitializer(std::initializer&#95;list&lt;unsigned&gt; OpcList,</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">                       AliasMap &amp;RulesAlias, RulesMap &amp;Rules,</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">                       <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes = <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>) &#123;</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> KeyOpcode = &#42;OpcList.begin();</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc : OpcList) &#123;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">        &#91;&#91;maybe&#95;unused&#93;&#93; </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#91;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, NewInput&#93; =</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">            RulesAlias.try&#95;emplace(Opc, KeyOpcode);</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewInput &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Can&#39;t redefine existing Rules&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#91;DenseMapIter, NewInput&#93; = Rules.try&#95;emplace(KeyOpcode, FastTypes);</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewInput &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Can&#39;t redefine existing Rules&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">      RuleSet = &amp;DenseMapIter-&gt;second;</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">    RuleSetInitializer(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> RuleSetInitializer &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">    RuleSetInitializer &amp;operator=(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> RuleSetInitializer &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">    RuleSetInitializer(RuleSetInitializer &amp;&amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">    RuleSetInitializer &amp;operator=(RuleSetInitializer &amp;&amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">    ~RuleSetInitializer() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">    RuleSetInitializer &amp;Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">                            <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> RuleApplyIDs,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> STPred = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STPred)</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">        RuleSet-&gt;<a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#acc6e337c1cff745a0a2cda72baabc740">addFastRuleDivergent</a>(Ty, RuleApplyIDs);</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">    RuleSetInitializer &amp;Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">                            <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> RuleApplyIDs,</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> STPred = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STPred)</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">        RuleSet-&gt;<a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#aff8df4d76cfbf7e4d5ebcb42e245310d">addFastRuleUniform</a>(Ty, RuleApplyIDs);</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">    RuleSetInitializer &amp;<a href="/docs/api/classes/llvm/any">Any</a>(<a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule">RegBankLegalizeRule</a> <a href="/docs/api/classes/llvm/init">Init</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> STPred = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STPred)</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">        RuleSet-&gt;<a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a7470068678ec66f19572feca028e0111">addRule</a>(<a href="/docs/api/classes/llvm/init">Init</a>);</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">  RuleSetInitializer addRulesForGOpcs(std::initializer&#95;list&lt;unsigned&gt; OpcList,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">                                      <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes = <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>);</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">  RuleSetInitializer addRulesForIOpcs(std::initializer&#95;list&lt;unsigned&gt; OpcList,</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">                                      <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes = <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>);</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Initialize rules for all opcodes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a4b79850edbd4118074e95097dca45fa5">RegBankLegalizeRules</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;ST, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;MRI);</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// In case we don&#39;t want to regenerate same rules, we can use already</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// generated rules but need to refresh references to objects that are</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// created for this run.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318" lineLink="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#ad867bfe9924fe817ad4d885f3013f369"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#ad867bfe9924fe817ad4d885f3013f369">refreshRefs</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;&#95;ST, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;&#95;MRI) &#123;</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">    ST = &amp;&#95;ST;</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">    MRI = &amp;&#95;MRI;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode">SetOfRulesForOpcode</a> &amp;<a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a9252e07afc4bab4136f6c4c970f8e70b">getRulesForOpc</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace AMDGPU</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
