# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:43 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins_valid[0] ins_valid[1] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs_valid index[0] \
 index[1] index_valid

.latch        n92 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n97 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n102 control.tehb.dataReg[0]  0
.latch       n107 control.tehb.dataReg[1]  0
.latch       n112 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n62
01 1
.names control.tehb.control.fullReg new_n62 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n65
11 1
.names ins_ready[1] new_n65 index[0]
00 0
.names ins[0] index[0] new_n67
10 1
.names ins[11] index[0] new_n68
11 1
.names new_n67 new_n68 new_n69
00 1
.names index[1] new_n69 outs[0]
00 1
.names ins[1] index[0] new_n71
10 1
.names ins[12] index[0] new_n72
11 1
.names new_n71 new_n72 new_n73
00 1
.names index[1] new_n73 outs[1]
00 1
.names ins[2] index[0] new_n75
10 1
.names ins[13] index[0] new_n76
11 1
.names new_n75 new_n76 new_n77
00 1
.names index[1] new_n77 outs[2]
00 1
.names ins[3] index[0] new_n79
10 1
.names ins[14] index[0] new_n80
11 1
.names new_n79 new_n80 new_n81
00 1
.names index[1] new_n81 outs[3]
00 1
.names ins[15] index[0] new_n83
11 1
.names ins[4] index[0] new_n84
10 1
.names new_n83 new_n84 new_n85
00 1
.names index[1] new_n85 outs[4]
00 1
.names ins[16] index[0] new_n87
11 1
.names ins[5] index[0] new_n88
10 1
.names new_n87 new_n88 new_n89
00 1
.names index[1] new_n89 outs[5]
00 1
.names ins[17] index[0] new_n91
11 1
.names ins[6] index[0] new_n92_1
10 1
.names new_n91 new_n92_1 new_n93
00 1
.names index[1] new_n93 outs[6]
00 1
.names ins[18] index[0] new_n95
11 1
.names ins[7] index[0] new_n96
10 1
.names new_n95 new_n96 new_n97_1
00 1
.names index[1] new_n97_1 outs[7]
00 1
.names ins[19] index[0] new_n99
11 1
.names ins[8] index[0] new_n100
10 1
.names new_n99 new_n100 new_n101
00 1
.names index[1] new_n101 outs[8]
00 1
.names ins[20] index[0] new_n103
11 1
.names ins[9] index[0] new_n104
10 1
.names new_n103 new_n104 new_n105
00 1
.names index[1] new_n105 outs[9]
00 1
.names ins[10] index[0] new_n107_1
10 1
.names ins[21] index[0] new_n108
11 1
.names new_n107_1 new_n108 new_n109
00 1
.names index[1] new_n109 outs[10]
00 1
.names ins_valid[0] new_n62 new_n111
00 1
.names control.tehb.control.fullReg new_n111 new_n112_1
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n112_1 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n112_1 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n115
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n116
01 1
.names new_n115 new_n116 new_n117
00 1
.names rst new_n117 new_n118
00 1
.names new_n112_1 new_n118 n112
01 1
.names new_n115 n112 n92
01 0
.names new_n116 n112 n97
01 0
.names control.tehb.control.fullReg new_n111 new_n122
00 1
.names new_n117 new_n122 new_n123
01 1
.names control.tehb.dataReg[0] new_n123 new_n124
10 1
.names new_n62 new_n123 new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names rst new_n126 n102
00 1
.names rst control.tehb.dataReg[1] new_n128
01 1
.names new_n123 new_n128 n107
01 1
.end
