Analysis & Synthesis report for uart_controlled_register_file_ver3
Fri Nov 29 11:07:13 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |uart_controlled_register_file_ver3
 13. Parameter Settings for User Entity Instance: hw_watchdog_timer:hw_watchdog_timer_inst
 14. Parameter Settings for User Entity Instance: uart2bus_top_ver3:uart2bus_top_inst
 15. Parameter Settings for User Entity Instance: uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1
 16. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst
 17. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|generate_one_shot_pulse:generate_auto_reset
 18. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus
 19. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus
 20. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus
 21. Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus
 22. Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus"
 23. Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus"
 24. Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus"
 25. Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus"
 26. Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst"
 27. Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1"
 28. Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst"
 29. Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst"
 30. Port Connectivity Checks: "hw_watchdog_timer:hw_watchdog_timer_inst"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------+---------------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Nov 29 11:07:13 2013             ;
; Quartus II 64-Bit Version     ; 12.1 Build 243 01/31/2013 SP 1.33 SJ Full Version ;
; Revision Name                 ; uart_controlled_register_file_ver3                ;
; Top-level Entity Name         ; uart_controlled_register_file_ver3                ;
; Family                        ; Stratix III                                       ;
; Logic utilization             ; N/A                                               ;
;     Combinational ALUTs       ; 1,466                                             ;
;     Memory ALUTs              ; 0                                                 ;
;     Dedicated logic registers ; 514                                               ;
; Total registers               ; 514                                               ;
; Total pins                    ; 851                                               ;
; Total virtual pins            ; 0                                                 ;
; Total block memory bits       ; 0                                                 ;
; DSP block 18-bit elements     ; 0                                                 ;
; Total PLLs                    ; 0                                                 ;
; Total DLLs                    ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                             ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Option                                                                          ; Setting                            ; Default Value                      ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Top-level entity name                                                           ; uart_controlled_register_file_ver3 ; uart_controlled_register_file_ver3 ;
; Family name                                                                     ; Stratix III                        ; Cyclone IV GX                      ;
; Verilog Show LMF Mapping Messages                                               ; Off                                ;                                    ;
; Verilog Version                                                                 ; SystemVerilog_2005                 ; Verilog_2001                       ;
; Use smart compilation                                                           ; Off                                ; Off                                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                                 ; On                                 ;
; Enable compact report table                                                     ; Off                                ; Off                                ;
; Restructure Multiplexers                                                        ; Auto                               ; Auto                               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                ; Off                                ;
; Create Debugging Nodes for IP Cores                                             ; Off                                ; Off                                ;
; Preserve fewer node names                                                       ; On                                 ; On                                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                                ; Off                                ;
; VHDL Version                                                                    ; VHDL_1993                          ; VHDL_1993                          ;
; State Machine Processing                                                        ; Auto                               ; Auto                               ;
; Safe State Machine                                                              ; Off                                ; Off                                ;
; Extract Verilog State Machines                                                  ; On                                 ; On                                 ;
; Extract VHDL State Machines                                                     ; On                                 ; On                                 ;
; Ignore Verilog initial constructs                                               ; Off                                ; Off                                ;
; Iteration limit for constant Verilog loops                                      ; 5000                               ; 5000                               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                ; 250                                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                 ; On                                 ;
; Infer RAMs from Raw Logic                                                       ; On                                 ; On                                 ;
; Parallel Synthesis                                                              ; Off                                ; Off                                ;
; DSP Block Balancing                                                             ; Auto                               ; Auto                               ;
; NOT Gate Push-Back                                                              ; On                                 ; On                                 ;
; Power-Up Don't Care                                                             ; On                                 ; On                                 ;
; Remove Redundant Logic Cells                                                    ; Off                                ; Off                                ;
; Remove Duplicate Registers                                                      ; On                                 ; On                                 ;
; Ignore CARRY Buffers                                                            ; Off                                ; Off                                ;
; Ignore CASCADE Buffers                                                          ; Off                                ; Off                                ;
; Ignore GLOBAL Buffers                                                           ; Off                                ; Off                                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                ; Off                                ;
; Ignore LCELL Buffers                                                            ; Off                                ; Off                                ;
; Ignore SOFT Buffers                                                             ; On                                 ; On                                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                ; Off                                ;
; Optimization Technique                                                          ; Balanced                           ; Balanced                           ;
; Carry Chain Length                                                              ; 70                                 ; 70                                 ;
; Auto Carry Chains                                                               ; On                                 ; On                                 ;
; Auto Open-Drain Pins                                                            ; On                                 ; On                                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                ; Off                                ;
; Auto ROM Replacement                                                            ; On                                 ; On                                 ;
; Auto RAM Replacement                                                            ; On                                 ; On                                 ;
; Auto DSP Block Replacement                                                      ; On                                 ; On                                 ;
; Auto Shift Register Replacement                                                 ; Auto                               ; Auto                               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                               ; Auto                               ;
; Auto Clock Enable Replacement                                                   ; On                                 ; On                                 ;
; Strict RAM Replacement                                                          ; Off                                ; Off                                ;
; Allow Synchronous Control Signals                                               ; On                                 ; On                                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                                ; Off                                ;
; Auto RAM Block Balancing                                                        ; On                                 ; On                                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                                ; Off                                ;
; Auto Resource Sharing                                                           ; Off                                ; Off                                ;
; Allow Any RAM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any ROM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                ; Off                                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                 ; On                                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                                ; Off                                ;
; Timing-Driven Synthesis                                                         ; Off                                ; Off                                ;
; Report Parameter Settings                                                       ; On                                 ; On                                 ;
; Report Source Assignments                                                       ; On                                 ; On                                 ;
; Report Connectivity Checks                                                      ; On                                 ; On                                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                ; Off                                ;
; Synchronization Register Chain Length                                           ; 2                                  ; 2                                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation                 ; Normal compilation                 ;
; HDL message level                                                               ; Level2                             ; Level2                             ;
; Suppress Register Optimization Related Messages                                 ; Off                                ; Off                                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                               ; 5000                               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                               ; 5000                               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                ; 100                                ;
; Clock MUX Protection                                                            ; On                                 ; On                                 ;
; Auto Gated Clock Conversion                                                     ; Off                                ; Off                                ;
; Block Design Naming                                                             ; Auto                               ; Auto                               ;
; SDC constraint protection                                                       ; Off                                ; Off                                ;
; Synthesis Effort                                                                ; Auto                               ; Auto                               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                 ; On                                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                ; Off                                ;
; Analysis & Synthesis Message Level                                              ; Medium                             ; Medium                             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                               ; Auto                               ;
; Resource Aware Inference For Block RAM                                          ; On                                 ; On                                 ;
; Synthesis Seed                                                                  ; 1                                  ; 1                                  ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../rtl/variable_compact_registers_keeper_ver3.v ; yes             ; User Verilog HDL File        ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/variable_compact_registers_keeper_ver3.v ;         ;
; ../rtl/uart_controlled_register_file_ver3.v     ; yes             ; User Verilog HDL File        ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_controlled_register_file_ver3.v     ;         ;
; hw_watchdog_timer.v                             ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/hw_watchdog_timer.v                      ;         ;
; doublesync_no_reset.v                           ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/doublesync_no_reset.v                    ;         ;
; edge_detector.v                                 ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/edge_detector.v                          ;         ;
; uart2bus_top_ver3.v                             ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart2bus_top_ver3.v                      ;         ;
; uart_top.v                                      ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_top.v                               ;         ;
; baud_gen.v                                      ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/baud_gen.v                               ;         ;
; uart_rx.v                                       ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_rx.v                                ;         ;
; uart_tx.v                                       ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_tx.v                                ;         ;
; uart_parser_ver3.v                              ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_parser_ver3.v                       ;         ;
; generate_one_shot_pulse.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/generate_one_shot_pulse.v                ;         ;
; select_partial_register_bus.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/fmc_submodules/edevel00232_trunk/tsb/ip/rtl/select_partial_register_bus.v            ;         ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1466  ;
;     -- Combinational ALUTs                    ; 1466  ;
;     -- Memory ALUTs                           ; 0     ;
;     -- LUT_REGs                               ; 0     ;
; Dedicated logic registers                     ; 514   ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 327   ;
;     -- Due to unpartnered combinational logic ; 327   ;
;     -- Due to Memory ALUTs                    ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 1466  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 13    ;
;     -- 6 input functions                      ; 413   ;
;     -- 5 input functions                      ; 242   ;
;     -- 4 input functions                      ; 325   ;
;     -- <=3 input functions                    ; 473   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1264  ;
;     -- extended LUT mode                      ; 13    ;
;     -- arithmetic mode                        ; 189   ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 1925  ;
;                                               ;       ;
; Total registers                               ; 514   ;
;     -- Dedicated logic registers              ; 514   ;
;     -- I/O registers                          ; 0     ;
;     -- LUT_REGs                               ; 0     ;
;                                               ;       ;
;                                               ;       ;
; I/O pins                                      ; 851   ;
; DSP block 18-bit elements                     ; 0     ;
; Maximum fan-out                               ; 514   ;
; Total fan-out                                 ; 9387  ;
; Average fan-out                               ; 2.55  ;
+-----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart_controlled_register_file_ver3                                                              ; 1466 (17)         ; 514 (16)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 851  ; 0            ; |uart_controlled_register_file_ver3                                                                                                                                                                        ;              ;
;    |doublesync_no_reset:sync_and_delay_watchdog_reset|                                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|doublesync_no_reset:sync_and_delay_watchdog_reset                                                                                                                      ;              ;
;    |edge_detector:watchdog_reset_pulse_edge_detector|                                            ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|edge_detector:watchdog_reset_pulse_edge_detector                                                                                                                       ;              ;
;    |hw_watchdog_timer:hw_watchdog_timer_inst|                                                    ; 132 (132)         ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|hw_watchdog_timer:hw_watchdog_timer_inst                                                                                                                               ;              ;
;    |uart2bus_top_ver3:uart2bus_top_inst|                                                         ; 274 (0)           ; 288 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst                                                                                                                                    ;              ;
;       |uart_parser_ver3:uart_parser1|                                                            ; 206 (206)         ; 224 (224)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1                                                                                                      ;              ;
;       |uart_top:uart_inst|                                                                       ; 68 (0)            ; 64 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst                                                                                                                 ;              ;
;          |baud_gen:baud_gen_1|                                                                   ; 30 (30)           ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|baud_gen:baud_gen_1                                                                                             ;              ;
;          |uart_rx:uart_rx_1|                                                                     ; 16 (16)           ; 28 (28)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_rx:uart_rx_1                                                                                               ;              ;
;          |uart_tx:uart_tx_1|                                                                     ; 22 (22)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1                                                                                               ;              ;
;    |variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|               ; 1042 (804)        ; 171 (162)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst                                                                                          ;              ;
;       |edge_detector:rd_error_edge_detector|                                                     ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|edge_detector:rd_error_edge_detector                                                     ;              ;
;       |edge_detector:wr_error_edge_detector|                                                     ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|edge_detector:wr_error_edge_detector                                                     ;              ;
;       |generate_one_shot_pulse:generate_auto_reset|                                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|generate_one_shot_pulse:generate_auto_reset                                              ;              ;
;       |select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus| ; 42 (42)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus ;              ;
;       |select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus| ; 42 (42)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus ;              ;
;       |select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus|  ; 76 (76)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus  ;              ;
;       |select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus|  ; 76 (76)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus  ;              ;
+--------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+----------------------------------------------------------------------------------------+--------------------+
; Register name                                                                          ; Reason for Removal ;
+----------------------------------------------------------------------------------------+--------------------+
; uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|command_count[8..31] ; Lost fanout        ;
; Total Number of Removed Registers = 24                                                 ;                    ;
+----------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 514   ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 491   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 431   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1|ser_out                                                            ; 1       ;
; variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|generate_one_shot_pulse:generate_auto_reset|start_shiftreg[0] ; 1       ;
; uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_rx:uart_rx_1|in_sync[1]                                                         ; 5       ;
; uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_rx:uart_rx_1|in_sync[0]                                                         ; 1       ;
; Total number of inverted registers = 4                                                                                                      ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 ALUTs      ; 0 ALUTs              ; 48 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|int_wr_data[10]         ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|int_wr_data[1]          ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|bin_byte_count[3]       ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 7 ALUTs              ; 7 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1|data_buf[7]      ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 0 ALUTs              ; 8 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|data_param[3]           ;
; 3:1                ; 28 bits   ; 56 ALUTs      ; 0 ALUTs              ; 56 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|data_param[29]          ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_rx:uart_rx_1|bit_count[1]     ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1|bit_count[3]     ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1|count16[3]       ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|addr_param[12]          ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|int_address[2]          ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 4 ALUTs              ; 8 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|addr_param[1]           ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|addr_param[5]           ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 0 ALUTs              ; 96 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|hw_watchdog_timer:hw_watchdog_timer_inst|current_count[11]                                ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 4 ALUTs              ; 8 ALUTs                ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|is_status_op            ;
; 13:1               ; 8 bits    ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|tx_nib_counter[7]       ;
; 13:1               ; 2 bits    ; 16 ALUTs      ; 6 ALUTs              ; 10 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|tx_data[4]              ;
; 10:1               ; 32 bits   ; 192 ALUTs     ; 64 ALUTs             ; 128 ALUTs              ; Yes        ; |uart_controlled_register_file_ver3|variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|READ_LD[43] ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 20 ALUTs             ; 30 ALUTs               ; Yes        ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|tx_data[2]              ;
; 16:1               ; 4 bits    ; 40 ALUTs      ; 40 ALUTs             ; 0 ALUTs                ; No         ; |uart_controlled_register_file_ver3|uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1|Mux27                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart_controlled_register_file_ver3 ;
+----------------------------------+----------------------------------+------------------------------+
; Parameter Name                   ; Value                            ; Type                         ;
+----------------------------------+----------------------------------+------------------------------+
; DATA_WIDTH_IN_BYTES              ; 0000000000000100                 ; Unsigned Binary              ;
; DESC_WIDTH_IN_BYTES              ; 0000000000001000                 ; Unsigned Binary              ;
; DATA_WIDTH                       ; 0000000000100000                 ; Unsigned Binary              ;
; DESC_WIDTH                       ; 0000000001000000                 ; Unsigned Binary              ;
; NUM_OF_CONTROL_REGS              ; 0000000000000010                 ; Unsigned Binary              ;
; NUM_OF_STATUS_REGS               ; 0000000000000010                 ; Unsigned Binary              ;
; STATUS_ADDRESS_START             ; 0000000000000010                 ; Unsigned Binary              ;
; INIT_ALL_CONTROL_REGS_TO_DEFAULT ; 0000000000000000                 ; Unsigned Binary              ;
; CONTROL_REGS_DEFAULT_VAL         ; 00000000000000000000000000000000 ; Unsigned Binary              ;
; USE_AUTO_RESET                   ; 00000001                         ; Unsigned Binary              ;
; ACTUAL_DATA_WIDTH_IN_BYTES       ; 0000000000001000                 ; Unsigned Binary              ;
; DW                               ; 00000000000000000000000001000000 ; Unsigned Binary              ;
; CLOCK_SPEED_IN_HZ                ; 50000000                         ; Signed Integer               ;
; UART_BAUD_RATE_IN_HZ             ; 115200                           ; Signed Integer               ;
; D_BAUD_FREQ                      ; 576                              ; Signed Integer               ;
; D_BAUD_LIMIT                     ; 15049                            ; Signed Integer               ;
+----------------------------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_watchdog_timer:hw_watchdog_timer_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; numbits        ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2bus_top_ver3:uart2bus_top_inst ;
+----------------------------+----------------------------------+------------------+
; Parameter Name             ; Value                            ; Type             ;
+----------------------------+----------------------------------+------------------+
; DATA_WIDTH_IN_BYTES        ; 0000000000000100                 ; Unsigned Binary  ;
; DESC_WIDTH_IN_BYTES        ; 0000000000001000                 ; Unsigned Binary  ;
; DESC_WIDTH                 ; 00000000000000000000000001000000 ; Unsigned Binary  ;
; ACTUAL_DATA_WIDTH_IN_BYTES ; 0000000000001000                 ; Unsigned Binary  ;
; DW                         ; 00000000000000000000000001000000 ; Unsigned Binary  ;
; D_BAUD_FREQ                ; 576                              ; Signed Integer   ;
; D_BAUD_LIMIT               ; 15049                            ; Signed Integer   ;
+----------------------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1 ;
+---------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                  ;
+---------------------+----------------------------------+-------------------------------------------------------+
; AW                  ; 16                               ; Signed Integer                                        ;
; DATA_WIDTH_IN_BYTES ; 0000000000001000                 ; Unsigned Binary                                       ;
; DW                  ; 00000000000000000000000001000000 ; Unsigned Binary                                       ;
+---------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst ;
+----------------------------------+----------------------------------+------------------------------------------------------+
; Parameter Name                   ; Value                            ; Type                                                 ;
+----------------------------------+----------------------------------+------------------------------------------------------+
; DATA_WIDTH                       ; 0000000000100000                 ; Unsigned Binary                                      ;
; DESC_WIDTH                       ; 0000000001000000                 ; Unsigned Binary                                      ;
; ACTUAL_DATA_WIDTH                ; 0000000001000000                 ; Unsigned Binary                                      ;
; NUM_OF_CONTROL_REGS              ; 0000000000000010                 ; Unsigned Binary                                      ;
; NUM_OF_STATUS_REGS               ; 0000000000000010                 ; Unsigned Binary                                      ;
; ADDRESS_WIDTH                    ; 16                               ; Signed Integer                                       ;
; STATUS_ADDRESS_START             ; 0000000000000010                 ; Unsigned Binary                                      ;
; INIT_ALL_CONTROL_REGS_TO_DEFAULT ; 0000000000000000                 ; Unsigned Binary                                      ;
; CONTROL_REGS_DEFAULT_VAL         ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; USE_AUTO_RESET                   ; 00000001                         ; Unsigned Binary                                      ;
; VERSION                          ; 00000011                         ; Unsigned Binary                                      ;
+----------------------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|generate_one_shot_pulse:generate_auto_reset ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; num_clks_to_wait ; 1     ; Signed Integer                                                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                           ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                                                                ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                           ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                                                                ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[1].select_partial_OUTPUT_CONTROL_REG_bus"                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; indata                   ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "indata[32..32]" will be connected to GND.                   ;
; outdata                  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "outdata[32..32]" have no fanouts                                       ;
; number_of_bits_to_output ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "number_of_bits_to_output[32..32]" will be connected to GND. ;
; outdata_raw              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:crop_CONTROL_output[0].select_partial_OUTPUT_CONTROL_REG_bus"                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; indata                   ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "indata[32..32]" will be connected to GND.                   ;
; outdata                  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "outdata[32..32]" have no fanouts                                       ;
; number_of_bits_to_output ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "number_of_bits_to_output[32..32]" will be connected to GND. ;
; outdata_raw              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[1].select_partial_CONTROL_REG_bus"                                  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; indata                   ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (33 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; outdata                  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "outdata[32..32]" have no fanouts                                                      ;
; number_of_bits_to_output ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "number_of_bits_to_output[32..32]" will be connected to GND.                ;
; outdata_raw              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus"                                  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; indata                   ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (33 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; outdata                  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "outdata[32..32]" have no fanouts                                                      ;
; number_of_bits_to_output ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "number_of_bits_to_output[32..32]" will be connected to GND.                ;
; outdata_raw              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst" ;
+-----------------------+-------+----------+----------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------+
; CLOCK_FREQ_HZ[23..19] ; Input ; Info     ; Stuck at VCC                                                   ;
; CLOCK_FREQ_HZ[15..12] ; Input ; Info     ; Stuck at VCC                                                   ;
; CLOCK_FREQ_HZ[31..26] ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[11..8]  ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[6..0]   ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[25]     ; Input ; Info     ; Stuck at VCC                                                   ;
; CLOCK_FREQ_HZ[24]     ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[18]     ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[17]     ; Input ; Info     ; Stuck at VCC                                                   ;
; CLOCK_FREQ_HZ[16]     ; Input ; Info     ; Stuck at GND                                                   ;
; CLOCK_FREQ_HZ[7]      ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1"                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; error_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst"                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; baud_freq[11..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_freq[8..7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_freq[5..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_freq[9]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_freq[6]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[13..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[10]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_limit[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_limit[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2bus_top_ver3:uart2bus_top_inst"                                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; int_req       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; int_gnt       ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; command_count ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "command_count[31..8]" have no fanouts ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_watchdog_timer:hw_watchdog_timer_inst"                                                                                                                             ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                    ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_reset_cycles ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "num_reset_cycles[31..8]" will be connected to GND. ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version
    Info: Processing started: Fri Nov 29 11:07:04 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_controlled_register_file_ver3 -c uart_controlled_register_file_ver3
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/variable_compact_registers_keeper_ver3.v
    Info (12023): Found entity 1: variable_compact_registers_keeper_ver3
Info (12021): Found 1 design units, including 1 entities, in source file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_controlled_register_file_ver3.v
    Info (12023): Found entity 1: uart_controlled_register_file_ver3
Info (12127): Elaborating entity "uart_controlled_register_file_ver3" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at uart_controlled_register_file_ver3.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_controlled_register_file_ver3.v(46): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_controlled_register_file_ver3.v(217): truncated value with size 32 to match size of target (16)
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/hw_watchdog_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hw_watchdog_timer
Info (12128): Elaborating entity "hw_watchdog_timer" for hierarchy "hw_watchdog_timer:hw_watchdog_timer_inst"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: doublesync_no_reset
Info (12128): Elaborating entity "doublesync_no_reset" for hierarchy "doublesync_no_reset:sync_and_delay_watchdog_reset"
Warning (10036): Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object "clock_enable" assigned a value but never read
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: edge_detector
Info (12128): Elaborating entity "edge_detector" for hierarchy "edge_detector:watchdog_reset_pulse_edge_detector"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart2bus_top_ver3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart2bus_top_ver3
Info (12128): Elaborating entity "uart2bus_top_ver3" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst"
Warning (10230): Verilog HDL assignment warning at uart2bus_top_ver3.v(114): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at uart2bus_top_ver3.v(115): truncated value with size 32 to match size of target (16)
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_top
Info (12128): Elaborating entity "uart_top" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/baud_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: baud_gen
Info (12128): Elaborating entity "baud_gen" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|baud_gen:baud_gen_1"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_rx
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_rx:uart_rx_1"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_tx
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst|uart_top:uart_inst|uart_tx:uart_tx_1"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/uart_parser_ver3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_parser_ver3
Info (12128): Elaborating entity "uart_parser_ver3" for hierarchy "uart2bus_top_ver3:uart2bus_top_inst|uart_parser_ver3:uart_parser1"
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(625): truncated value with size 68 to match size of target (64)
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(656): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(757): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(831): truncated value with size 64 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(839): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_parser_ver3.v(881): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "error_count" at uart_parser_ver3.v(58) has no driver
Info (12128): Elaborating entity "variable_compact_registers_keeper_ver3" for hierarchy "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst"
Warning (10230): Verilog HDL assignment warning at variable_compact_registers_keeper_ver3.v(57): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at variable_compact_registers_keeper_ver3.v(59): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at variable_compact_registers_keeper_ver3.v(384): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at variable_compact_registers_keeper_ver3.v(398): truncated value with size 32 to match size of target (16)
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/generate_one_shot_pulse.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: generate_one_shot_pulse
Info (12128): Elaborating entity "generate_one_shot_pulse" for hierarchy "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|generate_one_shot_pulse:generate_auto_reset"
Warning (12125): Using design file /fmc_submodules/edevel00232_trunk/tsb/ip/rtl/select_partial_register_bus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: select_partial_register_bus
Info (12128): Elaborating entity "select_partial_register_bus" for hierarchy "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|select_partial_register_bus:write_ctrl_register_block[0].select_partial_CONTROL_REG_bus"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[0]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[0]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[0]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[1]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[1]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[1]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[2]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[2]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[2]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[3]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[3]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[3]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[4]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[4]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[4]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[5]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[5]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[5]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[6]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[6]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[6]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[7]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[7]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[7]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[8]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[8]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[8]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[9]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[9]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[9]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[10]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[10]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[10]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[11]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[11]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[11]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[12]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[12]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[12]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[13]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[13]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[13]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[14]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[14]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[14]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[15]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[15]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[15]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[16]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[16]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[16]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[17]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[17]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[17]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[18]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[18]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[18]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[19]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[19]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[19]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[20]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[20]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[20]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[21]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[21]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[21]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[22]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[22]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[22]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[23]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[23]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[23]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[24]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[24]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[24]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[25]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[25]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[25]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[26]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[26]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[26]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[27]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[27]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[27]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[28]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[28]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[28]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[29]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[29]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[29]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[30]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[30]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[30]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[31]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[31]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[0].CONTROL_REG[31]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[0]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[0]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[0]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[1]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[1]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[1]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[2]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[2]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[2]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[3]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[3]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[3]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[4]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[4]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[4]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[5]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[5]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[5]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[6]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[6]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[6]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[7]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[7]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[7]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[8]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[8]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[8]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[9]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[9]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[9]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[10]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[10]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[10]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[11]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[11]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[11]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[12]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[12]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[12]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[13]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[13]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[13]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[14]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[14]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[14]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[15]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[15]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[15]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[16]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[16]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[16]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[17]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[17]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[17]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[18]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[18]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[18]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[19]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[19]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[19]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[20]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[20]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[20]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[21]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[21]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[21]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[22]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[22]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[22]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[23]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[23]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[23]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[24]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[24]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[24]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[25]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[25]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[25]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[26]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[26]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[26]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[27]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[27]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[27]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[28]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[28]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[28]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[29]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[29]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[29]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[30]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[30]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[30]~latch"
    Warning (13310): Register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[31]" is converted into an equivalent circuit using register "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[31]~_emulated" and latch "variable_compact_registers_keeper_ver3:variable_compact_registers_keeper_inst|write_ctrl_register_block[1].CONTROL_REG[31]~latch"
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 64 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][0]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][1]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][2]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][3]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][4]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][5]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][6]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][7]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][8]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][9]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][10]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][11]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][12]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][13]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][14]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][15]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][16]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][17]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][18]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][19]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][20]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][21]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][22]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][23]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][24]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][25]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][26]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][27]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][28]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][29]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][30]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[0][31]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][0]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][1]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][2]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][3]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][4]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][5]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][6]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][7]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][8]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][9]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][10]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][11]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][12]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][13]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][14]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][15]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][16]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][17]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][18]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][19]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][20]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][21]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][22]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][23]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][24]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][25]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][26]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][27]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][28]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][29]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][30]"
    Warning (15610): No output dependent on input pin "STATUS_BITWIDTH[1][31]"
Info (21057): Implemented 2494 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 717 input pins
    Info (21059): Implemented 134 output pins
    Info (21061): Implemented 1643 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Fri Nov 29 11:07:13 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


