digraph "lib/Target/AMDGPU/SIInstrInfo.h"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  Node1 [label="lib/Target/AMDGPU/SIInstr\lInfo.h",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="Interface definition for SIInstrInfo."];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="lib/Target/AMDGPU/AMDGPUAsm\lPrinter.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAsmPrinter_8cpp.html",tooltip="The AMDGPUAsmPrinter is used to print both assembly string and also binary code."];
  Node1 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="lib/Target/AMDGPU/AMDGPUISel\lDAGToDAG.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelDAGToDAG_8cpp.html",tooltip="Defines an instruction selector for the AMDGPU target."];
  Node1 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="lib/Target/AMDGPU/AMDGPUISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelLowering_8cpp.html",tooltip="This is the parent TargetLowering class for hardware code gen targets."];
  Node1 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="lib/Target/AMDGPU/AMDGPUMCInst\lLower.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMCInstLower_8cpp.html",tooltip="Code to lower AMDGPU MachineInstrs to their corresponding MCInst."];
  Node1 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMachineCFGStructurizer_8cpp.html",tooltip=" "];
  Node1 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node7 [label="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMacroFusion_8cpp.html",tooltip=" "];
  Node1 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="lib/Target/AMDGPU/AMDGPUSubtarget.h",height=0.2,width=0.4,color="red",URL="$AMDGPUSubtarget_8h.html",tooltip="AMDGPU specific subclass of TargetSubtarget."];
  Node8 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 [label="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAnnotateKernelFeatures_8cpp.html",tooltip=" "];
  Node8 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="lib/Target/AMDGPU/AMDGPUAtomic\lOptimizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAtomicOptimizer_8cpp.html",tooltip="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..."];
  Node8 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="lib/Target/AMDGPU/AMDGPUCall\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUCallLowering_8cpp.html",tooltip="This file implements the lowering of LLVM calls to machine code calls for GlobalISel."];
  Node8 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="lib/Target/AMDGPU/AMDGPUCode\lGenPrepare.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUCodeGenPrepare_8cpp.html",tooltip="This pass does misc."];
  Node8 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node13 [label="lib/Target/AMDGPU/AMDGPUHSAMetadata\lStreamer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUHSAMetadataStreamer_8cpp.html",tooltip="AMDGPU HSA Metadata Streamer."];
  Node8 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node14 [label="lib/Target/AMDGPU/AMDGPUInstruction\lSelector.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUInstructionSelector_8cpp.html",tooltip="This file implements the targeting of the InstructionSelector class for AMDGPU."];
  Node8 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node15 [label="lib/Target/AMDGPU/AMDGPULib\lCalls.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULibCalls_8cpp.html",tooltip="This file does AMD library function optimizations."];
  Node8 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node16 [label="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULowerIntrinsics_8cpp.html",tooltip=" "];
  Node8 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node17 [label="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULowerKernelArguments_8cpp.html",tooltip=" "];
  Node8 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 -> Node37 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node37 [label="lib/Target/AMDGPU/GCNDPPCombine.cpp",height=0.2,width=0.4,color="black",URL="$GCNDPPCombine_8cpp.html",tooltip=" "];
  Node8 -> Node38 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node38 [label="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp",height=0.2,width=0.4,color="black",URL="$GCNHazardRecognizer_8cpp.html",tooltip=" "];
  Node8 -> Node40 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node40 [label="lib/Target/AMDGPU/GCNNSAReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNNSAReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions."];
  Node8 -> Node41 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node41 [label="lib/Target/AMDGPU/GCNReg\lBankReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegBankReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ to reduce register bank conflicts."];
  Node8 -> Node46 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node46 [label="lib/Target/AMDGPU/GCNSched\lStrategy.cpp",height=0.2,width=0.4,color="black",URL="$GCNSchedStrategy_8cpp.html",tooltip="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware."];
  Node8 -> Node59 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node59 [label="lib/Target/AMDGPU/SIAddIMGInit.cpp",height=0.2,width=0.4,color="black",URL="$SIAddIMGInit_8cpp.html",tooltip="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..."];
  Node8 -> Node61 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node61 [label="lib/Target/AMDGPU/SIFixSGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixSGPRCopies_8cpp.html",tooltip="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..."];
  Node8 -> Node62 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node62 [label="lib/Target/AMDGPU/SIFixVGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixVGPRCopies_8cpp.html",tooltip="Add implicit use of exec to vector register copies."];
  Node8 -> Node64 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node64 [label="lib/Target/AMDGPU/SIFold\lOperands.cpp",height=0.2,width=0.4,color="black",URL="$SIFoldOperands_8cpp.html",tooltip=" "];
  Node8 -> Node47 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node47 [label="lib/Target/AMDGPU/SIForm\lMemoryClauses.cpp",height=0.2,width=0.4,color="black",URL="$SIFormMemoryClauses_8cpp.html",tooltip="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled."];
  Node8 -> Node65 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node65 [label="lib/Target/AMDGPU/SIFrame\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$SIFrameLowering_8cpp.html",tooltip=" "];
  Node8 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node35 [label="lib/Target/AMDGPU/SIISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$SIISelLowering_8cpp.html",tooltip="Custom DAG lowering for SI."];
  Node8 -> Node66 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node66 [label="lib/Target/AMDGPU/SIInsert\lSkips.cpp",height=0.2,width=0.4,color="black",URL="$SIInsertSkips_8cpp.html",tooltip="This pass inserts branches on the 0 exec mask over divergent branches branches when it's expected tha..."];
  Node8 -> Node67 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node67 [label="lib/Target/AMDGPU/SIInsert\lWaitcnts.cpp",height=0.2,width=0.4,color="black",URL="$SIInsertWaitcnts_8cpp.html",tooltip="Insert wait instructions for memory reads and writes."];
  Node8 -> Node68 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node68 [label="lib/Target/AMDGPU/SIInstr\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$SIInstrInfo_8cpp.html",tooltip="SI Implementation of TargetInstrInfo."];
  Node8 -> Node69 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node69 [label="lib/Target/AMDGPU/SILoad\lStoreOptimizer.cpp",height=0.2,width=0.4,color="black",URL="$SILoadStoreOptimizer_8cpp.html",tooltip=" "];
  Node8 -> Node70 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node70 [label="lib/Target/AMDGPU/SILower\lControlFlow.cpp",height=0.2,width=0.4,color="black",URL="$SILowerControlFlow_8cpp.html",tooltip="This pass lowers the pseudo control flow instructions to real machine instructions."];
  Node8 -> Node71 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node71 [label="lib/Target/AMDGPU/SILower\lI1Copies.cpp",height=0.2,width=0.4,color="black",URL="$SILowerI1Copies_8cpp.html",tooltip=" "];
  Node8 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node72 [label="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp",height=0.2,width=0.4,color="black",URL="$SILowerSGPRSpills_8cpp.html",tooltip=" "];
  Node8 -> Node74 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node74 [label="lib/Target/AMDGPU/SIMemory\lLegalizer.cpp",height=0.2,width=0.4,color="black",URL="$SIMemoryLegalizer_8cpp.html",tooltip="Memory legalizer - implements memory model."];
  Node8 -> Node75 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node75 [label="lib/Target/AMDGPU/SIMode\lRegister.cpp",height=0.2,width=0.4,color="black",URL="$SIModeRegister_8cpp.html",tooltip="This pass inserts changes to the Mode register settings as required."];
  Node8 -> Node76 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node76 [label="lib/Target/AMDGPU/SIOptimize\lExecMasking.cpp",height=0.2,width=0.4,color="black",URL="$SIOptimizeExecMasking_8cpp.html",tooltip=" "];
  Node8 -> Node77 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node77 [label="lib/Target/AMDGPU/SIOptimize\lExecMaskingPreRA.cpp",height=0.2,width=0.4,color="black",URL="$SIOptimizeExecMaskingPreRA_8cpp.html",tooltip="This pass removes redundant S_OR_B64 instructions enabling lanes in the exec."];
  Node8 -> Node78 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node78 [label="lib/Target/AMDGPU/SIPeephole\lSDWA.cpp",height=0.2,width=0.4,color="black",URL="$SIPeepholeSDWA_8cpp.html",tooltip=" "];
  Node8 -> Node79 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node79 [label="lib/Target/AMDGPU/SIPreAllocate\lWWMRegs.cpp",height=0.2,width=0.4,color="black",URL="$SIPreAllocateWWMRegs_8cpp.html",tooltip="Pass to pre-allocated WWM registers."];
  Node8 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node80 [label="lib/Target/AMDGPU/SIRegister\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$SIRegisterInfo_8cpp.html",tooltip="SI implementation of the TargetRegisterInfo class."];
  Node8 -> Node81 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node81 [label="lib/Target/AMDGPU/SIShrink\lInstructions.cpp",height=0.2,width=0.4,color="black",URL="$SIShrinkInstructions_8cpp.html",tooltip=" "];
  Node8 -> Node82 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node82 [label="lib/Target/AMDGPU/SIWhole\lQuadMode.cpp",height=0.2,width=0.4,color="black",URL="$SIWholeQuadMode_8cpp.html",tooltip="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..."];
  Node1 -> Node83 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node83 [label="lib/Target/AMDGPU/AsmParser\l/AMDGPUAsmParser.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAsmParser_8cpp.html",tooltip=" "];
  Node1 -> Node37 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node38 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node40 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node41 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node46 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node59 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node61 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node62 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node64 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node47 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node65 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node84 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node84 [label="lib/Target/AMDGPU/SIISel\lLowering.h",height=0.2,width=0.4,color="black",URL="$SIISelLowering_8h.html",tooltip="SI DAG Lowering interface definition."];
  Node84 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node84 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node84 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node84 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node66 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node67 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node68 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node69 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node70 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node71 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node85 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 [label="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h",height=0.2,width=0.4,color="red",URL="$SIMachineFunctionInfo_8h.html",tooltip=" "];
  Node85 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node40 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node41 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node46 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node64 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node47 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node65 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node66 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node67 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node68 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node75 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node79 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 -> Node82 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node86 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node86 [label="lib/Target/AMDGPU/SIMachine\lScheduler.cpp",height=0.2,width=0.4,color="black",URL="$SIMachineScheduler_8cpp.html",tooltip="SI Machine Scheduler interface."];
  Node1 -> Node87 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node87 [label="lib/Target/AMDGPU/SIMachine\lScheduler.h",height=0.2,width=0.4,color="red",URL="$SIMachineScheduler_8h.html",tooltip="SI Machine Scheduler interface."];
  Node87 -> Node86 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node74 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node75 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node76 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node77 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node78 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node79 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node81 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node82 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
}
