module hour(rst, clk, h, h1, h10);
input rst, clk;
input [4:0] h;
output [3:0] h1, h10;

always@(negedge rst, posedge clk)
begin
if(!rst)
  begin
     h = 0;
     h1 = 0;
     h10 = 0;
  end
else
  begin
  h <= h + 1;
  if(h < 10)
     begin
       h1 = h;
       h10 = 0;
     end
  if(10 <= h && h < 20)
     begin
       h1 = h - 10;
       h10 = 1;
     end
  if(20 <= h && h < 24)
     begin
       h1 = h - 20;
       h10 = 2;
     end
  if(h >= 24)
     h = 0;
  end
end

endmodule
