>>>>>spice 
>>>>>.param amplitude = 1 
>>>>>.param offset 0 
>>>>>.param vdd=0.9 
>>>>>.param bias=.1m 
>>>>>.options language=verilog 
>>>>>spice 
>>>>>.verilog 
>>>>>module RESISTOR(1 2); 
>>>>>parameter value=1; 
>>>>>module VOLTAGE_SOURCE(1, 2); 
>>>>>parameter value=1; 
>>>>>module NMOS_TRANSISTOR(D G S B); 
>>>>>module PMOS_TRANSISTOR(D G S B); 
>>>>>geda "d_gedasckt.5.sch" module device="amp" 
reading file d_gedasckt.5.sch
>pi>
>pi2>v 20130925 2 
>ftis>v 20130925 2 
>pi>v 20130925 2 
>pi2>C 40000 40000 0 0 0 title-B.sym 
>ftis>C 40000 40000 0 0 0 title-B.sym 
>pi>C 46900 44000 1 0 0 nmos-1.sym 
>pi2>C 46900 44000 1 0 0 nmos-1.sym 
>ftis>C 46900 44000 1 0 0 nmos-1.sym 
>dev>NMOS_TRANSISTOR
>ftis>} 
>dev>NMOS_TRANSISTOR
>inst>} 
>ftis>} 
>dev>NMOS_TRANSISTOR
>ftis>v 20050820 1 
>ftis>L 300 600 300 200 3 0 0 0 -1 -1 
>ftis>T 700 800 5 10 0 0 0 0 1 
>ftis>device=NMOS_TRANSISTOR 
>ftis>L 200 600 200 200 3 0 0 0 -1 -1 
>ftis>L 300 600 500 600 3 0 0 0 -1 -1 
>ftis>L 300 200 500 200 3 0 0 0 -1 -1 
>ftis>L 300 400 500 400 3 0 0 0 -1 -1 
>ftis>L 300 400 400 500 3 0 0 0 -1 -1 
>ftis>L 300 400 400 300 3 0 0 0 -1 -1 
>ftis>P 0 400 200 400 1 0 0 
>ftis>P 0 400 200 400 1 0 0 
>ftis>P 500 600 500 800 1 0 1 
>ftis>P 500 600 500 800 1 0 1 
>ftis>P 500 400 700 400 1 0 1 
>ftis>P 500 400 700 400 1 0 1 
>ftis>P 500 200 500 0 1 0 1 
>ftis>P 500 200 500 0 1 0 1 
>ftis>T 700 600 8 10 1 1 0 0 1 
>ftis>refdes=Q? 
>ftis>T 700 1400 5 10 0 0 0 0 1 
>ftis>description=NMOS transistor 
>ftis>T 700 1200 5 10 0 0 0 0 1 
>ftis>numslots=0 
>ftis>T 700 1000 5 10 0 0 0 0 1 
>ftis>symversion=0.1 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>C 41100 44100 1 270 0 voltage-3.sym 
>ftis>C 41100 44100 1 270 0 voltage-3.sym 
>dev>VOLTAGE_SOURCE
>ftis>} 
>dev>VOLTAGE_SOURCE
>inst>} 
>ftis>} 
>dev>VOLTAGE_SOURCE
>ftis>v 20031231 1 
>ftis>P 900 200 700 200 1 0 0 
>ftis>P 900 200 700 200 1 0 0 
>ftis>P 0 200 200 200 1 0 0 
>ftis>P 0 200 200 200 1 0 0 
>ftis>V 450 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 
>ftis>T 200 700 9 8 0 0 0 0 1 
>ftis>device=VOLTAGE_SOURCE 
>ftis>L 700 200 650 200 3 0 0 0 -1 -1 
>ftis>L 250 200 200 200 3 0 0 0 -1 -1 
>ftis>T 300 500 8 10 1 1 0 0 1 
>ftis>refdes=V? 
>ftis>T 325 225 9 10 1 0 0 4 1  
>ftis>T 575 225 9 10 1 0 0 4 1 
>ftis>- 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
>pi2>C 41500 43200 1 180 0 5V-minus-1.sym 
>ftis>C 41500 43200 1 180 0 5V-minus-1.sym 
>ftis>} 
>dev>rail
>inst>} 
>ftis>} 
>dev>rail
>ftis>v 20031231 1 
>ftis>P 200 0 200 200 1 0 0 
>ftis>P 200 0 200 200 1 0 0 
>ftis>L 50 200 350 200 3 0 0 0 -1 -1 
>ftis>T 75 250 9 8 1 0 0 0 1 
>ftis>-5V 
>ftis>T 300 0 8 8 0 0 0 0 1 
>ftis>net=-5V:1 
>pi>} 
>pi2>C 41300 44000 1 0 0 passive-1.sym 
>ftis>C 41300 44000 1 0 0 passive-1.sym 
>dev>port
>ftis>} 
>dev>port
>inst>} 
>ftis>} 
>dev>port
>ftis>v 20031231 1 
>ftis>P 0 100 200 100 1 0 0 
>ftis>P 0 100 200 100 1 0 0 
>ftis>L 200 200 200 0 3 0 0 0 -1 -1 
>ftis>T 900 200 5 10 1 0 0 0 1 
>ftis>net=PASSIVE:1 
>ftis>T 200 700 5 10 0 0 0 0 1 
>ftis>device=none 
>ftis>T 200 800 5 10 0 0 0 0 1 
>ftis>description=Passive module port 
>ftis>L 200 200 800 200 3 0 0 0 -1 -1 
>ftis>L 800 200 800 0 3 0 0 0 -1 -1 
>ftis>L 800 0 200 0 3 0 0 0 -1 -1 
>ftis>T 900 100 5 10 1 1 0 1 1 
>ftis>value=PASSIVE 
>pi>} 
>pi2>C 47800 44400 1 180 0 5V-minus-1.sym 
>ftis>C 47800 44400 1 180 0 5V-minus-1.sym 
>ftis>C 44300 45600 1 0 0 input-1.sym 
>dev>rail
>inst>C 44300 45600 1 0 0 input-1.sym 
>ftis>C 44300 45600 1 0 0 input-1.sym 
>dev>rail
>ftis>v 20031231 1 
>ftis>P 200 0 200 200 1 0 0 
>ftis>P 200 0 200 200 1 0 0 
>ftis>L 50 200 350 200 3 0 0 0 -1 -1 
>ftis>T 75 250 9 8 1 0 0 0 1 
>ftis>-5V 
>ftis>T 300 0 8 8 0 0 0 0 1 
>ftis>net=-5V:1 
>pi>C 44300 45600 1 0 0 input-1.sym 
>pi2>C 44300 45600 1 0 0 input-1.sym 
>ftis>C 44300 45600 1 0 0 input-1.sym 
>dev>port
>ftis>} 
>dev>port
>inst>} 
>ftis>} 
>dev>port
>ftis>v 20031231 1 
>ftis>P 600 100 800 100 1 0 1 
>ftis>P 600 100 800 100 1 0 1 
>ftis>L 0 200 0 0 3 0 0 0 -1 -1 
>ftis>L 0 200 500 200 3 0 0 0 -1 -1 
>ftis>L 500 200 600 100 3 0 0 0 -1 -1 
>ftis>L 600 100 500 0 3 0 0 0 -1 -1 
>ftis>L 500 0 0 0 3 0 0 0 -1 -1 
>ftis>T 0 300 5 10 0 0 0 0 1 
>ftis>device=INPUT 
>pi>} 
>pi2>} 
>ftis>} 
>ftis>} 
>inst>} 
>ftis>} 
>pi>} 
amp #(.bias(.01 ... ) myamp(.nin(nin), .nout(nout), .gnd(0)); 
                                        ^ ? mismatch, ignored
amp #(.bias(.01 ... nin), .nout(nout), .gnd(0)); 
                                        ^ ? mismatch, ignored
>>>>>list 
myamp: port #1 (pasv) never connected, strategy NA( NA)
myamp: port #1 (pasv) never connected
vsource #(sin.offset( 0.), .amplitude(amplitude), .frequency( 10.K), .delay( 0.), .damping(NA( 0.)), .phase( 0.)) V1 (.p(nin),.n(0));
module RESISTOR (1,2);
resistor #(.r(value)) r (.p(1),.n(2));
endmodule // RESISTOR

module VOLTAGE_SOURCE (1,2);
vsource #(.dc(value)) v (.p(1),.n(2));
endmodule // VOLTAGE_SOURCE

module NMOS_TRANSISTOR (D,G,S,B);
endmodule // NMOS_TRANSISTOR

module PMOS_TRANSISTOR (D,G,S,B);
endmodule // PMOS_TRANSISTOR

module amp (pasv,nin);
//comment (incomplete) title-B.sym
NMOS_TRANSISTOR #(.basename(nmos-1.sym),.description(NMOS),.numslots(0),.symversion(0.1)) N2 (.D(x_cn_1),.G(x_cn_2),.S(x_cn_3),.B(x_cn_0));
place #(.x(47600),.y(44400)) 47600:44400 (.port(x_cn_0));
place #(.x(47400),.y(44800)) 47400:44800 (.port(x_cn_1));
place #(.x(46900),.y(44400)) 46900:44400 (.port(x_cn_2));
place #(.x(47400),.y(44000)) 47400:44000 (.port(x_cn_3));
VOLTAGE_SOURCE #(.basename(voltage-3.sym),.value(vdd)) Vlow (.1(x_cn_4),.2(x_cn_5));
place #(.x(41300),.y(44100)) 41300:44100 (.port(x_cn_4));
place #(.x(41300),.y(43200)) 41300:43200 (.port(x_cn_5));
rail #(.basename(5V-minus-1.sym),.net(-5V:1)) lowrail (.pin(x_cn_5),.rail(-5V:1));
port #(.basename(passive-1.sym),.net(pasv)) pasv (.int(x_cn_4),.ext(pasv));
rail #(.basename(5V-minus-1.sym),.net(-5V:1)) -5V:1 (.pin(x_cn_0),.rail(-5V:1));
port #(.basename(input-1.sym),.net(nin)) nin (.int(x_cn_6),.ext(nin));
place #(.x(45100),.y(45700)) 45100:45700 (.port(x_cn_6));
endmodule // amp

//amp #() myamp(nin, nout, 0); 
amp #(.bias(.01m),.vdd(3.3)) myamp (.pasv(?????),.nin(nin));
// nodelist 
>>>>>spice 
>>>>>.print op v(nin) v(v1) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(myamp.lowrail)  ev(myamp.Vlow.v)  v(myamp.Vlow.v)  i(myamp.Vlow.v)  ncc(myamp) 
myamp: port #1 (pasv) never connected, strategy NA( NA)
myamp: port #1 (pasv) never connected
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp: map_subckt_nodes net: 2 sckt: 10
myamp: map_subckt_nodes connected components 6
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp.N2: map_subckt_nodes net: 4 sckt: 4
myamp.N2: map_subckt_nodes connected components 4
myamp.Vlow: map_subckt_nodes net: 2 sckt: 2
myamp.Vlow: map_subckt_nodes connected components 2
.print op v(nin) v(v1) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(m
                         ^ ? no match
.print op v(nin ... ) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(myamp.lo
                                        ^ ? no match
.print op v(nin ... .GROUND) v(nout)  v(myamp.highrail)  v(myamp.lowrail)  e
                                        ^ ? no match
>>>>>.op 
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp: port #1 (pasv) never connected, strategy NA( NA)
myamp: port #1 (pasv) never connected
#           v(nin)     v(V1)      v(myamp.lowrail) ev(myamp.Vlow.v) v(myamp.Vlow.v) i(myamp.Vlow.v) ncc(myamp)
 27.        0.         0.        -2.         3.3        3.3        0.         6.        
>>>>>.end 
