INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/sync_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/clkenb_baud.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb_baud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/fsm_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/fsm_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/fsm_psfd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_psfd
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/fsm_psfd.sv:75]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/one_bit_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/data_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/f_error.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/transmitter_for_mx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_for_mx
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/transmitter_for_mx.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/FSMs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSMs
INFO: [VRFC 10-2458] undeclared symbol data_bit_last, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/FSMs.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/jitteryclock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitteryclock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol rxd_sync, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:53]
INFO: [VRFC 10-2458] undeclared symbol sample_slow, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:57]
INFO: [VRFC 10-2458] undeclared symbol sample, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:58]
INFO: [VRFC 10-2458] undeclared symbol store_bit, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:61]
INFO: [VRFC 10-2458] undeclared symbol slow_sample_reset, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sample_inc, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:65]
INFO: [VRFC 10-2458] undeclared symbol sample_dec, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mx_rcvr.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx
INFO: [VRFC 10-2458] undeclared symbol txd_nrz, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv:30]
INFO: [VRFC 10-2458] undeclared symbol txd_man, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sim_1/new/tx_rx_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/6lab/6lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
