Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 11 21:31:58 2019
| Host         : LAPTOP-7KFHSKA6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pongScherm_control_sets_placed.rpt
| Design       : pongScherm
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      6 |            1 |
|     10 |            1 |
|     14 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           22 |
| Yes          | No                    | No                     |             104 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+--------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                               |                                |                1 |              2 |
|  CLK800Hz_BUFG       |                               | score/displayTeller[0]_i_1_n_0 |                1 |              4 |
|  CLK800Hz_BUFG       |                               | score/displayTeller[0]         |                1 |              4 |
|  CLK800Hz_BUFG       |                               |                                |                1 |              6 |
|  CLK25MHZ_BUFG       |                               |                                |                4 |             10 |
|  CLK800Hz_BUFG       | spelers/E[0]                  |                                |                2 |             14 |
|  CLK800Hz_BUFG       | spelers/scoreRechts_reg[6][0] |                                |                2 |             14 |
|  CLK25MHZ_BUFG       | spelers/linksWInt1            |                                |                4 |             18 |
|  CLK25MHZ_BUFG       | spelers/vSpelerRechts_1       |                                |                3 |             18 |
|  CLK25MHZ_BUFG       | spelers/vSpelerLinks_0        |                                |                3 |             18 |
|  CLK25MHZ_BUFG       |                               | verticaal/horizontaal/clear    |                4 |             20 |
|  CLK25MHZ_BUFG       | spelers/linksWInt1            | spelers/shBal[9]_i_1_n_0       |                5 |             20 |
|  CLK25MHZ_BUFG       | verticaal/horizontaal/E[0]    | verticaal/horizontaal/SR[0]    |                3 |             20 |
|  CLK800Hz_BUFG       | score/input[3]_i_1_n_0        |                                |                3 |             22 |
|  CLK25MHZ_BUFG       |                               | score/klokTeller[0]_i_1_n_0    |                4 |             28 |
|  CLK25MHZ_BUFG       |                               | spelers/linksWInt1             |                6 |             42 |
|  CLK100MHZ_IBUF_BUFG |                               | klokTeller[0]_i_1__0_n_0       |                6 |             44 |
+----------------------+-------------------------------+--------------------------------+------------------+----------------+


