

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'
================================================================
* Date:           Sun Nov  3 13:41:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_6  |      801|      801|         3|          1|          1|   800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fully_connected.h:99]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B_ROW_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_4_load" [./../hw_library/fully_connected.h:18]   --->   Operation 9 'read' 'B_ROW_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln99 = store i10 0, i10 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 10 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_3 = load i10 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 12 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln99 = icmp_eq  i10 %j_3, i10 800" [./../hw_library/fully_connected.h:99]   --->   Operation 13 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln99 = add i10 %j_3, i10 1" [./../hw_library/fully_connected.h:99]   --->   Operation 14 'add' 'add_ln99' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.body64.split, void %L4.preheader.exitStub" [./../hw_library/fully_connected.h:99]   --->   Operation 15 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %j_3" [./../hw_library/fully_connected.h:99]   --->   Operation 16 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln99" [./../hw_library/fully_connected.h:103]   --->   Operation 17 'getelementptr' 'A_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i10 %j_3" [./../hw_library/fully_connected.h:99]   --->   Operation 18 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:100]   --->   Operation 19 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [./../hw_library/fully_connected.h:99]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [./../hw_library/fully_connected.h:99]   --->   Operation 21 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln101 = icmp_ult  i32 %zext_ln99_1, i32 %B_ROW_4_load_read" [./../hw_library/fully_connected.h:101]   --->   Operation 22 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc80, void %if.then66" [./../hw_library/fully_connected.h:101]   --->   Operation 23 'br' 'br_ln101' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln99 = store i10 %add_ln99, i10 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 24 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 25 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:102]   --->   Operation 25 'read' 'valIn_a' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %valIn_a" [./../hw_library/fully_connected.h:103]   --->   Operation 26 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln104 = br void %for.inc80" [./../hw_library/fully_connected.h:104]   --->   Operation 27 'br' 'br_ln104' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %trunc_ln103, void %if.then66, i8 0, void %for.body64.split" [./../hw_library/fully_connected.h:103]   --->   Operation 28 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %storemerge, i10 %A_addr" [./../hw_library/fully_connected.h:103]   --->   Operation 29 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body64" [./../hw_library/fully_connected.h:99]   --->   Operation 30 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln99', ./../hw_library/fully_connected.h:99) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:99 [8]  (1.588 ns)
	'load' operation 10 bit ('j', ./../hw_library/fully_connected.h:99) on local variable 'j', ./../hw_library/fully_connected.h:99 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln101', ./../hw_library/fully_connected.h:101) [22]  (2.552 ns)
	multiplexor before 'phi' operation 8 bit ('storemerge', ./../hw_library/fully_connected.h:103) with incoming values : ('trunc_ln103', ./../hw_library/fully_connected.h:103) [29]  (1.588 ns)

 <State 2>: 5.169ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:102) on port 'connect_6' (./../hw_library/fully_connected.h:102) [25]  (3.581 ns)
	blocking operation 1.588 ns on control path)

 <State 3>: 3.254ns
The critical path consists of the following:
	'phi' operation 8 bit ('storemerge', ./../hw_library/fully_connected.h:103) with incoming values : ('trunc_ln103', ./../hw_library/fully_connected.h:103) [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln103', ./../hw_library/fully_connected.h:103) of variable 'storemerge', ./../hw_library/fully_connected.h:103 on array 'A' [30]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
