Analysis & Synthesis report for top
Sun Mar 23 16:33:09 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|receiveState
 11. State Machine - |top|CPU_Core:CPU_Core_inst|controlUnit:CU|procState
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated
 19. Source assignments for RAM:ram_inst|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |top
 21. Parameter Settings for User Entity Instance: clockGenerator:internalClockGenerator_inst
 22. Parameter Settings for User Entity Instance: clockGenerator:internalClockGenerator_inst|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: clockGenerator:VGA_ClkGenerator_inst
 24. Parameter Settings for User Entity Instance: clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst
 26. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst
 27. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|controlUnit:CU
 28. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst
 29. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst
 30. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst
 31. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst
 32. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst
 33. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst
 34. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst
 35. Parameter Settings for User Entity Instance: RAM:ram_inst
 36. Parameter Settings for User Entity Instance: addressDecoder:addressDecoder_inst
 37. Parameter Settings for Inferred Entity Instance: VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0
 38. Parameter Settings for Inferred Entity Instance: RAM:ram_inst|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "RAM:ram_inst"
 44. Port Connectivity Checks: "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 23 16:33:09 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 8,806                                          ;
;     Total combinational functions  ; 6,518                                          ;
;     Dedicated logic registers      ; 3,327                                          ;
; Total registers                    ; 3327                                           ;
; Total pins                         ; 77                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 655,360                                        ;
; Embedded Multiplier 9-bit elements ; 2                                              ;
; Total PLLs                         ; 2                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 16                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../VHDL_Files/RAM/RAM.vhd                      ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd                          ;         ;
; ../VHDL_Files/GRAPHICS/imageBuffer.vhd         ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd             ;         ;
; ../VHDL_Files/GRAPHICS/VGA_Controller.vhd      ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd          ;         ;
; ../VHDL_Files/CORE/ALU.vhd                     ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd                         ;         ;
; ../VHDL_Files/CORE/busManagement.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd               ;         ;
; ../VHDL_Files/CORE/controlUnit.vhd             ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd                 ;         ;
; ../VHDL_Files/CORE/coreInterruptController.vhd ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd     ;         ;
; ../VHDL_Files/CORE/CPU_Core.vhd                ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd                    ;         ;
; ../VHDL_Files/CORE/registerFile.vhd            ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd                ;         ;
; ../VHDL_Files/MMIO/clockController.vhd         ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd             ;         ;
; ../VHDL_Files/MMIO/hardwareTimer.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd               ;         ;
; ../VHDL_Files/MMIO/IO_PinDigital.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd               ;         ;
; ../VHDL_Files/MMIO/memoryMapping.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd               ;         ;
; ../VHDL_Files/MMIO/serialInterface.vhd         ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd             ;         ;
; ../VHDL_Files/MMIO/sevenSegmentDisplays.vhd    ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd        ;         ;
; ../VHDL_Files/RAM/addressDecoder.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd               ;         ;
; ../VHDL_Files/clockGeneratorIntel.vhd          ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd              ;         ;
; ../VHDL_Files/helperPackage.vhd                ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd                    ;         ;
; ../VHDL_Files/top.vhd                          ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd                              ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal231.inc                                 ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                  ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/mmcm_ClockGenerator_altpll.v                ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v  ;         ;
; db/mmcm_ClockGenerator_altpll1.v               ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                     ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                     ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_i7q1.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_i7q1.tdf           ;         ;
; db/decode_97a.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_97a.tdf                ;         ;
; db/decode_2j9.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_2j9.tdf                ;         ;
; db/mux_63b.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mux_63b.tdf                   ;         ;
; db/altsyncram_ir71.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_ir71.tdf           ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mult_tns.tdf                                ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_tns.tdf                  ;         ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,806                                                                                                                         ;
;                                             ;                                                                                                                               ;
; Total combinational functions               ; 6518                                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                                               ;
;     -- 4 input functions                    ; 4417                                                                                                                          ;
;     -- 3 input functions                    ; 1051                                                                                                                          ;
;     -- <=2 input functions                  ; 1050                                                                                                                          ;
;                                             ;                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                               ;
;     -- normal mode                          ; 5362                                                                                                                          ;
;     -- arithmetic mode                      ; 1156                                                                                                                          ;
;                                             ;                                                                                                                               ;
; Total registers                             ; 3327                                                                                                                          ;
;     -- Dedicated logic registers            ; 3327                                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                                             ;
;                                             ;                                                                                                                               ;
; I/O pins                                    ; 77                                                                                                                            ;
; Total memory bits                           ; 655360                                                                                                                        ;
;                                             ;                                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                                                             ;
;                                             ;                                                                                                                               ;
; Total PLLs                                  ; 2                                                                                                                             ;
;     -- PLLs                                 ; 2                                                                                                                             ;
;                                             ;                                                                                                                               ;
; Maximum fan-out node                        ; clockGenerator:internalClockGenerator_inst|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3344                                                                                                                          ;
; Total fan-out                               ; 39066                                                                                                                         ;
; Average fan-out                             ; 3.87                                                                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                      ; Entity Name                 ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |top                                                     ; 6518 (39)           ; 3327 (29)                 ; 655360      ; 0          ; 2            ; 0       ; 1         ; 77   ; 0            ; 0          ; |top                                                                                                                     ; top                         ; work         ;
;    |CPU_Core:CPU_Core_inst|                              ; 3196 (0)            ; 779 (0)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst                                                                                              ; CPU_Core                    ; work         ;
;       |ALU:ALU_inst|                                     ; 1128 (1128)         ; 35 (35)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst                                                                                 ; ALU                         ; work         ;
;          |lpm_mult:Mult0|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0                                                                  ; lpm_mult                    ; work         ;
;             |mult_tns:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_tns:auto_generated                                          ; mult_tns                    ; work         ;
;       |busManagement:busManagement_inst|                 ; 1146 (1146)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst                                                             ; busManagement               ; work         ;
;       |controlUnit:CU|                                   ; 668 (668)           ; 197 (197)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU                                                                               ; controlUnit                 ; work         ;
;       |coreInterruptController:interruptController_inst| ; 206 (206)           ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst                                             ; coreInterruptController     ; work         ;
;       |registerFile:RegisterFile_inst|                   ; 48 (48)             ; 512 (512)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst                                                               ; registerFile                ; work         ;
;    |RAM:ram_inst|                                        ; 11 (11)             ; 7 (7)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst                                                                                                        ; RAM                         ; work         ;
;       |altsyncram:ram_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst|altsyncram:ram_rtl_0                                                                                   ; altsyncram                  ; work         ;
;          |altsyncram_ir71:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated                                                    ; altsyncram_ir71             ; work         ;
;    |VGA_Controller:VGA_Controller_inst|                  ; 101 (101)           ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_Controller:VGA_Controller_inst                                                                                  ; VGA_Controller              ; work         ;
;    |VGA_ImageBuffer:VAG_ImageBuffer_inst|                ; 34 (0)              ; 2 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_ImageBuffer:VAG_ImageBuffer_inst                                                                                ; VGA_ImageBuffer             ; work         ;
;       |altsyncram:framebuffer_rtl_0|                     ; 34 (0)              ; 2 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0                                                   ; altsyncram                  ; work         ;
;          |altsyncram_i7q1:auto_generated|                ; 34 (0)              ; 2 (2)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated                    ; altsyncram_i7q1             ; work         ;
;             |decode_97a:decode2|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated|decode_97a:decode2 ; decode_97a                  ; work         ;
;             |mux_63b:mux5|                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated|mux_63b:mux5       ; mux_63b                     ; work         ;
;    |addressDecoder:addressDecoder_inst|                  ; 120 (120)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|addressDecoder:addressDecoder_inst                                                                                  ; addressDecoder              ; work         ;
;    |clockGenerator:VGA_ClkGenerator_inst|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:VGA_ClkGenerator_inst                                                                                ; clockGenerator              ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component                                                        ; altpll                      ; work         ;
;          |mmcm_ClockGenerator_altpll1:auto_generated|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component|mmcm_ClockGenerator_altpll1:auto_generated             ; mmcm_ClockGenerator_altpll1 ; work         ;
;    |clockGenerator:internalClockGenerator_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:internalClockGenerator_inst                                                                          ; clockGenerator              ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:internalClockGenerator_inst|altpll:altpll_component                                                  ; altpll                      ; work         ;
;          |mmcm_ClockGenerator_altpll:auto_generated|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockGenerator:internalClockGenerator_inst|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated        ; mmcm_ClockGenerator_altpll  ; work         ;
;    |memoryMapping:memoryMapping_inst|                    ; 3017 (803)          ; 2452 (1699)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst                                                                                    ; memoryMapping               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:1:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:1:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:2:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:2:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:3:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:3:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:4:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:4:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:5:IO_PinDigital_inst|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:5:IO_PinDigital_inst                                    ; IO_PinDigital               ; work         ;
;       |clockController:clockController_inst|             ; 95 (95)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|clockController:clockController_inst                                               ; clockController             ; work         ;
;       |hardwareTimer:hardwareTimer0_inst|                ; 113 (113)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst                                                  ; hardwareTimer               ; work         ;
;       |hardwareTimer:hardwareTimer1_inst|                ; 152 (152)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst                                                  ; hardwareTimer               ; work         ;
;       |hardwareTimer:hardwareTimer2_inst|                ; 152 (152)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst                                                  ; hardwareTimer               ; work         ;
;       |hardwareTimer:hardwareTimer3_inst|                ; 234 (234)           ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst                                                  ; hardwareTimer               ; work         ;
;       |serialInterface:serialInterface_inst|             ; 1186 (1186)         ; 397 (397)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst                                               ; serialInterface             ; work         ;
;       |sevenSegmentDisplays:IO_SevenSegmentDisplay_inst| ; 228 (228)           ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst                                   ; sevenSegmentDisplays        ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; RAM:ram_inst|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ALTSYNCRAM                                 ; AUTO ; Single Port    ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
; VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|receiveState                                                                                    ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+
; Name                            ; receiveState.RECEIVE_STOP_BIT ; receiveState.RECEIVE_PARITY_BIT ; receiveState.RECEIVE_DATA ; receiveState.RECEIVE_START_BIT ; receiveState.RECEIVE_IDLE ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+
; receiveState.RECEIVE_IDLE       ; 0                             ; 0                               ; 0                         ; 0                              ; 0                         ;
; receiveState.RECEIVE_START_BIT  ; 0                             ; 0                               ; 0                         ; 1                              ; 1                         ;
; receiveState.RECEIVE_DATA       ; 0                             ; 0                               ; 1                         ; 0                              ; 1                         ;
; receiveState.RECEIVE_PARITY_BIT ; 0                             ; 1                               ; 0                         ; 0                              ; 1                         ;
; receiveState.RECEIVE_STOP_BIT   ; 1                             ; 0                               ; 0                         ; 0                              ; 1                         ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|CPU_Core:CPU_Core_inst|controlUnit:CU|procState                                                                                                               ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+
; Name                     ; procState.WRITE_BACK ; procState.MEM_ACCESS ; procState.EXECUTE ; procState.DECODE ; procState.FETCH_MEM_READ ; procState.FETCH_SETUP ; procState.SETUP ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+
; procState.SETUP          ; 0                    ; 0                    ; 0                 ; 0                ; 0                        ; 0                     ; 0               ;
; procState.FETCH_SETUP    ; 0                    ; 0                    ; 0                 ; 0                ; 0                        ; 1                     ; 1               ;
; procState.FETCH_MEM_READ ; 0                    ; 0                    ; 0                 ; 0                ; 1                        ; 0                     ; 1               ;
; procState.DECODE         ; 0                    ; 0                    ; 0                 ; 1                ; 0                        ; 0                     ; 1               ;
; procState.EXECUTE        ; 0                    ; 0                    ; 1                 ; 0                ; 0                        ; 0                     ; 1               ;
; procState.MEM_ACCESS     ; 0                    ; 1                    ; 0                 ; 0                ; 0                        ; 0                     ; 1               ;
; procState.WRITE_BACK     ; 1                    ; 0                    ; 0                 ; 0                ; 0                        ; 0                     ; 1               ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; memoryMapping:memoryMapping_inst|debugSignalsReg[0..23,65..75]                                ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[3..7]  ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[3..7]                ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|carryInReg                                              ; Stuck at GND due to stuck port data_in                            ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[77]                                          ; Stuck at GND due to stuck port data_in                            ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[891]                                         ; Merged with memoryMapping:memoryMapping_inst|debugSignalsReg[858] ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[854]                                         ; Merged with memoryMapping:memoryMapping_inst|debugSignalsReg[819] ;
; CPU_Core:CPU_Core_inst|ALU:ALU_inst|resultReg[31]                                             ; Merged with CPU_Core:CPU_Core_inst|ALU:ALU_inst|flagsReg[2]       ;
; VGA_Controller:VGA_Controller_inst|horizontalCount3[0..3]                                     ; Lost fanout                                                       ;
; VGA_Controller:VGA_Controller_inst|verticalCount3[0]                                          ; Lost fanout                                                       ;
; VGA_Controller:VGA_Controller_inst|verticalCount2[0]                                          ; Lost fanout                                                       ;
; memoryMapping:memoryMapping_inst|clockController:clockController_inst|countCyclesRegister[31] ; Lost fanout                                                       ;
; Total Number of Removed Registers = 57                                                        ;                                                                   ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[7] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[7] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[6] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[6] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[5] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[5] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[4] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[4] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[3] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[3] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|carryInReg                                          ; Stuck at GND              ; memoryMapping:memoryMapping_inst|debugSignalsReg[77]                        ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; VGA_Controller:VGA_Controller_inst|verticalCount3[0]                                      ; Lost Fanouts              ; VGA_Controller:VGA_Controller_inst|verticalCount2[0]                        ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3327  ;
; Number of registers using Synchronous Clear  ; 280   ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 3261  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3131  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[1]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[5]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[4]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[7]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[8]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxStable      ; 15      ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[3] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[2] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[4] ; 1       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[1] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[0] ; 2       ;
; Total number of inverted registers = 11                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                            ;
+---------------------------------------------------------+--------------------------------------------------------+------+
; Register Name                                           ; Megafunction                                           ; Type ;
+---------------------------------------------------------+--------------------------------------------------------+------+
; VGA_ImageBuffer:VAG_ImageBuffer_inst|sysDataOut[0..31]  ; VGA_ImageBuffer:VAG_ImageBuffer_inst|framebuffer_rtl_0 ; RAM  ;
; VGA_ImageBuffer:VAG_ImageBuffer_inst|VGA_DataOut[0..31] ; VGA_ImageBuffer:VAG_ImageBuffer_inst|framebuffer_rtl_0 ; RAM  ;
; RAM:ram_inst|dataOut[0..31]                             ; RAM:ram_inst|ram_rtl_0                                 ; RAM  ;
+---------------------------------------------------------+--------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst|registers[13][3]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[6]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[9]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[12]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[17]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[20]         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|debounceCount[0]                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[24]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|instructionReg[16]                                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|instructionReg[14]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countBitsReceived[0]          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|clockController:clockController_inst|debounceCount[6]              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|CPSR_Reg[2]                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst|countReg[0]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst|countReg[5]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst|countReg[5]                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst|countReg[20]                     ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countReceiveCycles[2]         ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptHandlerAddress[14] ;
; 15:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|destinationRegisterNumberReg[3]                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|bitManipulationValSelReg[2]                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|operand2SelReg[1]                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[7]                                              ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[19]                                             ;
; 21:1               ; 4 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[11]                                             ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[17]                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[12]                                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[0]                                              ;
; 25:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[3]                                              ;
; 23:1               ; 16 bits   ; 240 LEs       ; 208 LEs              ; 32 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[21]                                                        ;
; 27:1               ; 7 bits    ; 126 LEs       ; 112 LEs              ; 14 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[9]                                                         ;
; 55:1               ; 5 bits    ; 180 LEs       ; 160 LEs              ; 20 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[4]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countBitsTransmitted          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countTransmitCycles           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|debugPtr                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|currentMaxPriorityLevel     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[0][4]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|addressDecoder:addressDecoder_inst|ramReadEn                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[0][2]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[1][0]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[2][1]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[3][3]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[4][3]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[5][3]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |top|addressDecoder:addressDecoder_inst|memoryMappedDevicesReadEn                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|addressDecoder:addressDecoder_inst|dataOut[31]                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux64                                                           ;
; 16:1               ; 31 bits   ; 310 LEs       ; 248 LEs              ; 62 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux62                                                           ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|Mux66                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|bitManipulationCode[1]                                        ;
; 6:1                ; 37 bits   ; 148 LEs       ; 37 LEs               ; 111 LEs                ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU[16]                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|memWriteReq                                                   ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|operand2[5]                                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux14                                                           ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|operand1[3]                                 ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|operand2Sel[1]                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux17                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux24                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|interruptsClr[4]                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|interruptsClr[1]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux29                                                           ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|loadRegistersSel[1]                                           ;
; 23:1               ; 5 bits    ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|bitManipulationValOut[2]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0|altsyncram_i7q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for RAM:ram_inst|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+---------------------------------------+-------+---------------------+
; Parameter Name                        ; Value ; Type                ;
+---------------------------------------+-------+---------------------+
; numDigitalIO_Pins                     ; 6     ; Signed Integer      ;
; numSevenSegmentDisplays               ; 6     ; Signed Integer      ;
; individualSevenSegmentDisplayControll ; true  ; Enumerated          ;
; memSize                               ; 4096  ; Signed Integer      ;
; invertResetBtn                        ; true  ; Enumerated          ;
; FPGA_Platform                         ; intel ; String              ;
; sysClkMultiplier                      ; 10.0  ; Signed Float        ;
; sysClkDivider                         ; 10.0  ; Signed Float        ;
; externalClkPeriod                     ; 20.0  ; Signed Float        ;
; defaultSerialInterfacePrescaler       ; 434   ; Signed Integer      ;
; VGA_ClkMultiplier                     ; 10.0  ; Signed Float        ;
; VGA_ClkDivider                        ; 20.0  ; Signed Float        ;
; numCPU_CoreDebugSignals               ; 868   ; Signed Integer      ;
; numExternalDebugSignals               ; 152   ; Signed Integer      ;
; numMMIO_Interrupts                    ; 5     ; Signed Integer      ;
; numCPU_Interrupts                     ; 2     ; Signed Integer      ;
; numOther_Interrupts                   ; 1     ; Signed Integer      ;
+---------------------------------------+-------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockGenerator:internalClockGenerator_inst ;
+------------------+-------+--------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                         ;
+------------------+-------+--------------------------------------------------------------+
; clkfbout_mult_f  ; 10.0  ; Signed Float                                                 ;
; clkout0_divide_f ; 10.0  ; Signed Float                                                 ;
; clkin1_period    ; 20.0  ; Signed Float                                                 ;
+------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockGenerator:internalClockGenerator_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------------+-----------------------------------------+
; Parameter Name                ; Value                                 ; Type                                    ;
+-------------------------------+---------------------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                                ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                                  ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mmcm_ClockGenerator ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                 ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped                                 ;
; LOCK_HIGH                     ; 1                                     ; Untyped                                 ;
; LOCK_LOW                      ; 1                                     ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped                                 ;
; SKIP_VCO                      ; OFF                                   ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped                                 ;
; BANDWIDTH                     ; 0                                     ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                                     ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                                     ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 10                                    ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                                     ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 10                                    ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                                     ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped                                 ;
; VCO_MIN                       ; 0                                     ; Untyped                                 ;
; VCO_MAX                       ; 0                                     ; Untyped                                 ;
; VCO_CENTER                    ; 0                                     ; Untyped                                 ;
; PFD_MIN                       ; 0                                     ; Untyped                                 ;
; PFD_MAX                       ; 0                                     ; Untyped                                 ;
; M_INITIAL                     ; 0                                     ; Untyped                                 ;
; M                             ; 0                                     ; Untyped                                 ;
; N                             ; 1                                     ; Untyped                                 ;
; M2                            ; 1                                     ; Untyped                                 ;
; N2                            ; 1                                     ; Untyped                                 ;
; SS                            ; 1                                     ; Untyped                                 ;
; C0_HIGH                       ; 0                                     ; Untyped                                 ;
; C1_HIGH                       ; 0                                     ; Untyped                                 ;
; C2_HIGH                       ; 0                                     ; Untyped                                 ;
; C3_HIGH                       ; 0                                     ; Untyped                                 ;
; C4_HIGH                       ; 0                                     ; Untyped                                 ;
; C5_HIGH                       ; 0                                     ; Untyped                                 ;
; C6_HIGH                       ; 0                                     ; Untyped                                 ;
; C7_HIGH                       ; 0                                     ; Untyped                                 ;
; C8_HIGH                       ; 0                                     ; Untyped                                 ;
; C9_HIGH                       ; 0                                     ; Untyped                                 ;
; C0_LOW                        ; 0                                     ; Untyped                                 ;
; C1_LOW                        ; 0                                     ; Untyped                                 ;
; C2_LOW                        ; 0                                     ; Untyped                                 ;
; C3_LOW                        ; 0                                     ; Untyped                                 ;
; C4_LOW                        ; 0                                     ; Untyped                                 ;
; C5_LOW                        ; 0                                     ; Untyped                                 ;
; C6_LOW                        ; 0                                     ; Untyped                                 ;
; C7_LOW                        ; 0                                     ; Untyped                                 ;
; C8_LOW                        ; 0                                     ; Untyped                                 ;
; C9_LOW                        ; 0                                     ; Untyped                                 ;
; C0_INITIAL                    ; 0                                     ; Untyped                                 ;
; C1_INITIAL                    ; 0                                     ; Untyped                                 ;
; C2_INITIAL                    ; 0                                     ; Untyped                                 ;
; C3_INITIAL                    ; 0                                     ; Untyped                                 ;
; C4_INITIAL                    ; 0                                     ; Untyped                                 ;
; C5_INITIAL                    ; 0                                     ; Untyped                                 ;
; C6_INITIAL                    ; 0                                     ; Untyped                                 ;
; C7_INITIAL                    ; 0                                     ; Untyped                                 ;
; C8_INITIAL                    ; 0                                     ; Untyped                                 ;
; C9_INITIAL                    ; 0                                     ; Untyped                                 ;
; C0_MODE                       ; BYPASS                                ; Untyped                                 ;
; C1_MODE                       ; BYPASS                                ; Untyped                                 ;
; C2_MODE                       ; BYPASS                                ; Untyped                                 ;
; C3_MODE                       ; BYPASS                                ; Untyped                                 ;
; C4_MODE                       ; BYPASS                                ; Untyped                                 ;
; C5_MODE                       ; BYPASS                                ; Untyped                                 ;
; C6_MODE                       ; BYPASS                                ; Untyped                                 ;
; C7_MODE                       ; BYPASS                                ; Untyped                                 ;
; C8_MODE                       ; BYPASS                                ; Untyped                                 ;
; C9_MODE                       ; BYPASS                                ; Untyped                                 ;
; C0_PH                         ; 0                                     ; Untyped                                 ;
; C1_PH                         ; 0                                     ; Untyped                                 ;
; C2_PH                         ; 0                                     ; Untyped                                 ;
; C3_PH                         ; 0                                     ; Untyped                                 ;
; C4_PH                         ; 0                                     ; Untyped                                 ;
; C5_PH                         ; 0                                     ; Untyped                                 ;
; C6_PH                         ; 0                                     ; Untyped                                 ;
; C7_PH                         ; 0                                     ; Untyped                                 ;
; C8_PH                         ; 0                                     ; Untyped                                 ;
; C9_PH                         ; 0                                     ; Untyped                                 ;
; L0_HIGH                       ; 1                                     ; Untyped                                 ;
; L1_HIGH                       ; 1                                     ; Untyped                                 ;
; G0_HIGH                       ; 1                                     ; Untyped                                 ;
; G1_HIGH                       ; 1                                     ; Untyped                                 ;
; G2_HIGH                       ; 1                                     ; Untyped                                 ;
; G3_HIGH                       ; 1                                     ; Untyped                                 ;
; E0_HIGH                       ; 1                                     ; Untyped                                 ;
; E1_HIGH                       ; 1                                     ; Untyped                                 ;
; E2_HIGH                       ; 1                                     ; Untyped                                 ;
; E3_HIGH                       ; 1                                     ; Untyped                                 ;
; L0_LOW                        ; 1                                     ; Untyped                                 ;
; L1_LOW                        ; 1                                     ; Untyped                                 ;
; G0_LOW                        ; 1                                     ; Untyped                                 ;
; G1_LOW                        ; 1                                     ; Untyped                                 ;
; G2_LOW                        ; 1                                     ; Untyped                                 ;
; G3_LOW                        ; 1                                     ; Untyped                                 ;
; E0_LOW                        ; 1                                     ; Untyped                                 ;
; E1_LOW                        ; 1                                     ; Untyped                                 ;
; E2_LOW                        ; 1                                     ; Untyped                                 ;
; E3_LOW                        ; 1                                     ; Untyped                                 ;
; L0_INITIAL                    ; 1                                     ; Untyped                                 ;
; L1_INITIAL                    ; 1                                     ; Untyped                                 ;
; G0_INITIAL                    ; 1                                     ; Untyped                                 ;
; G1_INITIAL                    ; 1                                     ; Untyped                                 ;
; G2_INITIAL                    ; 1                                     ; Untyped                                 ;
; G3_INITIAL                    ; 1                                     ; Untyped                                 ;
; E0_INITIAL                    ; 1                                     ; Untyped                                 ;
; E1_INITIAL                    ; 1                                     ; Untyped                                 ;
; E2_INITIAL                    ; 1                                     ; Untyped                                 ;
; E3_INITIAL                    ; 1                                     ; Untyped                                 ;
; L0_MODE                       ; BYPASS                                ; Untyped                                 ;
; L1_MODE                       ; BYPASS                                ; Untyped                                 ;
; G0_MODE                       ; BYPASS                                ; Untyped                                 ;
; G1_MODE                       ; BYPASS                                ; Untyped                                 ;
; G2_MODE                       ; BYPASS                                ; Untyped                                 ;
; G3_MODE                       ; BYPASS                                ; Untyped                                 ;
; E0_MODE                       ; BYPASS                                ; Untyped                                 ;
; E1_MODE                       ; BYPASS                                ; Untyped                                 ;
; E2_MODE                       ; BYPASS                                ; Untyped                                 ;
; E3_MODE                       ; BYPASS                                ; Untyped                                 ;
; L0_PH                         ; 0                                     ; Untyped                                 ;
; L1_PH                         ; 0                                     ; Untyped                                 ;
; G0_PH                         ; 0                                     ; Untyped                                 ;
; G1_PH                         ; 0                                     ; Untyped                                 ;
; G2_PH                         ; 0                                     ; Untyped                                 ;
; G3_PH                         ; 0                                     ; Untyped                                 ;
; E0_PH                         ; 0                                     ; Untyped                                 ;
; E1_PH                         ; 0                                     ; Untyped                                 ;
; E2_PH                         ; 0                                     ; Untyped                                 ;
; E3_PH                         ; 0                                     ; Untyped                                 ;
; M_PH                          ; 0                                     ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                                    ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                                    ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                                    ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                                    ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                                    ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                                     ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                                     ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                                     ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                                ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_ARESET                   ; PORT_USED                             ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED                             ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped                                 ;
; CBXI_PARAMETER                ; mmcm_ClockGenerator_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                                     ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped                                 ;
; DEVICE_FAMILY                 ; MAX 10                                ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE                          ;
+-------------------------------+---------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockGenerator:VGA_ClkGenerator_inst ;
+------------------+-------+--------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                   ;
+------------------+-------+--------------------------------------------------------+
; clkfbout_mult_f  ; 10.0  ; Signed Float                                           ;
; clkout0_divide_f ; 20.0  ; Signed Float                                           ;
; clkin1_period    ; 20.0  ; Signed Float                                           ;
+------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------------+-----------------------------------+
; Parameter Name                ; Value                                 ; Type                              ;
+-------------------------------+---------------------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                                ; Untyped                           ;
; PLL_TYPE                      ; AUTO                                  ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mmcm_ClockGenerator ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                 ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped                           ;
; LOCK_HIGH                     ; 1                                     ; Untyped                           ;
; LOCK_LOW                      ; 1                                     ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped                           ;
; SKIP_VCO                      ; OFF                                   ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped                           ;
; BANDWIDTH                     ; 0                                     ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped                           ;
; DOWN_SPREAD                   ; 0                                     ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                                     ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 10                                    ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                                     ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 20                                    ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped                           ;
; DPA_DIVIDER                   ; 0                                     ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped                           ;
; VCO_MIN                       ; 0                                     ; Untyped                           ;
; VCO_MAX                       ; 0                                     ; Untyped                           ;
; VCO_CENTER                    ; 0                                     ; Untyped                           ;
; PFD_MIN                       ; 0                                     ; Untyped                           ;
; PFD_MAX                       ; 0                                     ; Untyped                           ;
; M_INITIAL                     ; 0                                     ; Untyped                           ;
; M                             ; 0                                     ; Untyped                           ;
; N                             ; 1                                     ; Untyped                           ;
; M2                            ; 1                                     ; Untyped                           ;
; N2                            ; 1                                     ; Untyped                           ;
; SS                            ; 1                                     ; Untyped                           ;
; C0_HIGH                       ; 0                                     ; Untyped                           ;
; C1_HIGH                       ; 0                                     ; Untyped                           ;
; C2_HIGH                       ; 0                                     ; Untyped                           ;
; C3_HIGH                       ; 0                                     ; Untyped                           ;
; C4_HIGH                       ; 0                                     ; Untyped                           ;
; C5_HIGH                       ; 0                                     ; Untyped                           ;
; C6_HIGH                       ; 0                                     ; Untyped                           ;
; C7_HIGH                       ; 0                                     ; Untyped                           ;
; C8_HIGH                       ; 0                                     ; Untyped                           ;
; C9_HIGH                       ; 0                                     ; Untyped                           ;
; C0_LOW                        ; 0                                     ; Untyped                           ;
; C1_LOW                        ; 0                                     ; Untyped                           ;
; C2_LOW                        ; 0                                     ; Untyped                           ;
; C3_LOW                        ; 0                                     ; Untyped                           ;
; C4_LOW                        ; 0                                     ; Untyped                           ;
; C5_LOW                        ; 0                                     ; Untyped                           ;
; C6_LOW                        ; 0                                     ; Untyped                           ;
; C7_LOW                        ; 0                                     ; Untyped                           ;
; C8_LOW                        ; 0                                     ; Untyped                           ;
; C9_LOW                        ; 0                                     ; Untyped                           ;
; C0_INITIAL                    ; 0                                     ; Untyped                           ;
; C1_INITIAL                    ; 0                                     ; Untyped                           ;
; C2_INITIAL                    ; 0                                     ; Untyped                           ;
; C3_INITIAL                    ; 0                                     ; Untyped                           ;
; C4_INITIAL                    ; 0                                     ; Untyped                           ;
; C5_INITIAL                    ; 0                                     ; Untyped                           ;
; C6_INITIAL                    ; 0                                     ; Untyped                           ;
; C7_INITIAL                    ; 0                                     ; Untyped                           ;
; C8_INITIAL                    ; 0                                     ; Untyped                           ;
; C9_INITIAL                    ; 0                                     ; Untyped                           ;
; C0_MODE                       ; BYPASS                                ; Untyped                           ;
; C1_MODE                       ; BYPASS                                ; Untyped                           ;
; C2_MODE                       ; BYPASS                                ; Untyped                           ;
; C3_MODE                       ; BYPASS                                ; Untyped                           ;
; C4_MODE                       ; BYPASS                                ; Untyped                           ;
; C5_MODE                       ; BYPASS                                ; Untyped                           ;
; C6_MODE                       ; BYPASS                                ; Untyped                           ;
; C7_MODE                       ; BYPASS                                ; Untyped                           ;
; C8_MODE                       ; BYPASS                                ; Untyped                           ;
; C9_MODE                       ; BYPASS                                ; Untyped                           ;
; C0_PH                         ; 0                                     ; Untyped                           ;
; C1_PH                         ; 0                                     ; Untyped                           ;
; C2_PH                         ; 0                                     ; Untyped                           ;
; C3_PH                         ; 0                                     ; Untyped                           ;
; C4_PH                         ; 0                                     ; Untyped                           ;
; C5_PH                         ; 0                                     ; Untyped                           ;
; C6_PH                         ; 0                                     ; Untyped                           ;
; C7_PH                         ; 0                                     ; Untyped                           ;
; C8_PH                         ; 0                                     ; Untyped                           ;
; C9_PH                         ; 0                                     ; Untyped                           ;
; L0_HIGH                       ; 1                                     ; Untyped                           ;
; L1_HIGH                       ; 1                                     ; Untyped                           ;
; G0_HIGH                       ; 1                                     ; Untyped                           ;
; G1_HIGH                       ; 1                                     ; Untyped                           ;
; G2_HIGH                       ; 1                                     ; Untyped                           ;
; G3_HIGH                       ; 1                                     ; Untyped                           ;
; E0_HIGH                       ; 1                                     ; Untyped                           ;
; E1_HIGH                       ; 1                                     ; Untyped                           ;
; E2_HIGH                       ; 1                                     ; Untyped                           ;
; E3_HIGH                       ; 1                                     ; Untyped                           ;
; L0_LOW                        ; 1                                     ; Untyped                           ;
; L1_LOW                        ; 1                                     ; Untyped                           ;
; G0_LOW                        ; 1                                     ; Untyped                           ;
; G1_LOW                        ; 1                                     ; Untyped                           ;
; G2_LOW                        ; 1                                     ; Untyped                           ;
; G3_LOW                        ; 1                                     ; Untyped                           ;
; E0_LOW                        ; 1                                     ; Untyped                           ;
; E1_LOW                        ; 1                                     ; Untyped                           ;
; E2_LOW                        ; 1                                     ; Untyped                           ;
; E3_LOW                        ; 1                                     ; Untyped                           ;
; L0_INITIAL                    ; 1                                     ; Untyped                           ;
; L1_INITIAL                    ; 1                                     ; Untyped                           ;
; G0_INITIAL                    ; 1                                     ; Untyped                           ;
; G1_INITIAL                    ; 1                                     ; Untyped                           ;
; G2_INITIAL                    ; 1                                     ; Untyped                           ;
; G3_INITIAL                    ; 1                                     ; Untyped                           ;
; E0_INITIAL                    ; 1                                     ; Untyped                           ;
; E1_INITIAL                    ; 1                                     ; Untyped                           ;
; E2_INITIAL                    ; 1                                     ; Untyped                           ;
; E3_INITIAL                    ; 1                                     ; Untyped                           ;
; L0_MODE                       ; BYPASS                                ; Untyped                           ;
; L1_MODE                       ; BYPASS                                ; Untyped                           ;
; G0_MODE                       ; BYPASS                                ; Untyped                           ;
; G1_MODE                       ; BYPASS                                ; Untyped                           ;
; G2_MODE                       ; BYPASS                                ; Untyped                           ;
; G3_MODE                       ; BYPASS                                ; Untyped                           ;
; E0_MODE                       ; BYPASS                                ; Untyped                           ;
; E1_MODE                       ; BYPASS                                ; Untyped                           ;
; E2_MODE                       ; BYPASS                                ; Untyped                           ;
; E3_MODE                       ; BYPASS                                ; Untyped                           ;
; L0_PH                         ; 0                                     ; Untyped                           ;
; L1_PH                         ; 0                                     ; Untyped                           ;
; G0_PH                         ; 0                                     ; Untyped                           ;
; G1_PH                         ; 0                                     ; Untyped                           ;
; G2_PH                         ; 0                                     ; Untyped                           ;
; G3_PH                         ; 0                                     ; Untyped                           ;
; E0_PH                         ; 0                                     ; Untyped                           ;
; E1_PH                         ; 0                                     ; Untyped                           ;
; E2_PH                         ; 0                                     ; Untyped                           ;
; E3_PH                         ; 0                                     ; Untyped                           ;
; M_PH                          ; 0                                     ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped                           ;
; CLK0_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK1_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK2_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK3_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK4_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK5_COUNTER                  ; G0                                    ; Untyped                           ;
; CLK6_COUNTER                  ; E0                                    ; Untyped                           ;
; CLK7_COUNTER                  ; E1                                    ; Untyped                           ;
; CLK8_COUNTER                  ; E2                                    ; Untyped                           ;
; CLK9_COUNTER                  ; E3                                    ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped                           ;
; M_TIME_DELAY                  ; 0                                     ; Untyped                           ;
; N_TIME_DELAY                  ; 0                                     ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped                           ;
; VCO_POST_SCALE                ; 0                                     ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                                ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                             ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_LOCKED                   ; PORT_USED                             ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped                           ;
; CBXI_PARAMETER                ; mmcm_ClockGenerator_altpll1           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                                     ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped                           ;
; DEVICE_FAMILY                 ; MAX 10                                ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst ;
+-------------------------+-------+-----------------------------------+
; Parameter Name          ; Value ; Type                              ;
+-------------------------+-------+-----------------------------------+
; numexternalinterrupts   ; 6     ; Signed Integer                    ;
; numinterrupts           ; 8     ; Signed Integer                    ;
; numcpu_coredebugsignals ; 868   ; Signed Integer                    ;
+-------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; numinterrupts  ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|controlUnit:CU ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; numinterrupts  ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst ;
+---------------------------------------+-------+-------------------------------+
; Parameter Name                        ; Value ; Type                          ;
+---------------------------------------+-------+-------------------------------+
; defaultserialinterfaceprescaler       ; 434   ; Signed Integer                ;
; numdigitalio_pins                     ; 6     ; Signed Integer                ;
; numsevensegmentdisplays               ; 6     ; Signed Integer                ;
; numcpu_coredebugsignals               ; 868   ; Signed Integer                ;
; individualsevensegmentdisplaycontroll ; true  ; Enumerated                    ;
; numexternaldebugsignals               ; 152   ; Signed Integer                ;
; numinterrupts                         ; 8     ; Signed Integer                ;
; nummmio_interrupts                    ; 5     ; Signed Integer                ;
+---------------------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst ;
+---------------------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name                        ; Value ; Type                                                                           ;
+---------------------------------------+-------+--------------------------------------------------------------------------------+
; numsevensegmentdisplays               ; 6     ; Signed Integer                                                                 ;
; individualsevensegmentdisplaycontroll ; true  ; Enumerated                                                                     ;
+---------------------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst ;
+-------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                             ;
+-------------------------+-------+----------------------------------------------------------------------------------+
; numcpu_coredebugsignals ; 868   ; Signed Integer                                                                   ;
; numexternaldebugsignals ; 152   ; Signed Integer                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ramsize        ; 4096  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addressDecoder:addressDecoder_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; memsize        ; 4096  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_i7q1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:ram_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 32                   ; Untyped                ;
; WIDTHAD_A                          ; 12                   ; Untyped                ;
; NUMWORDS_A                         ; 4096                 ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_ir71      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                    ;
+------------------------------------------------+----------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32       ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32       ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                 ;
; LATENCY                                        ; 0        ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                 ;
+------------------------------------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                  ;
; Entity Instance               ; clockGenerator:internalClockGenerator_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
; Entity Instance               ; clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                 ;
; Entity Instance                           ; VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 16384                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; RAM:ram_inst|altsyncram:ram_rtl_0                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                             ;
+---------------------------------------+----------------------------------------------------+
; Name                                  ; Value                                              ;
+---------------------------------------+----------------------------------------------------+
; Number of entity instances            ; 1                                                  ;
; Entity Instance                       ; CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                 ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
+---------------------------------------+----------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RAM:ram_inst"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; address[31..30] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst"                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dataavailableinterrupt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 3327                        ;
;     CLR               ; 123                         ;
;     CLR SCLR          ; 7                           ;
;     ENA CLR           ; 2843                        ;
;     ENA CLR SCLR      ; 238                         ;
;     ENA CLR SCLR SLD  ; 9                           ;
;     ENA CLR SLD       ; 41                          ;
;     SCLR              ; 26                          ;
;     plain             ; 40                          ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 6524                        ;
;     arith             ; 1156                        ;
;         2 data inputs ; 668                         ;
;         3 data inputs ; 488                         ;
;     normal            ; 5368                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 563                         ;
;         4 data inputs ; 4417                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 32.00                       ;
; Average LUT depth     ; 12.20                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Mar 23 16:32:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-XG-V1 -c top
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd
    Info (12022): Found design unit 1: RAM-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd Line: 21
    Info (12023): Found entity 1: RAM File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd
    Info (12022): Found design unit 1: VGA_ImageBuffer-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd Line: 21
    Info (12023): Found entity 1: VGA_ImageBuffer File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd Line: 24
    Info (12023): Found entity 1: VGA_Controller File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd Line: 29
    Info (12023): Found entity 1: ALU File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd
    Info (12022): Found design unit 1: busManagement-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd Line: 27
    Info (12023): Found entity 1: busManagement File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd
    Info (12022): Found design unit 1: controlUnit-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 61
    Info (12023): Found entity 1: controlUnit File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd
    Info (12022): Found design unit 1: coreInterruptController-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd Line: 20
    Info (12023): Found entity 1: coreInterruptController File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd
    Info (12022): Found design unit 1: CPU_Core-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 39
    Info (12023): Found entity 1: CPU_Core File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd
    Info (12022): Found design unit 1: registerFile-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd Line: 27
    Info (12023): Found entity 1: registerFile File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd
    Info (12022): Found design unit 1: clockController-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd Line: 22
    Info (12023): Found entity 1: clockController File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd
    Info (12022): Found design unit 1: hardwareTimer-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd Line: 36
    Info (12023): Found entity 1: hardwareTimer File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd
    Info (12022): Found design unit 1: IO_PinDigital-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd Line: 18
    Info (12023): Found entity 1: IO_PinDigital File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd
    Info (12022): Found design unit 1: memoryMapping-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 60
    Info (12023): Found entity 1: memoryMapping File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd
    Info (12022): Found design unit 1: serialInterface-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd Line: 31
    Info (12023): Found entity 1: serialInterface File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd
    Info (12022): Found design unit 1: sevenSegmentDisplays-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd Line: 34
    Info (12023): Found entity 1: sevenSegmentDisplays File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd
    Info (12022): Found design unit 1: addressDecoder-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd Line: 40
    Info (12023): Found entity 1: addressDecoder File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd
    Info (12022): Found design unit 1: clockGenerator-SYN File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 20
    Info (12023): Found entity 1: clockGenerator File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd
    Info (12022): Found design unit 1: helperPackage File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd Line: 5
    Info (12022): Found design unit 2: helperPackage-body File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd
    Info (12022): Found design unit 1: top-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 68
    Info (12023): Found entity 1: top File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 10
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clockGenerator" for hierarchy "clockGenerator:internalClockGenerator_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 351
Info (12128): Elaborating entity "altpll" for hierarchy "clockGenerator:internalClockGenerator_inst|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "clockGenerator:internalClockGenerator_inst|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
Info (12133): Instantiated megafunction "clockGenerator:internalClockGenerator_inst|altpll:altpll_component" with the following parameter: File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mmcm_ClockGenerator"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll.v
    Info (12023): Found entity 1: mmcm_ClockGenerator_altpll File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v Line: 31
Info (12128): Elaborating entity "mmcm_ClockGenerator_altpll" for hierarchy "clockGenerator:internalClockGenerator_inst|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated" File: /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clockGenerator" for hierarchy "clockGenerator:VGA_ClkGenerator_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 365
Info (12128): Elaborating entity "altpll" for hierarchy "clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
Info (12133): Instantiated megafunction "clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component" with the following parameter: File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd Line: 109
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "20"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mmcm_ClockGenerator"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll1.v
    Info (12023): Found entity 1: mmcm_ClockGenerator_altpll1 File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v Line: 31
Info (12128): Elaborating entity "mmcm_ClockGenerator_altpll1" for hierarchy "clockGenerator:VGA_ClkGenerator_inst|altpll:altpll_component|mmcm_ClockGenerator_altpll1:auto_generated" File: /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CPU_Core" for hierarchy "CPU_Core:CPU_Core_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 378
Info (12128): Elaborating entity "ALU" for hierarchy "CPU_Core:CPU_Core_inst|ALU:ALU_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 236
Info (12128): Elaborating entity "registerFile" for hierarchy "CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 260
Info (12128): Elaborating entity "busManagement" for hierarchy "CPU_Core:CPU_Core_inst|busManagement:busManagement_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 275
Info (12128): Elaborating entity "coreInterruptController" for hierarchy "CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 299
Info (12128): Elaborating entity "controlUnit" for hierarchy "CPU_Core:CPU_Core_inst|controlUnit:CU" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd Line: 314
Info (10041): Inferred latch for "stateMachine:instructionClass.INVALID" at controlUnit.vhd(346) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 346
Info (10041): Inferred latch for "stateMachine:instructionClass.CONTROL_FLOW" at controlUnit.vhd(346) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 346
Info (10041): Inferred latch for "stateMachine:instructionClass.SPECIAL" at controlUnit.vhd(346) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 346
Info (10041): Inferred latch for "stateMachine:instructionClass.DATA_MOVEMENT" at controlUnit.vhd(346) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 346
Info (10041): Inferred latch for "stateMachine:instructionClass.DATA_PROCESSING" at controlUnit.vhd(346) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 346
Info (12128): Elaborating entity "memoryMapping" for hierarchy "memoryMapping:memoryMapping_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 407
Warning (10036): Verilog HDL or VHDL warning at memoryMapping.vhd(168): object "serialDataAvailableInterrupt" assigned a value but never read File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 168
Info (12128): Elaborating entity "sevenSegmentDisplays" for hierarchy "memoryMapping:memoryMapping_inst|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 485
Info (12128): Elaborating entity "clockController" for hierarchy "memoryMapping:memoryMapping_inst|clockController:clockController_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 501
Info (12128): Elaborating entity "serialInterface" for hierarchy "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 515
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 540
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 558
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 594
Info (12128): Elaborating entity "IO_PinDigital" for hierarchy "memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 613
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 448
Info (12128): Elaborating entity "addressDecoder" for hierarchy "addressDecoder:addressDecoder_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 463
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Controller_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 492
Info (12128): Elaborating entity "VGA_ImageBuffer" for hierarchy "VGA_ImageBuffer:VAG_ImageBuffer_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 506
Warning (276027): Inferred dual-clock RAM node "VGA_ImageBuffer:VAG_ImageBuffer_inst|framebuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA_ImageBuffer:VAG_ImageBuffer_inst|framebuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:ram_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mult0" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0"
Info (12133): Instantiated megafunction "VGA_ImageBuffer:VAG_ImageBuffer_inst|altsyncram:framebuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf
    Info (12023): Found entity 1: altsyncram_i7q1 File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_i7q1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_2j9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mux_63b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RAM:ram_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:ram_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ir71.tdf
    Info (12023): Found entity 1: altsyncram_ir71 File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_ir71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd Line: 166
Info (12133): Instantiated megafunction "CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0" with the following parameter: File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_tns.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd Line: 285
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sevenSegmentAnodes[0]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
    Warning (13410): Pin "sevenSegmentAnodes[1]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
    Warning (13410): Pin "sevenSegmentAnodes[2]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
    Warning (13410): Pin "sevenSegmentAnodes[3]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
    Warning (13410): Pin "sevenSegmentAnodes[4]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
    Warning (13410): Pin "sevenSegmentAnodes[5]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd Line: 54
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|sourceRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 818
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|destinationRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 818
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|addressRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd Line: 818
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9253 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 9076 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 563 megabytes
    Info: Processing ended: Sun Mar 23 16:33:09 2025
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:34


