$date
	Wed Dec  3 13:27:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_tb $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1$
#30
1#
#40
0!
1"
0#
0$
1%
#50
1#
#60
0#
1$
#70
1#
#80
1!
0#
0$
0%
1&
#90
1#
#100
0#
1$
#110
1#
#120
0#
0$
1%
#130
1#
#140
0#
1$
#150
1#
#160
