{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543582468205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543582468205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:54:28 2018 " "Processing started: Fri Nov 30 20:54:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543582468205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543582468205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543582468215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543582468725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543582468725 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(226) " "Verilog HDL Expression warning at selecting_machine_test.v(226): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(230) " "Verilog HDL Expression warning at selecting_machine_test.v(230): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(234) " "Verilog HDL Expression warning at selecting_machine_test.v(234): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(238) " "Verilog HDL Expression warning at selecting_machine_test.v(238): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(242) " "Verilog HDL Expression warning at selecting_machine_test.v(242): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(246) " "Verilog HDL Expression warning at selecting_machine_test.v(246): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543582479856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_test.v 7 7 " "Found 7 design units, including 7 entities, in source file selecting_machine_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_test " "Found entity 1: selecting_machine_test" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequencer_eng " "Found entity 2: sequencer_eng" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequencer_num " "Found entity 3: sequencer_num" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_chi " "Found entity 4: sequencer_chi" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode_seg " "Found entity 5: decode_seg" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode_lattice " "Found entity 6: decode_lattice" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""} { "Info" "ISGN_ENTITY_NAME" "7 frequency_divider " "Found entity 7: frequency_divider" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543582479876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543582479876 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_seg selecting_machine_test.v(88) " "Verilog HDL Implicit Net warning at selecting_machine_test.v(88): created implicit net for \"digit_seg\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582479886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_test " "Elaborating entity \"selecting_machine_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543582480016 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "digit_scan selecting_machine_test.v(7) " "Output port \"digit_scan\" at selecting_machine_test.v(7) has no driver" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543582480036 "|selecting_machine_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "selecting_machine_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480176 "|selecting_machine_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "selecting_machine_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480195 "|selecting_machine_test|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "selecting_machine_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480205 "|selecting_machine_test|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "selecting_machine_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480215 "|selecting_machine_test|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "selecting_machine_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480225 "|selecting_machine_test|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "selecting_machine_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480225 "|selecting_machine_test|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "selecting_machine_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(341) " "Verilog HDL assignment warning at selecting_machine_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480235 "|selecting_machine_test|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(165) " "Verilog HDL assignment warning at selecting_machine_test.v(165): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480245 "|selecting_machine_test|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(115) " "Verilog HDL assignment warning at selecting_machine_test.v(115): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480255 "|selecting_machine_test|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(140) " "Verilog HDL assignment warning at selecting_machine_test.v(140): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480265 "|selecting_machine_test|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "selecting_machine_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(196) " "Verilog HDL assignment warning at selecting_machine_test.v(196): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480275 "|selecting_machine_test|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"decode_lattice:u2\"" {  } { { "selecting_machine_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543582480286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(271) " "Verilog HDL assignment warning at selecting_machine_test.v(271): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543582480286 "|selecting_machine_test|decode_lattice:u2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "selecting_machine_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543582480356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543582480726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] GND " "Pin \"col\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] GND " "Pin \"col\[1\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] GND " "Pin \"col\[2\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] GND " "Pin \"col\[3\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] GND " "Pin \"col\[4\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[5\] GND " "Pin \"col\[5\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[6\] GND " "Pin \"col\[6\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[7\] GND " "Pin \"col\[7\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] GND " "Pin \"digit_scan\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[1\] GND " "Pin \"digit_scan\[1\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[2\] GND " "Pin \"digit_scan\[2\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[3\] GND " "Pin \"digit_scan\[3\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[4\] GND " "Pin \"digit_scan\[4\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[5\] GND " "Pin \"digit_scan\[5\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[6\] GND " "Pin \"digit_scan\[6\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[7\] GND " "Pin \"digit_scan\[7\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[0\] GND " "Pin \"digit_cath\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[1\] GND " "Pin \"digit_cath\[1\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[2\] GND " "Pin \"digit_cath\[2\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[3\] GND " "Pin \"digit_cath\[3\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[4\] GND " "Pin \"digit_cath\[4\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[5\] GND " "Pin \"digit_cath\[5\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543582480796 "|selecting_machine_test|digit_cath[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543582480796 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543582481106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[3\] " "No output dependent on input pin \"BTN\[3\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[4\] " "No output dependent on input pin \"BTN\[4\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[5\] " "No output dependent on input pin \"BTN\[5\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[6\] " "No output dependent on input pin \"BTN\[6\]\"" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test_prime/selecting_machine_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543582481186 "|selecting_machine_test|BTN[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543582481186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543582481196 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543582481196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543582481196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543582483020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:54:43 2018 " "Processing ended: Fri Nov 30 20:54:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543582483020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543582483020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543582483020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543582483020 ""}
