
---------- Begin Simulation Statistics ----------
final_tick                                44978030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    92730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   685.49                       # Real time elapsed on the host
host_tick_rate                               65614124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63303000                       # Number of instructions simulated
sim_ops                                      63565966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044978                       # Number of seconds simulated
sim_ticks                                 44978030000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.675779                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11383274                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13443365                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2819469                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12590822                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            941189                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         947530                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6341                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15587935                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3980                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65824                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1517687                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8107292                       # Number of branches committed
system.cpu0.commit.bw_lim_events               382686                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197963                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       21779464                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52853873                       # Number of instructions committed
system.cpu0.commit.committedOps              52919674                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     84649258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.625164                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.108759                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     55131550     65.13%     65.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15497836     18.31%     83.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8745597     10.33%     93.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3665735      4.33%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       573585      0.68%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       446004      0.53%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        96264      0.11%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       110001      0.13%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       382686      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     84649258                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603935                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50307325                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139522                       # Number of loads committed
system.cpu0.commit.membars                     131670                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131679      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39930928     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139788      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066726      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52919674                       # Class of committed instruction
system.cpu0.commit.refs                       7272101                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52853873                       # Number of Instructions Simulated
system.cpu0.committedOps                     52919674                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.678587                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.678587                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             24684216                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302126                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10064224                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              81050452                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15703179                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 45059611                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1518012                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2558776                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               958021                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15587935                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11218221                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     71924154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102182                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      91183465                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5639592                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.175698                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          13178855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12324463                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.027769                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          87923039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.037834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.298887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                36945459     42.02%     42.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                30013684     34.14%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11401524     12.97%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4657678      5.30%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1782022      2.03%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1410822      1.60%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1708207      1.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     874      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2769      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            87923039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11436130                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3548405                       # number of floating regfile writes
system.cpu0.idleCycles                         796799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1659318                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11104745                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.785650                       # Inst execution rate
system.cpu0.iew.exec_refs                    10516103                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2699462                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22136024                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8026204                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66491                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           433499                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3277568                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           74698698                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7816641                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1490521                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             69702701                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 74490                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                91221                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1518012                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               341592                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         5171                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          218074                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1659                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2886682                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1144989                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           360                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72887                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1586431                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53386510                       # num instructions consuming a value
system.cpu0.iew.wb_count                     69112632                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822175                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 43893052                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.778999                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      69177953                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                80206602                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52783238                       # number of integer regfile writes
system.cpu0.ipc                              0.595739                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.595739                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131820      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             53676384     75.40%     75.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6176      0.01%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8252      0.01%     75.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1710131      2.40%     78.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3157917      4.44%     82.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             978312      1.37%     83.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            853397      1.20%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7908652     11.11%     96.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2696331      3.79%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65814      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              71193223                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6765700                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           13531308                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6706300                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           8012495                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     318661                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004476                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 275532     86.47%     86.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6136      1.93%     88.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11250      3.53%     91.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    6      0.00%     91.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   31      0.01%     91.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   49      0.02%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 22496      7.06%     99.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3155      0.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              64614364                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         217283918                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     62406332                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         88465447                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  74500422                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 71193223                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       21779020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           187081                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           313                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6240590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     87923039                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.809722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.145138                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46292202     52.65%     52.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23886801     27.17%     79.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11791467     13.41%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2586839      2.94%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1653726      1.88%     98.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1202874      1.37%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             291992      0.33%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             155359      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              61779      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       87923039                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.802450                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           506199                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          156546                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8026204                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3277568                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10057609                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        88719838                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1236224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23666418                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43416190                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                739606                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                18435203                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 91073                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7059                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            103136300                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              78443616                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           63416959                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 43086655                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                128442                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1518012                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1193872                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20000764                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11889908                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        91246392                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22879                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               568                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1793986                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           565                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   158964020                       # The number of ROB reads
system.cpu0.rob.rob_writes                  152672340                       # The number of ROB writes
system.cpu0.timesIdled                          10569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  139                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.122374                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1026476                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1079111                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           182445                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1336470                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10917                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14444                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3527                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1638159                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1830                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65660                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174706                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    929801                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23672                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1541391                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3812353                       # Number of instructions committed
system.cpu1.commit.committedOps               3878074                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23285929                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166542                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.655003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21260502     91.30%     91.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1066318      4.58%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       394471      1.69%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       381853      1.64%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120385      0.52%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        29167      0.13%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6423      0.03%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3138      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23672      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23285929                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17136                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3598608                       # Number of committed integer instructions.
system.cpu1.commit.loads                       989509                       # Number of loads committed
system.cpu1.commit.membars                     131331                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131331      3.39%      3.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2336922     60.26%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1055163     27.21%     90.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353966      9.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3878074                       # Class of committed instruction
system.cpu1.commit.refs                       1409153                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3812353                       # Number of Instructions Simulated
system.cpu1.committedOps                      3878074                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.206795                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.206795                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             18905125                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7922                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              947292                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6102064                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1022250                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3272097                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174912                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14133                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196866                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1638159                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   782047                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     22497357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54191                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6398956                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 365302                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069230                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            891201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1037393                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.270426                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          23571250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.274275                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.679537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19113393     81.09%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3158051     13.40%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  854528      3.63%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  278560      1.18%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90513      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60748      0.26%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13450      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     337      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1670      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            23571250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                          91245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181427                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1116299                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204936                       # Inst execution rate
system.cpu1.iew.exec_refs                     1698638                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    524794                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17245194                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1318734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66035                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165021                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              616161                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5418952                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1173844                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           221517                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4849305                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45199                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                61635                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174912                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               220341                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3308                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           38716                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1854                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       329225                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       196517                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           325                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85729                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95698                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2207619                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4742742                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785422                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1733912                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200433                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4748477                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6097997                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3052220                       # number of integer regfile writes
system.cpu1.ipc                              0.161114                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161114                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131416      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3157948     62.28%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 643      0.01%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1299062     25.62%     90.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             481685      9.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5070822                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     44                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 82                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34751                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006853                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  12009     34.56%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21566     62.06%     96.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1170      3.37%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4974113                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          33761297                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4742713                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6959958                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5221546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5070822                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197406                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1540877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       787648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     23571250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215127                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.618709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20145891     85.47%     85.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2360470     10.01%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             679755      2.88%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             252541      1.07%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97692      0.41%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14213      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15474      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3170      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2044      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       23571250                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214298                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           569428                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          182299                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1318734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             616161                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu1.numCycles                        23662495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    66289591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18277898                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2471543                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                515149                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1198503                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 49669                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  284                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7491812                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5849782                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3656823                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3232428                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 60213                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174912                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               679898                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1185280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7491794                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7611                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               296                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   970959                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           293                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    28681202                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11124517                       # The number of ROB writes
system.cpu1.timesIdled                           2400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.043516                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 855547                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              890791                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154095                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1133481                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10277                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13321                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3044                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1371281                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1747                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65668                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146723                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    800379                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20165                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1249388                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3412611                       # Number of instructions committed
system.cpu2.commit.committedOps               3478344                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     22394608                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.155321                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.633204                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     20579494     91.89%     91.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       954610      4.26%     96.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353332      1.58%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       337133      1.51%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114904      0.51%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27668      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4719      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2583      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20165      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     22394608                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16265                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3229789                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892843                       # Number of loads committed
system.cpu2.commit.membars                     131349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131349      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2074390     59.64%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958505     27.56%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313408      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3478344                       # Class of committed instruction
system.cpu2.commit.refs                       1271937                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3412611                       # Number of Instructions Simulated
system.cpu2.committedOps                      3478344                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.655953                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.655953                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             18723682                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7553                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              793767                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5307799                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  855561                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2713802                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                146915                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13810                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189113                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1371281                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   645188                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     21728066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                41730                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5543521                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 308574                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.060371                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            746709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            865824                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.244056                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          22629073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.247894                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.659273                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18818486     83.16%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2657379     11.74%     94.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  754301      3.33%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  243288      1.08%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84011      0.37%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   55796      0.25%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13664      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     435      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1713      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            22629073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                          85107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152418                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  947328                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.188166                       # Inst execution rate
system.cpu2.iew.exec_refs                     1516251                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466781                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17113687                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1155595                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66019                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           137090                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              538658                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4727185                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1049470                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179843                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4274047                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 47830                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                58404                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                146915                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               219308                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33873                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1613                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       262752                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       159564                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           252                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71308                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81110                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2029508                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4182425                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788793                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1600861                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.184133                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4186828                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5387472                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2717112                       # number of integer regfile writes
system.cpu2.ipc                              0.150241                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.150241                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131431      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2740863     61.54%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 643      0.01%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1161643     26.08%     90.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419246      9.41%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4453890                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      32239                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007238                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  11105     34.45%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20039     62.16%     96.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1089      3.38%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4354658                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          31580583                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4182396                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5976124                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4529772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4453890                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197413                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1248840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11565                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           176                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       627434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     22629073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.196822                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.599171                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19647008     86.82%     86.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2039369      9.01%     95.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             594336      2.63%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224424      0.99%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93002      0.41%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11926      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14123      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2879      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2006      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       22629073                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.196084                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           517273                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          158315                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1155595                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             538658                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu2.numCycles                        22714180                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    67236962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18118035                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2241338                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                519164                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1005822                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 36675                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  583                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6526108                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5092672                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3222394                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2693307                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 46547                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                146915                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               657160                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  981056                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6526090                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7834                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               277                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   965426                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           273                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27101772                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9690189                       # The number of ROB writes
system.cpu2.timesIdled                           2483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.767876                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 779949                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              831787                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           142582                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1040349                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10365                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13626                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3261                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1251863                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1830                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65647                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134728                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    743249                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18567                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1114638                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3224163                       # Number of instructions committed
system.cpu3.commit.committedOps               3289874                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22044416                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.149238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.620884                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     20326918     92.21%     92.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       904053      4.10%     96.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       333764      1.51%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       317082      1.44%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110341      0.50%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27276      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4138      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2277      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18567      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22044416                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15613                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3054074                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850804                       # Number of loads committed
system.cpu3.commit.membars                     131322                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131322      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1948432     59.23%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916445     27.86%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292983      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3289874                       # Class of committed instruction
system.cpu3.commit.refs                       1209452                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3224163                       # Number of Instructions Simulated
system.cpu3.committedOps                      3289874                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.931068                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.931068                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18698120                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8024                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              725803                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4941396                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  774733                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2462925                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134894                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14369                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               184822                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1251863                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   588377                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     21424826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37506                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5149376                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 285496                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.056020                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            687901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            790314                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.230429                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          22255494                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.234339                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.640173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18726352     84.14%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2423683     10.89%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  727356      3.27%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  246166      1.11%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79847      0.36%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   36886      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13306      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     391      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1507      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            22255494                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                          91399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139955                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  872792                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.179228                       # Inst execution rate
system.cpu3.iew.exec_refs                     1433759                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437973                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17059118                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1082275                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             65998                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           126280                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              499319                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4404035                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               995786                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           164087                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4005186                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 47672                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                52476                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134894                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               212449                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31769                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1499                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       231471                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140671                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           213                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65238                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74717                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1948301                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3920298                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786829                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1532980                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.175429                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3923235                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5047030                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2556522                       # number of integer regfile writes
system.cpu3.ipc                              0.144278                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.144278                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131399      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2545967     61.07%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.02%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1102676     26.45%     90.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388529      9.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4169273                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     36                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 66                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31443                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007542                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10201     32.44%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20053     63.78%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1183      3.76%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4069281                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          30636599                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3920271                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5518277                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4206672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4169273                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197363                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1114160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11182                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           175                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       549269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     22255494                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.187337                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.587061                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19473265     87.50%     87.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1896733      8.52%     96.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             554524      2.49%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211489      0.95%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91449      0.41%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10886      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              12970      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2445      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1733      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       22255494                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.186571                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           491884                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          147537                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1082275                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             499319                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     77                       # number of misc regfile reads
system.cpu3.numCycles                        22346893                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    67604768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18105461                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2130125                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                502733                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  915283                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 32927                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  434                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6069149                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4741496                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3019959                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2437929                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 53350                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134894                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               654119                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  889834                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6069131                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7808                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               271                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   985526                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           270                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    26429867                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9020337                       # The number of ROB writes
system.cpu3.timesIdled                           2394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       487483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        951802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24020                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       448852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         472872                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       332100                       # Transaction distribution
system.membus.trans_dist::CleanEvict           132038                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              416                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264471                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264458                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1438795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1438795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     52421952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52421952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              565                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            487664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  487664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              487664                       # Request fanout histogram
system.membus.respLayer1.occupancy         2573811750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2442098504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                101                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           51                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    651971333.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   4526189139.548830                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  32338285000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             51                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    11727492000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  33250538000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       641370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          641370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       641370                       # number of overall hits
system.cpu2.icache.overall_hits::total         641370                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3818                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3818                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3818                       # number of overall misses
system.cpu2.icache.overall_misses::total         3818                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    110187000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    110187000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    110187000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    110187000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       645188                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       645188                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       645188                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       645188                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005918                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005918                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005918                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005918                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28859.874280                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28859.874280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28859.874280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28859.874280                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3315                       # number of writebacks
system.cpu2.icache.writebacks::total             3315                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          471                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          471                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          471                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          471                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3347                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3347                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3347                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3347                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     95701500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     95701500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     95701500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     95701500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005188                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005188                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005188                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005188                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 28593.217807                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28593.217807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 28593.217807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28593.217807                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3315                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       641370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         641370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    110187000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    110187000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       645188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       645188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005918                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005918                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28859.874280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28859.874280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          471                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          471                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3347                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3347                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     95701500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     95701500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005188                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005188                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 28593.217807                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28593.217807                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.015577                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             630270                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3315                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           190.126697                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370443000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.015577                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969237                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969237                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1293723                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1293723                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1154261                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1154261                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1154261                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1154261                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       159826                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159826                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       159826                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159826                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14508069568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14508069568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14508069568                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14508069568                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1314087                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1314087                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1314087                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1314087                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.121625                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.121625                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.121625                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.121625                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90774.151690                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90774.151690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90774.151690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90774.151690                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       176501                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       124587                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2598                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            654                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.937259                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   190.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117407                       # number of writebacks
system.cpu2.dcache.writebacks::total           117407                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        82182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        82182                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82182                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77644                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77644                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77644                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77644                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6382722846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6382722846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6382722846                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6382722846                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059086                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059086                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059086                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059086                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82204.972000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82204.972000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82204.972000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82204.972000                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117407                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       892565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         892565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       108234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       108234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9778729000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9778729000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1000799                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1000799                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.108148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90348.032966                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90348.032966                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        65413                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65413                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42821                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42821                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3104535500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3104535500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72500.303589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72500.303589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51592                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51592                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4729340568                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4729340568                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 91668.099085                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91668.099085                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16769                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16769                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34823                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34823                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3278187346                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3278187346                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111153                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111153                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 94138.567786                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 94138.567786                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           58                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1104000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1104000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.327684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.327684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19034.482759                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19034.482759                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           23                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129944                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129944                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5586.956522                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5586.956522                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       421500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       421500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.439024                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.439024                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7805.555556                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7805.555556                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           53                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       375500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       375500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7084.905660                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7084.905660                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       145000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       145000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       138000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       138000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5363                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5363                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60305                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60305                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3645792500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3645792500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918332                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918332                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 60455.890888                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 60455.890888                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60305                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60305                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3585487500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3585487500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918332                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918332                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 59455.890888                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 59455.890888                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.096607                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1297320                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137868                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.409870                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370454500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.096607                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.971769                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971769                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2898005                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2898005                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    857126102.564103                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5174806576.134280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       133000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  32338738000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11550112000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  33427918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       584422                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          584422                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       584422                       # number of overall hits
system.cpu3.icache.overall_hits::total         584422                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3955                       # number of overall misses
system.cpu3.icache.overall_misses::total         3955                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    116543499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    116543499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    116543499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    116543499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       588377                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       588377                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       588377                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       588377                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006722                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006722                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006722                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006722                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29467.382807                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29467.382807                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29467.382807                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29467.382807                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   143.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3337                       # number of writebacks
system.cpu3.icache.writebacks::total             3337                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          586                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          586                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3369                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3369                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3369                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3369                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    100332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    100332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    100332500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    100332500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005726                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005726                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005726                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005726                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 29781.092312                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 29781.092312                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 29781.092312                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 29781.092312                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3337                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       584422                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         584422                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    116543499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    116543499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       588377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       588377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006722                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006722                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29467.382807                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29467.382807                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          586                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3369                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3369                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    100332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    100332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005726                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005726                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 29781.092312                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 29781.092312                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.731009                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             578923                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3337                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           173.486065                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        376700000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.731009                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1180123                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1180123                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088570                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088570                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088570                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088570                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       153120                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        153120                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       153120                       # number of overall misses
system.cpu3.dcache.overall_misses::total       153120                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14128257107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14128257107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14128257107                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14128257107                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1241690                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1241690                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1241690                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1241690                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.123316                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123316                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.123316                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123316                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92269.181733                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92269.181733                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92269.181733                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92269.181733                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       171795                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       110767                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2499                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            565                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.745498                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   196.047788                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116959                       # number of writebacks
system.cpu3.dcache.writebacks::total           116959                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        76234                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76234                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        76234                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76234                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76886                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76886                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6309446897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6309446897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6309446897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6309446897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061920                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061920                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061920                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061920                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82062.363720                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82062.363720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82062.363720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82062.363720                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116959                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       846600                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         846600                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       102231                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       102231                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9457993000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9457993000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       948831                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       948831                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.107744                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.107744                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92515.900265                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92515.900265                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        60079                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        60079                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42152                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42152                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3040332500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3040332500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044425                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044425                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 72127.834978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72127.834978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4670264107                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4670264107                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173766                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173766                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91773.548449                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91773.548449                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16155                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16155                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34734                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34734                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3269114397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3269114397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118603                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118603                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94118.569615                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94118.569615                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          130                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       916000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       916000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.269663                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.269663                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19083.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19083.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           12                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.067416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.067416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13333.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13333.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           64                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       562000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       562000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.474074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.474074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8781.250000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8781.250000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           64                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       502000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       502000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.474074                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.474074                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7843.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7843.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       110000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       110000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60360                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60360                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3646823000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3646823000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65647                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65647                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919463                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919463                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 60417.876077                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 60417.876077                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60360                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60360                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3586463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3586463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919463                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919463                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 59417.876077                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 59417.876077                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.645527                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231171                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137126                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.978392                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        376711500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.645527                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.926423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.926423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2752455                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2752455                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        61811700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   190719828.993591                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    604556500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44359913000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    618117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11204785                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11204785                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11204785                       # number of overall hits
system.cpu0.icache.overall_hits::total       11204785                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13435                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13435                       # number of overall misses
system.cpu0.icache.overall_misses::total        13435                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    714500495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    714500495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    714500495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    714500495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11218220                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11218220                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11218220                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11218220                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001198                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001198                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001198                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001198                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 53182.024191                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53182.024191                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 53182.024191                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53182.024191                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3441                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.820000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11883                       # number of writebacks
system.cpu0.icache.writebacks::total            11883                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11917                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11917                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11917                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11917                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    643229997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    643229997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    643229997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    643229997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001062                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001062                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001062                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53975.832592                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53975.832592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53975.832592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53975.832592                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11883                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11204785                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11204785                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    714500495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    714500495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11218220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11218220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001198                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001198                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 53182.024191                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53182.024191                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11917                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11917                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    643229997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    643229997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53975.832592                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53975.832592                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998630                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11211592                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11883                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           943.498443                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22448355                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22448355                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8357279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8357279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8357279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8357279                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1285039                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1285039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1285039                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1285039                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  47500496056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47500496056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  47500496056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47500496056                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9642318                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9642318                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9642318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9642318                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133271                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133271                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133271                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133271                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36964.244709                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36964.244709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36964.244709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36964.244709                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       267023                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       137964                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            716                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.920403                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   192.687151                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432661                       # number of writebacks
system.cpu0.dcache.writebacks::total           432661                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       892405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       892405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       892405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       892405                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392634                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392634                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  15719904272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15719904272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  15719904272                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15719904272                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040720                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040720                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040720                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040720                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 40037.042824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40037.042824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 40037.042824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40037.042824                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432661                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6380676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6380676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1195208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1195208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  40042889000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40042889000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7575884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7575884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.157765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.157765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 33502.862263                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33502.862263                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       851642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       851642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343566                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343566                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  11421097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11421097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33242.804876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33242.804876                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7457607056                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7457607056                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83018.190335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83018.190335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4298806772                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4298806772                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023745                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023745                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87609.170376                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87609.170376                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           70                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.191781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.191781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26785.714286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26785.714286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           52                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.049315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        45000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           79                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       435000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       435000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.246875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.246875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5506.329114                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5506.329114                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           79                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           79                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.246875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.246875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4544.303797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4544.303797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5652                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5652                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60172                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60172                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3662147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3662147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914135                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914135                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 60861.314233                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 60861.314233                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60172                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60172                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3601975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3601975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914135                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914135                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 59861.314233                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 59861.314233                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.441255                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8815941                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452641                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.476674                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.441255                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19870326                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19870326                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              224943                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               27891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               27185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               27400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   320523                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5024                       # number of overall hits
system.l2.overall_hits::.cpu0.data             224943                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2707                       # number of overall hits
system.l2.overall_hits::.cpu1.data              27891                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2695                       # number of overall hits
system.l2.overall_hits::.cpu2.data              27185                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2678                       # number of overall hits
system.l2.overall_hits::.cpu3.data              27400                       # number of overall hits
system.l2.overall_hits::total                  320523                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            207690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               701                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             92702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             90229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             89358                       # number of demand (read+write) misses
system.l2.demand_misses::total                 488915                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6892                       # number of overall misses
system.l2.overall_misses::.cpu0.data           207690                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              701                       # number of overall misses
system.l2.overall_misses::.cpu1.data            92702                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              652                       # number of overall misses
system.l2.overall_misses::.cpu2.data            90229                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              691                       # number of overall misses
system.l2.overall_misses::.cpu3.data            89358                       # number of overall misses
system.l2.overall_misses::total                488915                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    568511000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16153055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     64160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9574870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     59315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9376419000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     64046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9300720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45161098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    568511000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16153055500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     64160500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9574870000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     59315500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9376419000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     64046500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9300720500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45161098500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.578382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.480060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.205692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.768718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.194801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.768469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.205105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.765327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.578382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.480060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.205692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.768718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.194801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.768469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.205105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.765327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82488.537435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77774.835091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91527.104137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103286.552609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90974.693252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103918.019705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92686.685962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104083.803353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92370.040805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82488.537435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77774.835091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91527.104137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103286.552609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90974.693252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103918.019705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92686.685962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104083.803353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92370.040805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              332100                       # number of writebacks
system.l2.writebacks::total                    332100                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1920                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1920                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       207350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        92314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        89836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        88971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            486995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       207350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        92314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        89836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        88971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           486995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    498991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14059936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     46493501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8629850000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     42044500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8458026501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     52280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8390527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40178149502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    498991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14059936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     46493501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8629850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     42044500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8458026501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     52280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8390527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40178149502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.577039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.479275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.765500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.149089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.765122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.180469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.762012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.577039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.479275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.765500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.149089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.765122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.180469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.762012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601646                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72570.026178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67807.745358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85939.927911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93483.653617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84257.515030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94149.633788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85987.664474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94306.313293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82502.180725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72570.026178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67807.745358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85939.927911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93483.653617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84257.515030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94149.633788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85987.664474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94306.313293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82502.180725                       # average overall mshr miss latency
system.l2.replacements                         935758                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       564416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           564416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       564416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       564416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       176139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           176139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       176139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       176139                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.529412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.520000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.707865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2269.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       528000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       183500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       303499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       260500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1275499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.529412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.520000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.707865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20307.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20233.266667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20246.015873                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        85500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        85500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.675676                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data        17100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        83000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       484000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.648649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            11976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            11783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            11961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49916                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          75166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          63027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264458                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7503076000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6571547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6527800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6517084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27119508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.841141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.841036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.842494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.840230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.841221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99820.078227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103714.324043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103571.493170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103605.304993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102547.504708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        75166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        63362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        63027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        62903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6751416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5937927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   5897530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5888054500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24474928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.841141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.841036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.842494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.840230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.841221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89820.078227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93714.324043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93571.493170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93605.304993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92547.504708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          701                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    568511000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     64160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     59315500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     64046500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    756033500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.578382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.205692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.194801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.205105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.405445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82488.537435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91527.104137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90974.693252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92686.685962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84605.360340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    498991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     46493501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     42044500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     52280500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    639810001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.577039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.149089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.180469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.386751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72570.026178                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85939.927911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84257.515030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85987.664474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75059.831183                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       210747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        15915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        15402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        15439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            257503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       132524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        29340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        27202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        26455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          215521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8649979500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3003323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   2848618500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2783636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17285557000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.386062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.648326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.638485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.631475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.455624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 65271.041472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102362.747103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104720.921256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105221.546022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80203.585729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          340                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          393                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       132184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        28952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        26809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        26068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       214013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7308520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2691923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2560496001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2502472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15063411501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.385072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.639753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.629260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.622237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.452436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 55290.504146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92978.827024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95508.821702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95997.870953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70385.497615                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       213500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       347000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19409.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19277.777778                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997891                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    935760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.650585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.670043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.232178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.902885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.130543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.783302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.103846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.546931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.087139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.541024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.557344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.357858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.024171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13336936                       # Number of tag accesses
system.l2.tags.data_accesses                 13336936                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        440000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      13270336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5908096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       5749504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         38912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       5694144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       440000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        545472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21254400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21254400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         207349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          92314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          89836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          88971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              486993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       332100                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             332100                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9782554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        295040401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           769798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        131355153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           710036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        127829165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           865133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        126598341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             692950581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9782554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       769798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       710036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       865133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12127521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      472550710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            472550710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      472550710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9782554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       295040401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          769798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       131355153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          710036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       127829165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          865133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       126598341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1165501290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    319028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    135447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     87152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     84750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     83962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000619417250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              952337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             300391                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      486993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     332100                       # Number of write requests accepted
system.mem_ctrls.readBursts                    486993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   332100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13072                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13344858250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1999170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20841745750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33376.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52126.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   202497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  247012                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                486993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               332100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       269308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.818126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.735977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.564059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156307     58.04%     58.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        67800     25.18%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16024      5.95%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7705      2.86%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4348      1.61%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2631      0.98%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1742      0.65%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1141      0.42%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11610      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       269308                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.495232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.668942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.200492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         19503     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.334048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16382     83.99%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              251      1.29%     85.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2241     11.49%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              427      2.19%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              128      0.66%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.26%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25589376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5578176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20415872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31167552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21254400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       568.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       453.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    692.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    472.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44977940500                       # Total gap between requests
system.mem_ctrls.avgGap                      54911.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       440000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      8668608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        34624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5577728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5424000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        38912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5373568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20415872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9782553.837951550260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 192729828.318403452635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 769798.054739169311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 124010055.576022326946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 710035.544020047062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 120592209.129657298326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 865133.488505388028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 119470950.595212817192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 453907652.247108161449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       207349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        92314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        89836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        88971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       332100                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    214947000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6222272250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     23739750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4835987500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     21028000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4764774500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     26744250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4732252500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1106804366750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31265.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30008.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43881.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52386.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42140.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53038.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43987.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53188.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3332744.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            989239860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            525766890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1289833860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          823366260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3550160640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16962139230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2987656800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27128163540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.142546                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7508106500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1501760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35968163500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            933726360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            496256970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1564980900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          841803300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3550160640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12960510660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6357449280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26704888110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.731831                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16382955000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1501760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27093315000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       728513300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4819430025.100973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  32339160000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12194931500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  32783098500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       778061                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          778061                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       778061                       # number of overall hits
system.cpu1.icache.overall_hits::total         778061                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3986                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3986                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3986                       # number of overall misses
system.cpu1.icache.overall_misses::total         3986                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    117856999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    117856999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    117856999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    117856999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       782047                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       782047                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       782047                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       782047                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005097                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005097                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005097                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005097                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29567.736829                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29567.736829                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29567.736829                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29567.736829                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3376                       # number of writebacks
system.cpu1.icache.writebacks::total             3376                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          578                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          578                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3408                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3408                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3408                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3408                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    100488500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    100488500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    100488500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    100488500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004358                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004358                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29486.062207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29486.062207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29486.062207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29486.062207                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3376                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       778061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         778061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3986                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3986                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    117856999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    117856999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       782047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       782047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005097                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005097                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29567.736829                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29567.736829                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          578                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3408                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3408                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    100488500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    100488500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29486.062207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29486.062207                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.300494                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             772427                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3376                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           228.799467                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363721000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.300494                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1567502                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1567502                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1294521                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1294521                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1294521                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1294521                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       176572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       176572                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15531800972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15531800972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15531800972                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15531800972                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1471093                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1471093                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1471093                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1471093                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.120028                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.120028                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.120028                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.120028                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87962.989443                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87962.989443                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87962.989443                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87962.989443                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       188174                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       141416                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2701                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            759                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.668271                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   186.318841                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120387                       # number of writebacks
system.cpu1.dcache.writebacks::total           120387                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        95962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        95962                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95962                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80610                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80610                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6576654386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6576654386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6576654386                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6576654386                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054796                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054796                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054796                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054796                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81586.085920                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81586.085920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81586.085920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81586.085920                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       993538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       123716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10718290500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10718290500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1117254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1117254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.110732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.110732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86636.251576                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86636.251576                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        78227                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78227                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45489                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45489                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3269499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3269499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71874.508123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71874.508123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52856                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52856                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4813510472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4813510472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.149379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.149379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91068.383381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91068.383381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3307154886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3307154886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94164.599129                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94164.599129                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       731000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       731000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           33                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10611.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10611.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.448529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.448529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7237.704918                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7237.704918                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6663.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6663.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5356                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5356                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60304                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60304                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3663714500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3663714500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 60754.087623                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 60754.087623                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3603410500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3603410500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 59755.078520                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 59755.078520                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.654005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1440690                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140820                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.230720                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363732500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.654005                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3215007                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3215007                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44978030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       896516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       244837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          603658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             441                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            678                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394534                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474002                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       372863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1523072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55377984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       434176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15421504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       426368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15027520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       429184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14956352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103596160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1017465                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26448320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1827049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.391609                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.615568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1201371     65.75%     65.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 567830     31.08%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32619      1.79%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  18495      1.01%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6734      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1827049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659536478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207325131                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5101292                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206244116                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5099889                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679507708                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17886965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211776115                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5198285                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               116125692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    83694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2155.56                       # Real time elapsed on the host
host_tick_rate                               33006580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180117293                       # Number of instructions simulated
sim_ops                                     180406681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071148                       # Number of seconds simulated
sim_ticks                                 71147662500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.644835                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5038572                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5107791                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           185798                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5264211                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29953                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37156                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7203                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5394023                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5468                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5736                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           178815                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4245951                       # Number of branches committed
system.cpu0.commit.bw_lim_events               410580                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2967904                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30149140                       # Number of instructions committed
system.cpu0.commit.committedOps              30154939                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    131779327                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.144262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    124511285     94.48%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2623046      1.99%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       490350      0.37%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188980      0.14%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       142768      0.11%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       121709      0.09%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1514267      1.15%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1776342      1.35%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       410580      0.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    131779327                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8979325                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60087                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25563879                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8305695                       # Number of loads committed
system.cpu0.commit.membars                       9813                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10296      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16484079     54.66%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3974426     13.18%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        447095      1.48%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       121922      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       149395      0.50%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4486757     14.88%     85.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187122      0.62%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3824674     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       313842      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30154939                       # Class of committed instruction
system.cpu0.commit.refs                       8812395                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30149140                       # Number of Instructions Simulated
system.cpu0.committedOps                     30154939                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.655556                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.655556                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            121270901                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7042                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4499409                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34545770                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3310718                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4892859                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                184228                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11531                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2598243                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5394023                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   640937                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    129570070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13845                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38375668                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 382426                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038430                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2495634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5068525                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.273407                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         132256949                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.290224                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.727001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               106103507     80.23%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20326589     15.37%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  804663      0.61%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4472472      3.38%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146286      0.11%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19036      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  348035      0.26%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28561      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7800      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           132256949                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9289680                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8734269                       # number of floating regfile writes
system.cpu0.idleCycles                        8104069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              182814                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4456496                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.377837                       # Inst execution rate
system.cpu0.iew.exec_refs                    31019058                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    512783                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               44683130                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9147127                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13975                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            93333                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              531260                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           33062876                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             30506275                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           153337                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53033537                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536673                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             41753705                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                184228                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             42761456                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2452052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11242                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3163                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       841432                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        24560                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3163                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        45917                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136897                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 26043551                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30929686                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857960                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22344325                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.220358                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30957058                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56623516                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17289919                       # number of integer regfile writes
system.cpu0.ipc                              0.214797                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.214797                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12820      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17175121     32.29%     32.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6626      0.01%     32.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     32.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3989196      7.50%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                467      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             491698      0.92%     40.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            122079      0.23%     40.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.28%     41.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            151536      0.28%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     41.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17799241     33.47%     75.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191847      0.36%     75.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12781080     24.03%     99.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        316865      0.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              53186873                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20165965                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38183335                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9051658                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10647611                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6409074                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.120501                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 356152      5.56%      5.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1341      0.02%      5.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               679631     10.60%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 306      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3880113     60.54%     76.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7270      0.11%     76.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1484253     23.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              39417162                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         206976273                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21878028                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25326365                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  33038213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 53186873                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24663                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2907940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119838                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1786                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2899549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    132256949                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402148                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.189812                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          113386662     85.73%     85.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6372472      4.82%     90.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3052793      2.31%     92.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2426205      1.83%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4027270      3.05%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1716455      1.30%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             587167      0.44%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             287557      0.22%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             400368      0.30%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      132256949                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.378929                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           147540                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           92461                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9147127                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             531260                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9308969                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4840809                       # number of misc regfile writes
system.cpu0.numCycles                       140361018                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1934431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               91463583                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25434485                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6437848                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4357823                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26242816                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               147104                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47667177                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33680359                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28476919                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  6014636                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                239848                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                184228                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29905612                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3042439                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10288014                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37379163                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        331067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7651                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16273244                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7478                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   164463757                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66723521                       # The number of ROB writes
system.cpu0.timesIdled                          79053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2521                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.503133                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4941848                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4966525                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           174933                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5100206                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12710                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14288                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1578                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5177474                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1436                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5314                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           169819                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4021289                       # Number of branches committed
system.cpu1.commit.bw_lim_events               383703                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3069353                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28850053                       # Number of instructions committed
system.cpu1.commit.committedOps              28856919                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    129860529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.222215                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.132452                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    123047406     94.75%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2404598      1.85%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       415229      0.32%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151637      0.12%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       118080      0.09%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       112420      0.09%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1529284      1.18%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1698172      1.31%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       383703      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    129860529                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8832276                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24805                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24347469                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8003236                       # Number of loads committed
system.cpu1.commit.membars                      11233                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11233      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15727841     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            256      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3904915     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        441648      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121022      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       146880      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4249347     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35646      0.12%     85.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3759203     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311152      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28856919                       # Class of committed instruction
system.cpu1.commit.refs                       8355348                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28850053                       # Number of Instructions Simulated
system.cpu1.committedOps                     28856919                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.565978                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.565978                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            121282624                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5129                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4381811                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33339067                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1923231                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4394537                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175456                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13228                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2568929                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5177474                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   515287                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    129192873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6437                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37184286                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 361140                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039304                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            971334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4954558                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.282279                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         130344777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.285423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               104916553     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19809711     15.20%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  722440      0.55%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4398467      3.37%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123138      0.09%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9513      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  342140      0.26%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22008      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     807      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           130344777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9143642                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8599970                       # number of floating regfile writes
system.cpu1.idleCycles                        1383919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              173686                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4237055                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.395695                       # Inst execution rate
system.cpu1.iew.exec_refs                    30941505                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357605                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45198353                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8877946                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11661                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            85367                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              377158                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31867532                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             30583900                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           146467                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52124338                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                542324                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             41632037                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175456                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             42650819                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2473229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4323                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4262                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       874710                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25046                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4262                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37359                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        136327                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25268547                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29639999                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858439                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21691512                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.225008                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29667009                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55414074                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16486711                       # number of integer regfile writes
system.cpu1.ipc                              0.219011                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219011                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12934      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16415752     31.41%     31.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 258      0.00%     31.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     31.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3921117      7.50%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             491873      0.94%     39.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121364      0.23%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     40.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            149770      0.29%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17757769     33.97%     74.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37944      0.07%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12899295     24.68%     99.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        314953      0.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52270805                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20237366                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38297271                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8914527                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10605412                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6492599                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124211                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 350694      5.40%      5.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   13      0.00%      5.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1613      0.02%      5.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   4      0.00%      5.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               679534     10.47%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 152      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3950345     60.84%     76.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   22      0.00%     76.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1510213     23.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38513104                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         203203650                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20725472                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24276994                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31843901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52270805                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              23631                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3010613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           121935                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2242                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3041744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    130344777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.401020                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.192605                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          112055939     85.97%     85.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5991459      4.60%     90.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2922155      2.24%     92.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2363883      1.81%     94.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4028202      3.09%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1730291      1.33%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             580478      0.45%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282704      0.22%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             389666      0.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      130344777                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.396807                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           144129                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           89813                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8877946                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             377158                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9167032                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4761921                       # number of misc regfile writes
system.cpu1.numCycles                       131728696                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10432883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91922818                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24494542                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6445289                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2948269                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26063167                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               152423                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46074048                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32480748                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27632390                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5504824                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 75635                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175456                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29582612                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3137848                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10187266                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35886782                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        210798                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6179                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16168102                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6151                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161392802                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64337062                       # The number of ROB writes
system.cpu1.timesIdled                          15683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.488156                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4953569                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4979054                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           174901                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5111635                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13037                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14446                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1409                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5189980                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1156                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5291                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           169805                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4030231                       # Number of branches committed
system.cpu2.commit.bw_lim_events               382307                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3092094                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28910633                       # Number of instructions committed
system.cpu2.commit.committedOps              28917484                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    130138753                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.222205                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.132294                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    123310651     94.75%     94.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2410666      1.85%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       414128      0.32%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       151540      0.12%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119697      0.09%     97.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112101      0.09%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1537448      1.18%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1700215      1.31%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       382307      0.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    130138753                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8849648                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24877                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24399273                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8020389                       # Number of loads committed
system.cpu2.commit.membars                      11201                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11201      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15762542     54.51%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            248      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3913661     13.53%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        441776      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120774      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       146944      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4257859     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35666      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3767821     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311216      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28917484                       # Class of committed instruction
system.cpu2.commit.refs                       8372562                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28910633                       # Number of Instructions Simulated
system.cpu2.committedOps                     28917484                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.566095                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.566095                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            121541418                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5117                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4393507                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33422933                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1926621                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4405636                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                175576                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12023                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2577062                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5189980                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   519709                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    129464239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6184                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37275638                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 361344                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039315                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            981375                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4966606                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.282373                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         130626313                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.285500                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.718788                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               105137309     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19855751     15.20%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  725494      0.56%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4409765      3.38%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  122838      0.09%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8587      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  343393      0.26%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22325      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     851      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           130626313                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9163539                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8619948                       # number of floating regfile writes
system.cpu2.idleCycles                        1382390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              173760                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4248722                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.396425                       # Inst execution rate
system.cpu2.iew.exec_refs                    31096119                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357988                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               45132910                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8901071                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11671                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            84838                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378033                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31950665                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             30738131                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           145915                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52331506                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                539422                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             41867281                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                175576                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             42885047                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2484585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4284                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4422                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       880682                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25860                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4422                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        37311                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136449                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25311317                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29712604                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858889                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21739617                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.225081                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29739833                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55629813                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16527816                       # number of integer regfile writes
system.cpu2.ipc                              0.219006                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.219006                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12886      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16456590     31.36%     31.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 251      0.00%     31.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     31.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3930750      7.49%     38.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             493179      0.94%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121164      0.23%     40.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     40.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     40.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150066      0.29%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     40.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            17846493     34.01%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38126      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       12964972     24.71%     99.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315168      0.60%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52477421                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20314757                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38451819                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8934744                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10639658                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6518781                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124221                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 350404      5.38%      5.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    6      0.00%      5.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1287      0.02%      5.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673410     10.33%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 145      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3976336     61.00%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   39      0.00%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1517151     23.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              38668559                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         203770833                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20777860                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24348610                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31927048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52477421                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23617                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3033181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122716                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2262                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3058709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    130626313                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.401737                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.193549                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          112269516     85.95%     85.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6006630      4.60%     90.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2938687      2.25%     92.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2369713      1.81%     94.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4044876      3.10%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1742497      1.33%     99.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             579764      0.44%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             283335      0.22%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391295      0.30%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      130626313                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.397530                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           144960                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           90172                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8901071                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378033                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9187452                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4770611                       # number of misc regfile writes
system.cpu2.numCycles                       132008703                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10154156                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92116379                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24546191                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6469873                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2953558                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26118765                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               149745                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46194684                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32566383                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27704778                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5520576                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74087                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                175576                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29647449                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3158587                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10215292                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35979392                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        212775                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6145                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16212204                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6127                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   161755572                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64506989                       # The number of ROB writes
system.cpu2.timesIdled                          15671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.352869                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4953433                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4985697                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           174225                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5106946                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13091                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14829                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1738                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5187030                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1463                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5365                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169169                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4029765                       # Number of branches committed
system.cpu3.commit.bw_lim_events               382484                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3094475                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28904467                       # Number of instructions committed
system.cpu3.commit.committedOps              28911373                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    130049774                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.222310                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.132685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    123225863     94.75%     94.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2408397      1.85%     96.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       412647      0.32%     96.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       152480      0.12%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118411      0.09%     97.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112086      0.09%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1535546      1.18%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1701860      1.31%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       382484      0.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    130049774                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8846454                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25005                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24394746                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8018172                       # Number of loads committed
system.cpu3.commit.membars                      11262                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11262      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15760239     54.51%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            264      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3912230     13.53%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        441520      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       120698      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       146816      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4256891     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35943      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3766646     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311088      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28911373                       # Class of committed instruction
system.cpu3.commit.refs                       8370568                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28904467                       # Number of Instructions Simulated
system.cpu3.committedOps                     28911373                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.564668                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.564668                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            121443934                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5096                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4395462                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33412428                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1935203                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4408506                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                175118                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12904                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2574761                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5187030                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   521980                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    129358223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7026                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37248646                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 360348                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.039314                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            999091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4966524                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.282317                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         130537522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285488                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.718357                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               105060437     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19845362     15.20%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  726019      0.56%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4410867      3.38%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123110      0.09%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8550      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  341431      0.26%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20837      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     909      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           130537522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9161580                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8618546                       # number of floating regfile writes
system.cpu3.idleCycles                        1401763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              173287                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4249526                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.396423                       # Inst execution rate
system.cpu3.iew.exec_refs                    31068485                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358169                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               45158766                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8899369                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11864                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            84279                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              378649                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31946929                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             30710316                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           145810                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52303728                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                540774                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             41801049                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                175118                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             42816852                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2481097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4466                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4520                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       881197                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26253                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4520                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36299                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        136988                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25299483                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29711677                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.859034                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21733106                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.225192                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29738891                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55601806                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16527422                       # number of integer regfile writes
system.cpu3.ipc                              0.219074                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.219074                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13011      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16457138     31.38%     31.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 267      0.00%     31.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     31.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3930046      7.49%     38.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             493539      0.94%     39.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121103      0.23%     40.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     40.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     40.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            149956      0.29%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17835529     34.01%     74.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38229      0.07%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       12947819     24.69%     99.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315125      0.60%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              52449538                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20302456                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38421096                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8933258                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10636176                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6520402                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124318                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 350204      5.37%      5.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    5      0.00%      5.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1551      0.02%      5.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   2      0.00%      5.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               679373     10.42%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 137      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3972759     60.93%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   27      0.00%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1516332     23.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              12      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              38654473                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         203658312                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20778419                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24350829                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31922851                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 52449538                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24078                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3035556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           122408                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2492                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3053162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    130537522                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.401797                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.193542                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          112190723     85.95%     85.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6002117      4.60%     90.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2935642      2.25%     92.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2371103      1.82%     94.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4042417      3.10%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1743183      1.34%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             579773      0.44%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             281905      0.22%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             390659      0.30%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      130537522                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.397528                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           144694                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           90452                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8899369                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             378649                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9186295                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4768720                       # number of misc regfile writes
system.cpu3.numCycles                       131939285                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10222814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               92080187                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24540454                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6458354                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2962439                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26077221                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               148649                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46181654                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32559500                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27696568                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5522144                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 66602                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                175118                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29583926                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3156114                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10207581                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35974073                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        213708                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6309                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16200343                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6289                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   161662400                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64499730                       # The number of ROB writes
system.cpu3.timesIdled                          15702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8368992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14669944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4966259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1992324                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11045219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6180042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23905021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8172366                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8265805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       213840                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6087561                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8679                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4888                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89164                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8265806                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23024048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23024048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    548348800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               548348800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11652                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8368537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8368537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8368537                       # Request fanout histogram
system.membus.respLayer1.occupancy        43028521752                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18031846108                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1772                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          887                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5799047.914318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   9043877.176208                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          887    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68694000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            887                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    66003907000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5143755500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       502772                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          502772                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       502772                       # number of overall hits
system.cpu2.icache.overall_hits::total         502772                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16937                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16937                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16937                       # number of overall misses
system.cpu2.icache.overall_misses::total        16937                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1144942499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1144942499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1144942499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1144942499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       519709                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       519709                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       519709                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       519709                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032589                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032589                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032589                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032589                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67600.076696                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67600.076696                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67600.076696                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67600.076696                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.125000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15856                       # number of writebacks
system.cpu2.icache.writebacks::total            15856                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1081                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1081                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1081                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1081                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15856                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15856                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15856                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15856                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1065003499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1065003499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1065003499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1065003499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030509                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030509                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030509                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030509                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67167.223701                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67167.223701                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67167.223701                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67167.223701                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15856                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       502772                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         502772                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16937                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16937                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1144942499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1144942499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       519709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       519709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032589                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032589                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67600.076696                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67600.076696                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1081                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1081                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15856                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15856                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1065003499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1065003499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030509                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030509                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67167.223701                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67167.223701                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             533075                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15888                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.552052                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1055274                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1055274                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2792159                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2792159                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2792159                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2792159                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5806122                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5806122                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5806122                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5806122                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 411181936014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 411181936014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 411181936014                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 411181936014                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8598281                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8598281                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8598281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8598281                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.675265                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.675265                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.675265                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.675265                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 70818.686899                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70818.686899                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 70818.686899                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70818.686899                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     99065301                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17603                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2518827                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            326                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.329935                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    53.996933                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2953428                       # number of writebacks
system.cpu2.dcache.writebacks::total          2953428                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2847894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2847894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2847894                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2847894                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2958228                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2958228                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2958228                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2958228                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 233691524281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 233691524281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 233691524281                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 233691524281                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.344049                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.344049                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.344049                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.344049                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 78997.130810                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78997.130810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 78997.130810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78997.130810                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2953427                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2586270                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2586270                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5668307                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5668307                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 400745962500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 400745962500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8254577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8254577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.686687                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.686687                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 70699.410335                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 70699.410335                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2732623                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2732623                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2935684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2935684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 232042654500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 232042654500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 79042.108926                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79042.108926                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       205889                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        205889                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10435973514                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10435973514                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       343704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.400970                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.400970                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75724.511222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75724.511222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22544                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22544                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1648869781                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1648869781                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065591                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065591                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 73140.071904                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73140.071904                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          784                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     29718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.201284                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.201284                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37905.612245                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37905.612245                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          374                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          374                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          410                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          410                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10002.439024                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10002.439024                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1469                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1469                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1482                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1482                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     13148500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     13148500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2951                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2951                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.502203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.502203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8872.132254                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8872.132254                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1422                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1422                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     11922500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11922500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.481871                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.481871                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8384.317862                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8384.317862                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3718500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3718500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3522500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3522500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1099                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1099                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4192                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4192                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    128824000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    128824000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5291                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5291                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.792289                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.792289                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30730.916031                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30730.916031                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4192                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4192                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    124632000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    124632000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.792289                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.792289                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29730.916031                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29730.916031                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.513296                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5764426                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2960983                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.946795                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.513296                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20181792                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20181792                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1852                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          927                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5586281.553398                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8948099.049514                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          927    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68813500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            927                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    65969179500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5178483000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       504028                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          504028                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       504028                       # number of overall hits
system.cpu3.icache.overall_hits::total         504028                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17952                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17952                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17952                       # number of overall misses
system.cpu3.icache.overall_misses::total        17952                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1210697500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1210697500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1210697500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1210697500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       521980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       521980                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       521980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       521980                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.034392                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034392                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.034392                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034392                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67440.814394                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67440.814394                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67440.814394                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67440.814394                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          781                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16770                       # number of writebacks
system.cpu3.icache.writebacks::total            16770                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1182                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1182                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1182                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1182                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16770                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16770                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16770                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16770                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1127348500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1127348500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1127348500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1127348500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.032128                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.032128                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.032128                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.032128                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67224.120453                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67224.120453                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67224.120453                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67224.120453                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16770                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       504028                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         504028                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17952                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17952                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1210697500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1210697500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       521980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       521980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.034392                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034392                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67440.814394                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67440.814394                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1182                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1182                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16770                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16770                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1127348500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1127348500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.032128                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.032128                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67224.120453                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67224.120453                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             529666                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16802                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            31.523985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1060730                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1060730                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2801388                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2801388                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2801388                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2801388                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5796473                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5796473                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5796473                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5796473                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 411164748887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 411164748887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 411164748887                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 411164748887                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8597861                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8597861                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8597861                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8597861                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.674176                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.674176                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.674176                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.674176                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 70933.608918                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70933.608918                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 70933.608918                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70933.608918                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     99012229                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17267                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2515202                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            297                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.365518                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    58.138047                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2949567                       # number of writebacks
system.cpu3.dcache.writebacks::total          2949567                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2841808                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2841808                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2841808                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2841808                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2954665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2954665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2954665                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2954665                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 233435480832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 233435480832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 233435480832                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 233435480832                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.343651                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.343651                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.343651                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.343651                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 79005.735280                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79005.735280                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 79005.735280                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79005.735280                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2949567                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2594685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2594685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5659355                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5659355                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 400777354500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 400777354500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8254040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8254040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.685647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.685647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 70816.789988                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 70816.789988                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2727570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2727570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2931785                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2931785                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 231790793000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 231790793000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.355194                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.355194                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79061.320322                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79061.320322                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206703                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206703                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10387394387                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10387394387                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       343821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       343821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.398806                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.398806                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75755.148026                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75755.148026                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22880                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22880                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1644687832                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1644687832                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066546                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066546                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 71883.209441                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71883.209441                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3136                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3136                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          855                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          855                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     22773500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     22773500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.214232                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.214232                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26635.672515                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26635.672515                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          355                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          355                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          500                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          500                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4087000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.125282                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125282                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         8174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1455                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1455                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1484                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1484                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     13380000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     13380000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.504934                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.504934                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9016.172507                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9016.172507                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1419                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1419                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     12165000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12165000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.482817                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.482817                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8572.938689                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8572.938689                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3526500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3526500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    132106500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    132106500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5365                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5365                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786952                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786952                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31290.028423                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31290.028423                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4222                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4222                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    127884500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    127884500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786952                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786952                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30290.028423                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30290.028423                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.566062                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5769417                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2957332                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.950886                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.566062                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986439                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986439                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20177615                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20177615                       # Number of data accesses
system.cpu0.numPwrStateTransitions                758                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2552519.788918                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4459048.799616                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          379    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13987500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70180257500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    967405000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       563411                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          563411                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       563411                       # number of overall hits
system.cpu0.icache.overall_hits::total         563411                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77526                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77526                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77526                       # number of overall misses
system.cpu0.icache.overall_misses::total        77526                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5851514000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5851514000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5851514000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5851514000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       640937                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       640937                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       640937                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       640937                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120957                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120957                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75478.084772                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75478.084772                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75478.084772                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75478.084772                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          849                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.450000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73040                       # number of writebacks
system.cpu0.icache.writebacks::total            73040                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73040                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73040                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73040                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73040                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5494265000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5494265000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5494265000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5494265000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113958                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113958                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113958                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113958                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75222.686199                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75222.686199                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75222.686199                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75222.686199                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73040                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       563411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         563411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5851514000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5851514000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       640937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       640937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75478.084772                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75478.084772                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73040                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73040                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5494265000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5494265000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113958                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113958                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75222.686199                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75222.686199                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             641559                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73072                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.779820                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1354914                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1354914                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3063055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3063055                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3063055                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3063055                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5956500                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5956500                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5956500                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5956500                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 420738639501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 420738639501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 420738639501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 420738639501                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9019555                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9019555                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9019555                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9019555                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.660398                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.660398                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.660398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.660398                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70635.211870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70635.211870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70635.211870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70635.211870                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     98197527                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14308                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2487656                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            223                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.473917                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.161435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2964111                       # number of writebacks
system.cpu0.dcache.writebacks::total          2964111                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2989860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2989860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2989860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2989860                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2966640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2966640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2966640                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2966640                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 234143339663                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 234143339663                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 234143339663                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 234143339663                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.328912                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.328912                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.328912                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.328912                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78925.430677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78925.430677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78925.430677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78925.430677                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2964110                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2748097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2748097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5774818                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5774818                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 406930551500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 406930551500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8522915                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8522915                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.677564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.677564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70466.385521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70466.385521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2847366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2847366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2927452                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2927452                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 231213045000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 231213045000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.343480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.343480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78980.985854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78980.985854                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       314958                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        314958                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13808088001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13808088001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       496640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       496640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.365822                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.365822                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76001.409061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76001.409061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142494                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142494                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2930294663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2930294663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078906                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078906                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74775.305272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74775.305272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1066                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1066                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35636000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35636000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.222966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.222966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33429.643527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33429.643527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          945                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          945                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          121                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8305.785124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8305.785124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8040500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8040500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5929.572271                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5929.572271                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6717500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6717500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5020.553064                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5020.553064                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2168                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2168                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3568                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3568                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    138821000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    138821000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5736                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5736                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.622036                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.622036                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38907.230942                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38907.230942                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3568                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3568                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    135253000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    135253000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.622036                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.622036                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37907.230942                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37907.230942                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.923253                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6045647                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2968185                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.036816                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.923253                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997602                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997602                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21036896                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21036896                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              791496                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              788639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              790718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              789065                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3181838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8206                       # number of overall hits
system.l2.overall_hits::.cpu0.data             791496                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4545                       # number of overall hits
system.l2.overall_hits::.cpu1.data             788639                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4416                       # number of overall hits
system.l2.overall_hits::.cpu2.data             790718                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4753                       # number of overall hits
system.l2.overall_hits::.cpu3.data             789065                       # number of overall hits
system.l2.overall_hits::total                 3181838                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2169952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2155126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2163133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12017                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2160321                       # number of demand (read+write) misses
system.l2.demand_misses::total                8748371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64835                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2169952                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11547                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2155126                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11440                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2163133                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12017                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2160321                       # number of overall misses
system.l2.overall_misses::total               8748371                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5282461500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 219112228469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    993275500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 218043865969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    986571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 218664511476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1043285000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 218445586473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     882571785387                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5282461500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 219112228469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    993275500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 218043865969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    986571000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 218664511476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1043285000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 218445586473                       # number of overall miss cycles
system.l2.overall_miss_latency::total    882571785387                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2961448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2943765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2953851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2949386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11930209                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2961448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2943765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2953851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2949386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11930209                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.887652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.732733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.717562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.732099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.721493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.732309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.716577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.732465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733296                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.887652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.732733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.717562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.732099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.721493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.732309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.716577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.732465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733296                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81475.460785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100975.610737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86020.221703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101174.532704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 86238.723776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101086.947255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86817.425314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101117.188822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100884.128644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81475.460785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100975.610737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86020.221703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101174.532704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 86238.723776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101086.947255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86817.425314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101117.188822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100884.128644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              213837                       # number of writebacks
system.l2.writebacks::total                    213837                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          94401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          98363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1877                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          97687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          97364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              394060                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         94401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         98363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1877                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         97687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         97364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             394060                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2075551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2056763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2065446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2062957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8354311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2075551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2056763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2065446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2062957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8354311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4624320025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 192892053481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    760087503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 191765012479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    764424004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 192338744488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    802888005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 192158100480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 776105630465                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4624320025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 192892053481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    760087503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 191765012479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    764424004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 192338744488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    802888005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 192158100480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 776105630465                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.884312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.700857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.590045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.698685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.603116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.699238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.593023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.699453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.700265                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.884312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.700857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.590045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.698685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.603116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.699238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.593023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.699453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.700265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71593.875695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92935.347520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80051.343128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93236.319634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79935.585486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93122.136569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80732.831071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93146.924769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92898.819599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71593.875695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92935.347520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80051.343128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93236.319634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79935.585486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93122.136569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80732.831071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93146.924769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92898.819599                       # average overall mshr miss latency
system.l2.replacements                       14467402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259552                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       259555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7641460                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7641460                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7641466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7641466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  254                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           364                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           368                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1704                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2016500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       560500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       651500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       567000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3795500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          569                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1958                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.873106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.898067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.851852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4374.186551                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1539.835165                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1274.951076                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1540.760870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2227.406103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          460                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          360                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          508                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          363                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1691                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7267498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10288499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7420995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     34248492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.871212                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.839161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.892794                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.840278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20155.434783                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20187.494444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20252.950787                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20443.512397                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20253.395624                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          266                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          271                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1597000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1010500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       739500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1983000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5330000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          286                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          297                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          270                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            946                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.930070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.912458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.951852                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.934461                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17744.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3798.872180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2728.782288                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7715.953307                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6029.411765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          865                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1832000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5382500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5385500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5402000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18002000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.946237                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.902357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.922222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.914376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20701.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20095.149254                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21694.779116                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20811.560694                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19661                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2866994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1678410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1620620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1625614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7791639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.847652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.798910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.801862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.804762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87499.053897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90135.357929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 87530.137726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 87445.615923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88049.077883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        32766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2539333002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1492200500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1435455001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1439686500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6906675003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.847652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.801776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.804719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77499.023439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80135.357929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 77537.676282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 77448.302760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78051.226740                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5282461500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    993275500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    986571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1043285000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8305593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.887652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.717562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.721493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.716577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81475.460785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86020.221703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 86238.723776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86817.425314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83189.865684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          244                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2052                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1877                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2072                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4624320025                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    760087503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    764424004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    802888005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6951719537                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.884312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.590045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.603116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.593023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71593.875695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80051.343128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79935.585486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80732.831071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74275.269109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       785607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       783952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       786143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       784555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3140257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2137186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2136505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2144618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2141731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8560040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 216245234469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 216365455469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 217043890976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 216819972473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 866474553387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2922793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2920457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2930761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2926286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11700297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.731214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.731565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.731761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.731894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101182.224883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101270.746134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101203.986433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101235.856638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101223.189773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        94401                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        98363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        97685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        97363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       387812                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2042785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2038142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2046933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2044368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8172228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 190352720479                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 190272811979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 190903289487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 190718413980                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 762247235925                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.698915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.697885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.698431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.698622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.698463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93182.944108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93356.013457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 93263.086524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93289.668973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93272.879308                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19441259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14467466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.343792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.687488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.566098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.081163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.264333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.959505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.273410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.928244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.257497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.982262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.479492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.123879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 173140474                       # Number of tag accesses
system.l2.tags.data_accesses                173140474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4133760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     132833920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        607680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131631232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        612032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     132183360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        636480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     132024192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534662656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       607680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       612032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       636480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5989952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13685760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13685760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2075530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2056738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2065365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2062878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8354104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       213840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             213840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         58101136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1867017346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8541110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1850113235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8602278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1857873546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8945902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1855636396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7514830948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     58101136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8541110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8602278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8945902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84190426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192357128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192357128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192357128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        58101136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1867017346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8541110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1850113235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8602278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1857873546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8945902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1855636396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7707188075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2045582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2030212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2038202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2036338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000514094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12986882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8354105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     213846                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8354105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   213846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 95738                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2593814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3440835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1022925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           128506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 272904826701                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41219640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            427478476701                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33103.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51853.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7340150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8354105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               213846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  242204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  539855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  930758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1236275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1290950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1094601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  890978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  736029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  558979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 350558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 160519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  55752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       915837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    584.352718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   355.803100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.576296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       219664     23.99%     23.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       111511     12.18%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53453      5.84%     42.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40026      4.37%     46.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31268      3.41%     49.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25128      2.74%     52.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20741      2.26%     54.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17817      1.95%     56.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       396229     43.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       915837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1120.111685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    283.251856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.959697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4138     56.22%     56.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          108      1.47%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           53      0.72%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           26      0.35%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           22      0.30%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           61      0.83%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          129      1.75%     61.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          340      4.62%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          432      5.87%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          479      6.51%     78.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          483      6.56%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          439      5.96%     91.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          345      4.69%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          187      2.54%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           81      1.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           30      0.41%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.049321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.359503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7199     97.81%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.45%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               76      1.03%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.46%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              527611392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7051328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7559872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534662720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13686144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7415.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7514.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71147728500                       # Total gap between requests
system.mem_ctrls.avgGap                       8303.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4133824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    130917248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       607680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129933568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       612032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    130444928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       636480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    130325632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7559872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 58102035.326880909503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1840077992.723935127258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8541109.836180493236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1826252099.287169218063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8602278.395302165300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1833439404.983965635300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8945901.771544497460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1831762666.833924531937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106256083.957782864571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2075530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2056738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2065365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2062878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       213846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1952549250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 106294928491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    361486500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 105919689989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    363217750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 106140589733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    385569000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 106060445988                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1778305195750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30229.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51213.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38071.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51498.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37981.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51390.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38770.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51413.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8315821.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2137687440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1136230590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12162661560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112423140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5616580320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32038418070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        340981920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53544983040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.589490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    586086000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2375880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68185696500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4401310200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2339370825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46698977220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          504152820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5616580320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32293359120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        126294720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91980045225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1292.804879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42413000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2375880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68729369500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1824                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          913                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5787262.322015                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8977353.825685                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          913    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68860500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            913                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    65863892000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5283770500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       498080                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          498080                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       498080                       # number of overall hits
system.cpu1.icache.overall_hits::total         498080                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17207                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17207                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17207                       # number of overall misses
system.cpu1.icache.overall_misses::total        17207                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1152283500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1152283500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1152283500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1152283500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       515287                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       515287                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       515287                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       515287                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033393                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033393                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033393                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033393                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66965.973150                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66965.973150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66965.973150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66965.973150                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          744                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          124                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16092                       # number of writebacks
system.cpu1.icache.writebacks::total            16092                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1115                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1115                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16092                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16092                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1073936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1073936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1073936500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1073936500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031229                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031229                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031229                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031229                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66737.291822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66737.291822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66737.291822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66737.291822                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16092                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       498080                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         498080                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1152283500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1152283500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       515287                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       515287                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033393                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033393                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66965.973150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66965.973150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1073936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1073936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66737.291822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66737.291822                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             523214                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16124                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.449392                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1046666                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1046666                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2781374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2781374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2781374                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2781374                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5797598                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5797598                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5797598                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5797598                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 412199525050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 412199525050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 412199525050                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 412199525050                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8578972                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8578972                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8578972                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8578972                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.675792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.675792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.675792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.675792                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71098.328144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71098.328144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71098.328144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71098.328144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     98719043                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20483                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2507708                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            331                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.366243                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.882175                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2943171                       # number of writebacks
system.cpu1.dcache.writebacks::total          2943171                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2849594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2849594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2849594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2849594                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2948004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2948004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2948004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2948004                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 233018144223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 233018144223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 233018144223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 233018144223                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.343631                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.343631                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.343631                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.343631                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79042.682514                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79042.682514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79042.682514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79042.682514                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2943171                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2575824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2575824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5659491                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5659491                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 401204353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 401204353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8235315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8235315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.687222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.687222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70890.536446                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70890.536446                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2734120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2734120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2925371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2925371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 231319077000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 231319077000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.355223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.355223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79073.415645                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79073.415645                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10995172050                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10995172050                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       343657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       343657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401875                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401875                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79613.430529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79613.430529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1699067223                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1699067223                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75070.349622                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75070.349622                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3081                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3081                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          824                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          824                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.211012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.211012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32483.009709                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32483.009709                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          354                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          354                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          470                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          470                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.120359                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.120359                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10258.510638                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10258.510638                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1408                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1408                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1454                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1454                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12903000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12903000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.508036                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.508036                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8874.140303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8874.140303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1402                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1402                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11705000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11705000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8348.787447                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8348.787447                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3750500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3750500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3546500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3546500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4263                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4263                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    132750500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    132750500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5314                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5314                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.802221                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.802221                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31140.159512                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31140.159512                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    128487500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    128487500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.802221                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.802221                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30140.159512                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30140.159512                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.544952                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5742560                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2950920                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.946024                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.544952                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20132995                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20132995                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71147662500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11843357                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       473392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11672474                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14253567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8729                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4962                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13691                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115077                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11721608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8897849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8841829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8872431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8860511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35837895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9349120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379235648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2059776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376763840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2029568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    378065664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2146560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377532992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1527183168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14507045                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15532224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26440325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.591889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.734061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14190189     53.67%     53.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9342510     35.33%     89.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2454260      9.28%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 414749      1.57%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38617      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26440325                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23884734609                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             33.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4507581380                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24746147                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4501956883                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26212899                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4516549495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109737094                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4492822180                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25189396                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
