// Seed: 2739325498
module module_0 (
    input wand id_0
);
  uwire id_2 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    output supply1 id_9,
    output tri0 id_10,
    output wand id_11,
    input wor id_12,
    input tri0 id_13,
    inout wire id_14,
    output supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri1 id_19,
    input wor id_20,
    input wand id_21
);
  always cover (id_16);
  module_0(
      id_14
  );
endmodule
