<stg><name>Block_.split5_proc</name>


<trans_list>

<trans id="17" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %t1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %t1

]]></Node>
<StgValue><ssdm name="t1_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2 %icmp_ln210 = icmp_slt  i32 %t1_read, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %idxprom21_i = zext i32 %t1_read

]]></Node>
<StgValue><ssdm name="idxprom21_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:4 %low_t_addr = getelementptr i8 %low_t, i64 0, i64 %idxprom21_i

]]></Node>
<StgValue><ssdm name="low_t_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:5 %low_t_load = load i4 %low_t_addr

]]></Node>
<StgValue><ssdm name="low_t_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:6 %high_t_addr = getelementptr i8 %high_t, i64 0, i64 %idxprom21_i

]]></Node>
<StgValue><ssdm name="high_t_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:7 %high_t_load = load i4 %high_t_addr

]]></Node>
<StgValue><ssdm name="high_t_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %t1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:5 %low_t_load = load i4 %low_t_addr

]]></Node>
<StgValue><ssdm name="low_t_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:7 %high_t_load = load i4 %high_t_addr

]]></Node>
<StgValue><ssdm name="high_t_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:8 %select_ln210 = select i1 %icmp_ln210, i8 %low_t_load, i8 %high_t_load

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:9 %zext_ln213 = zext i8 %select_ln210

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %write_ln213 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %t2, i32 %zext_ln213

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0">
<![CDATA[
entry_ifconv:11 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="t1" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="t1"/></StgValue>
</port>
<port id="19" name="low_t" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="low_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="20" name="high_t" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="high_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="21" name="t2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="t2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="23" from="_ssdm_op_Read.ap_fifo.i32P0A" to="t1_read" fromId="22" toId="3">
</dataflow>
<dataflow id="24" from="t1" to="t1_read" fromId="18" toId="3">
</dataflow>
<dataflow id="25" from="t1_read" to="icmp_ln210" fromId="3" toId="4">
</dataflow>
<dataflow id="27" from="StgValue_26" to="icmp_ln210" fromId="26" toId="4">
</dataflow>
<dataflow id="28" from="t1_read" to="idxprom21_i" fromId="3" toId="5">
</dataflow>
<dataflow id="29" from="low_t" to="low_t_addr" fromId="19" toId="6">
</dataflow>
<dataflow id="31" from="StgValue_30" to="low_t_addr" fromId="30" toId="6">
</dataflow>
<dataflow id="32" from="idxprom21_i" to="low_t_addr" fromId="5" toId="6">
</dataflow>
<dataflow id="33" from="low_t_addr" to="low_t_load" fromId="6" toId="7">
</dataflow>
<dataflow id="34" from="high_t" to="high_t_addr" fromId="20" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_30" to="high_t_addr" fromId="30" toId="8">
</dataflow>
<dataflow id="36" from="idxprom21_i" to="high_t_addr" fromId="5" toId="8">
</dataflow>
<dataflow id="37" from="high_t_addr" to="high_t_load" fromId="8" toId="9">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="40" from="t1" to="specinterface_ln0" fromId="18" toId="10">
</dataflow>
<dataflow id="42" from="ap_fifo_str" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="47" from="p_str" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="50" from="p_str" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="51" from="p_str" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="52" from="p_str" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="p_str" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="61" from="ScalarProp_str" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="low_t_addr" to="low_t_load" fromId="6" toId="11">
</dataflow>
<dataflow id="63" from="high_t_addr" to="high_t_load" fromId="8" toId="12">
</dataflow>
<dataflow id="64" from="icmp_ln210" to="select_ln210" fromId="4" toId="13">
</dataflow>
<dataflow id="65" from="low_t_load" to="select_ln210" fromId="11" toId="13">
</dataflow>
<dataflow id="66" from="high_t_load" to="select_ln210" fromId="12" toId="13">
</dataflow>
<dataflow id="67" from="select_ln210" to="zext_ln213" fromId="13" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln213" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="t2" to="write_ln213" fromId="21" toId="15">
</dataflow>
<dataflow id="71" from="zext_ln213" to="write_ln213" fromId="14" toId="15">
</dataflow>
</dataflows>


</stg>
