Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  6 21:43:09 2024
| Host         : R5-5600 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.600        0.000                      0                 1145        0.134        0.000                      0                 1145        3.000        0.000                       0                   603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.600        0.000                      0                 1145        0.134        0.000                      0                 1145       19.500        0.000                       0                   599  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.600ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/init2/counter1/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 1.623ns (13.614%)  route 10.298ns (86.386%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         5.391     9.185    trackR/init2/counter2/FF4_2
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  trackR/init2/counter2/FF0_i_3__65/O
                         net (fo=5, routed)           1.101    10.410    trackR/train1/counter1/FF0_8
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.534 r  trackR/train1/counter1/FF0_i_1__89/O
                         net (fo=5, routed)           0.499    11.033    trackR/init2/counter1/FF0_1
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.444    38.449    trackR/init2/counter1/clk
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF1/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.838    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.205    38.633    trackR/init2/counter1/FF1
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 27.600    

Slack (MET) :             27.600ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/init2/counter1/FF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 1.623ns (13.614%)  route 10.298ns (86.386%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         5.391     9.185    trackR/init2/counter2/FF4_2
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  trackR/init2/counter2/FF0_i_3__65/O
                         net (fo=5, routed)           1.101    10.410    trackR/train1/counter1/FF0_8
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.534 r  trackR/train1/counter1/FF0_i_1__89/O
                         net (fo=5, routed)           0.499    11.033    trackR/init2/counter1/FF0_1
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.444    38.449    trackR/init2/counter1/clk
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF2/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.838    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.205    38.633    trackR/init2/counter1/FF2
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 27.600    

Slack (MET) :             27.600ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/init2/counter1/FF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 1.623ns (13.614%)  route 10.298ns (86.386%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         5.391     9.185    trackR/init2/counter2/FF4_2
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  trackR/init2/counter2/FF0_i_3__65/O
                         net (fo=5, routed)           1.101    10.410    trackR/train1/counter1/FF0_8
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.534 r  trackR/train1/counter1/FF0_i_1__89/O
                         net (fo=5, routed)           0.499    11.033    trackR/init2/counter1/FF0_1
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.444    38.449    trackR/init2/counter1/clk
    SLICE_X9Y34          FDRE                                         r  trackR/init2/counter1/FF4/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.838    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.205    38.633    trackR/init2/counter1/FF4
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 27.600    

Slack (MET) :             27.795ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/init2/counter1/FF0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 1.623ns (13.796%)  route 10.141ns (86.204%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         5.391     9.185    trackR/init2/counter2/FF4_2
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  trackR/init2/counter2/FF0_i_3__65/O
                         net (fo=5, routed)           1.101    10.410    trackR/train1/counter1/FF0_8
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.534 r  trackR/train1/counter1/FF0_i_1__89/O
                         net (fo=5, routed)           0.342    10.876    trackR/init2/counter1/FF0_1
    SLICE_X10Y35         FDRE                                         r  trackR/init2/counter1/FF0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.446    38.451    trackR/init2/counter1/clk
    SLICE_X10Y35         FDRE                                         r  trackR/init2/counter1/FF0/C
                         clock pessimism              0.484    38.934    
                         clock uncertainty           -0.094    38.840    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    38.671    trackR/init2/counter1/FF0
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 27.795    

Slack (MET) :             27.795ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/init2/counter1/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 1.623ns (13.796%)  route 10.141ns (86.204%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         5.391     9.185    trackR/init2/counter2/FF4_2
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  trackR/init2/counter2/FF0_i_3__65/O
                         net (fo=5, routed)           1.101    10.410    trackR/train1/counter1/FF0_8
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.534 r  trackR/train1/counter1/FF0_i_1__89/O
                         net (fo=5, routed)           0.342    10.876    trackR/init2/counter1/FF0_1
    SLICE_X10Y35         FDRE                                         r  trackR/init2/counter1/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.446    38.451    trackR/init2/counter1/clk
    SLICE_X10Y35         FDRE                                         r  trackR/init2/counter1/FF3/C
                         clock pessimism              0.484    38.934    
                         clock uncertainty           -0.094    38.840    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    38.671    trackR/init2/counter1/FF3
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 27.795    

Slack (MET) :             27.842ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/TC_train1/counter1/FF0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.499ns (12.835%)  route 10.180ns (87.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         6.518    10.312    trackM/TC_train1/counter0/FF0_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  trackM/TC_train1/counter0/FF0_i_1__65/O
                         net (fo=6, routed)           0.355    10.791    trackM/TC_train1/counter1/FF4_0
    SLICE_X13Y34         FDRE                                         r  trackM/TC_train1/counter1/FF0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.444    38.449    trackM/TC_train1/counter1/clk
    SLICE_X13Y34         FDRE                                         r  trackM/TC_train1/counter1/FF0/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.838    
    SLICE_X13Y34         FDRE (Setup_fdre_C_CE)      -0.205    38.633    trackM/TC_train1/counter1/FF0
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 27.842    

Slack (MET) :             27.842ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/TC_train1/counter1/FF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.499ns (12.835%)  route 10.180ns (87.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         6.518    10.312    trackM/TC_train1/counter0/FF0_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  trackM/TC_train1/counter0/FF0_i_1__65/O
                         net (fo=6, routed)           0.355    10.791    trackM/TC_train1/counter1/FF4_0
    SLICE_X13Y34         FDRE                                         r  trackM/TC_train1/counter1/FF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.444    38.449    trackM/TC_train1/counter1/clk
    SLICE_X13Y34         FDRE                                         r  trackM/TC_train1/counter1/FF4/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.838    
    SLICE_X13Y34         FDRE (Setup_fdre_C_CE)      -0.205    38.633    trackM/TC_train1/counter1/FF4
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 27.842    

Slack (MET) :             27.843ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/TC_train1/counter1/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.499ns (12.835%)  route 10.180ns (87.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         6.518    10.312    trackM/TC_train1/counter0/FF0_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  trackM/TC_train1/counter0/FF0_i_1__65/O
                         net (fo=6, routed)           0.355    10.791    trackM/TC_train1/counter1/FF4_0
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.445    38.450    trackM/TC_train1/counter1/clk
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF1/C
                         clock pessimism              0.484    38.933    
                         clock uncertainty           -0.094    38.839    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205    38.634    trackM/TC_train1/counter1/FF1
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 27.843    

Slack (MET) :             27.843ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/TC_train1/counter1/FF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.499ns (12.835%)  route 10.180ns (87.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         6.518    10.312    trackM/TC_train1/counter0/FF0_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  trackM/TC_train1/counter0/FF0_i_1__65/O
                         net (fo=6, routed)           0.355    10.791    trackM/TC_train1/counter1/FF4_0
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.445    38.450    trackM/TC_train1/counter1/clk
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF2/C
                         clock pessimism              0.484    38.933    
                         clock uncertainty           -0.094    38.839    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205    38.634    trackM/TC_train1/counter1/FF2
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 27.843    

Slack (MET) :             27.843ns  (required time - arrival time)
  Source:                 Pixel_A/row_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/TC_train1/counter1/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.499ns (12.835%)  route 10.180ns (87.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.624    -0.888    Pixel_A/row_counter/counter2/clk_out
    SLICE_X2Y60          FDRE                                         r  Pixel_A/row_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  Pixel_A/row_counter/counter2/FF1/Q
                         net (fo=9, routed)           0.859     0.450    Pixel_A/row_counter/counter2/FF1_0[1]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.323     0.773 f  Pixel_A/row_counter/counter2/FF0_i_15__14/O
                         net (fo=3, routed)           0.980     1.753    Pixel_A/row_counter/counter0/FF0_i_4__51_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.326     2.079 f  Pixel_A/row_counter/counter0/FF0_i_11__20/O
                         net (fo=2, routed)           0.160     2.239    Pixel_A/row_counter/counter0/FF0_i_11__20_n_44
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     2.363 r  Pixel_A/row_counter/counter0/FF0_i_4__51/O
                         net (fo=37, routed)          1.307     3.670    Pixel_A/column_counter/counter2/FF4_5
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.794 f  Pixel_A/column_counter/counter2/FF0_i_4__50/O
                         net (fo=122, routed)         6.518    10.312    trackM/TC_train1/counter0/FF0_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  trackM/TC_train1/counter0/FF0_i_1__65/O
                         net (fo=6, routed)           0.355    10.791    trackM/TC_train1/counter1/FF4_0
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         1.445    38.450    trackM/TC_train1/counter1/clk
    SLICE_X13Y35         FDRE                                         r  trackM/TC_train1/counter1/FF3/C
                         clock pessimism              0.484    38.933    
                         clock uncertainty           -0.094    38.839    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205    38.634    trackM/TC_train1/counter1/FF3
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 27.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 trackL/train2/counter2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackL/train2/counter2/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.185ns (36.006%)  route 0.329ns (63.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.592    -0.589    trackL/train2/counter2/clk
    SLICE_X4Y50          FDRE                                         r  trackL/train2/counter2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  trackL/train2/counter2/FF0/Q
                         net (fo=11, routed)          0.329    -0.119    trackL/train2/counter2/FF0_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.044    -0.075 r  trackL/train2/counter2/FF2_i_1__43/O
                         net (fo=1, routed)           0.000    -0.075    trackL/train2/counter2/FF2_i_1__43_n_44
    SLICE_X5Y48          FDRE                                         r  trackL/train2/counter2/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.865    -0.825    trackL/train2/counter2/clk
    SLICE_X5Y48          FDRE                                         r  trackL/train2/counter2/FF2/C
                         clock pessimism              0.508    -0.316    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.107    -0.209    trackL/train2/counter2/FF2
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 trackM/delay_time2/FF7_1[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/delay_time2/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.067%)  route 0.316ns (62.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.562    -0.619    trackM/delay_time2/clk
    SLICE_X29Y50         FDRE                                         r  trackM/delay_time2/FF7_1[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  trackM/delay_time2/FF7_1[4]/Q
                         net (fo=4, routed)           0.316    -0.162    trackM/delay_time2/delay2[5]
    SLICE_X28Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.117 r  trackM/delay_time2/FF0_i_2__40/O
                         net (fo=1, routed)           0.000    -0.117    trackM/delay_time2/Din
    SLICE_X28Y49         FDRE                                         r  trackM/delay_time2/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.834    -0.856    trackM/delay_time2/clk
    SLICE_X28Y49         FDRE                                         r  trackM/delay_time2/FF0/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.091    -0.256    trackM/delay_time2/FF0
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 trackR/length_size2/FF7_1[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackR/length_size2/FF7_1[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.589    -0.592    trackR/length_size2/clk
    SLICE_X7Y34          FDRE                                         r  trackR/length_size2/FF7_1[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  trackR/length_size2/FF7_1[0]/Q
                         net (fo=4, routed)           0.103    -0.348    trackR/length_size2/FF7_1[4]_0[1]
    SLICE_X6Y34          FDRE                                         r  trackR/length_size2/FF7_1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.858    -0.832    trackR/length_size2/clk
    SLICE_X6Y34          FDRE                                         r  trackR/length_size2/FF7_1[1]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.085    -0.494    trackR/length_size2/FF7_1[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 trackL/length_size2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackL/length_size2/FF7_1[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.095%)  route 0.344ns (70.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.594    -0.587    trackL/length_size2/clk
    SLICE_X1Y51          FDRE                                         r  trackL/length_size2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  trackL/length_size2/FF0/Q
                         net (fo=5, routed)           0.344    -0.103    trackL/length_size2/FF7_1[4]_0[0]
    SLICE_X0Y49          FDRE                                         r  trackL/length_size2/FF7_1[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.867    -0.823    trackL/length_size2/clk
    SLICE_X0Y49          FDRE                                         r  trackL/length_size2/FF7_1[0]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.063    -0.251    trackL/length_size2/FF7_1[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 trackL/train2/counter2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackL/train2/counter2/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.131%)  route 0.329ns (63.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.592    -0.589    trackL/train2/counter2/clk
    SLICE_X4Y50          FDRE                                         r  trackL/train2/counter2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  trackL/train2/counter2/FF0/Q
                         net (fo=11, routed)          0.329    -0.119    trackL/train2/counter2/FF0_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.074 r  trackL/train2/counter2/FF1_i_1__48/O
                         net (fo=1, routed)           0.000    -0.074    trackL/train2/counter2/FF1_i_1__48_n_44
    SLICE_X5Y48          FDRE                                         r  trackL/train2/counter2/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.865    -0.825    trackL/train2/counter2/clk
    SLICE_X5Y48          FDRE                                         r  trackL/train2/counter2/FF1/C
                         clock pessimism              0.508    -0.316    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091    -0.225    trackL/train2/counter2/FF1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 syn0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TSM/Q6_FF[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.185ns (32.075%)  route 0.392ns (67.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.596    -0.585    clk
    SLICE_X1Y48          FDRE                                         r  syn0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  syn0/Q
                         net (fo=5, routed)           0.392    -0.053    TSM/btnC_out
    SLICE_X2Y52          LUT5 (Prop_lut5_I1_O)        0.044    -0.009 r  TSM/Q6_FF[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    TSM/NS[1]
    SLICE_X2Y52          FDRE                                         r  TSM/Q6_FF[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.864    -0.825    TSM/clk_out
    SLICE_X2Y52          FDRE                                         r  TSM/Q6_FF[1]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.131    -0.185    TSM/Q6_FF[1]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Pixel_A/column_counter/counter2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pixel_A/column_counter/counter2/FF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.565    -0.616    Pixel_A/column_counter/counter2/clk_out
    SLICE_X11Y52         FDRE                                         r  Pixel_A/column_counter/counter2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Pixel_A/column_counter/counter2/FF1/Q
                         net (fo=33, routed)          0.125    -0.350    Pixel_A/column_counter/counter2/FF1_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  Pixel_A/column_counter/counter2/FF3_i_1__4/O
                         net (fo=1, routed)           0.000    -0.305    Pixel_A/column_counter/counter2/D_3
    SLICE_X10Y52         FDRE                                         r  Pixel_A/column_counter/counter2/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.834    -0.855    Pixel_A/column_counter/counter2/clk_out
    SLICE_X10Y52         FDRE                                         r  Pixel_A/column_counter/counter2/FF3/C
                         clock pessimism              0.252    -0.603    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.121    -0.482    Pixel_A/column_counter/counter2/FF3
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 trackM/delay_time2/FF7_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trackM/delay_time2/FF7_1[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.035%)  route 0.381ns (72.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.564    -0.617    trackM/delay_time2/clk
    SLICE_X29Y49         FDRE                                         r  trackM/delay_time2/FF7_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  trackM/delay_time2/FF7_1[3]/Q
                         net (fo=3, routed)           0.381    -0.096    trackM/delay_time2/delay2[4]
    SLICE_X29Y50         FDRE                                         r  trackM/delay_time2/FF7_1[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.832    -0.858    trackM/delay_time2/clk
    SLICE_X29Y50         FDRE                                         r  trackM/delay_time2/FF7_1[4]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.070    -0.279    trackM/delay_time2/FF7_1[4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 syn0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug_State_Machine/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.193%)  route 0.358ns (65.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.596    -0.585    clk
    SLICE_X1Y48          FDRE                                         r  syn0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  syn0/Q
                         net (fo=5, routed)           0.358    -0.086    slug_State_Machine/btnC_out
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045    -0.041 r  slug_State_Machine/Q0_FF_i_1/O
                         net (fo=1, routed)           0.000    -0.041    slug_State_Machine/NS_0
    SLICE_X1Y55          FDRE                                         r  slug_State_Machine/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.863    -0.826    slug_State_Machine/clk
    SLICE_X1Y55          FDRE                                         r  slug_State_Machine/Q0_FF/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.226    slug_State_Machine/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 syn0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TSM/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.192%)  route 0.392ns (67.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.596    -0.585    clk
    SLICE_X1Y48          FDRE                                         r  syn0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  syn0/Q
                         net (fo=5, routed)           0.392    -0.053    TSM/btnC_out
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.045    -0.008 r  TSM/Q0_FF_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    TSM/NS_0
    SLICE_X2Y52          FDRE                                         r  TSM/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=597, routed)         0.864    -0.825    TSM/clk_out
    SLICE_X2Y52          FDRE                                         r  TSM/Q0_FF/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.120    -0.196    TSM/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y55     RC/FF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y55     RC/FF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y55     RC/FF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y55     RC/FF3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      trackR/length_size1/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      trackR/length_size1/FF7_1[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      trackR/length_size1/FF7_1[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      trackR/train1/counter0/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      trackR/train1/counter0/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      trackR/train1/counter0/FF2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      trackR/train1/counter0/FF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      trackR/train1/counter0/FF4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     RC/FF0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     RC/FF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     Pixel_A/column_counter/counter0/FF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y60      Pixel_A/row_counter/counter2/FF4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     RC/FF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     RC/FF0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



