<strong>verilog-signals-princ</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-signals-princ <u>SIGNALS</u> &optional <u>HEADER</u> <u>PREFIX</u>)</br>
</br>
For debug, dump internal <u>SIGNALS</u> structures, with <u>HEADER</u> and <u>PREFIX</u>.