============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 19:10:47 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  2.222663s wall, 2.078125s user + 0.125000s system = 2.203125s CPU (99.1%)

RUN-1004 : used memory is 386 MB, reserved memory is 353 MB, peak memory is 391 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.805983s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (104.7%)

RUN-1004 : used memory is 470 MB, reserved memory is 440 MB, peak memory is 470 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.430487s wall, 2.453125s user + 0.078125s system = 2.531250s CPU (104.1%)

RUN-1004 : used memory is 419 MB, reserved memory is 397 MB, peak memory is 527 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  2.162928s wall, 2.125000s user + 0.156250s system = 2.281250s CPU (105.5%)

RUN-1004 : used memory is 403 MB, reserved memory is 369 MB, peak memory is 527 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.771949s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (104.9%)

RUN-1004 : used memory is 487 MB, reserved memory is 456 MB, peak memory is 527 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.388582s wall, 2.359375s user + 0.109375s system = 2.468750s CPU (103.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 428 MB, peak memory is 541 MB
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-8007 ERROR: 'sdram_data' is not valid in an expression in ../rtl/DDR/sdram_data.v(53)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/DDR/sdram_data.v(1)
HDL-1007 : Verilog file '../rtl/DDR/sdram_data.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-8007 ERROR: cannot find port 'sdram_data' on this module in ../rtl/DDR/sdram_top.v(117)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 678 feed throughs used by 466 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  12.207477s wall, 11.953125s user + 0.390625s system = 12.343750s CPU (101.1%)

RUN-1004 : used memory is 906 MB, reserved memory is 879 MB, peak memory is 913 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.769583s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (105.1%)

RUN-1004 : used memory is 950 MB, reserved memory is 926 MB, peak memory is 950 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.865468s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (103.6%)

RUN-1004 : used memory is 947 MB, reserved memory is 929 MB, peak memory is 1009 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.011504s wall, 0.593750s user + 1.140625s system = 1.734375s CPU (24.7%)

RUN-1004 : used memory is 1015 MB, reserved memory is 983 MB, peak memory is 1036 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.226479s wall, 0.718750s user + 1.171875s system = 1.890625s CPU (26.2%)

RUN-1004 : used memory is 1015 MB, reserved memory is 983 MB, peak memory is 1036 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-5007 WARNING: 'matrix_p33_r1' is not declared in ../rtl/ISP/Bayer2RGB.v(236)
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-5007 WARNING: 'matrix_p33_r1' is not declared in ../rtl/ISP/Bayer2RGB.v(236)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 670 feed throughs used by 453 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.121924s wall, 8.046875s user + 0.375000s system = 8.421875s CPU (103.7%)

RUN-1004 : used memory is 986 MB, reserved memory is 955 MB, peak memory is 1036 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.792275s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (106.4%)

RUN-1004 : used memory is 1028 MB, reserved memory is 998 MB, peak memory is 1036 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.868253s wall, 2.937500s user + 0.078125s system = 3.015625s CPU (105.1%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1050 MB, peak memory is 1085 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.025181s wall, 0.437500s user + 0.968750s system = 1.406250s CPU (20.0%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1069 MB, peak memory is 1116 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.250636s wall, 0.546875s user + 0.984375s system = 1.531250s CPU (21.1%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1069 MB, peak memory is 1116 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-8007 ERROR: concurrent assignment to a non-net 'LED' is not permitted in ../rtl/AHBlite_LED.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/AHBlite_LED.v(1)
HDL-1007 : Verilog file '../rtl/AHBlite_LED.v' ignored due to errors
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 662 feed throughs used by 442 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.213790s wall, 8.078125s user + 0.421875s system = 8.500000s CPU (103.5%)

RUN-1004 : used memory is 905 MB, reserved memory is 983 MB, peak memory is 1116 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.713726s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (105.8%)

RUN-1004 : used memory is 943 MB, reserved memory is 1023 MB, peak memory is 1116 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.801674s wall, 2.781250s user + 0.140625s system = 2.921875s CPU (104.3%)

RUN-1004 : used memory is 1000 MB, reserved memory is 1080 MB, peak memory is 1116 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.060021s wall, 0.468750s user + 0.765625s system = 1.234375s CPU (17.5%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1101 MB, peak memory is 1116 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.282188s wall, 0.593750s user + 0.812500s system = 1.406250s CPU (19.3%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1101 MB, peak memory is 1116 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11.v
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11_3.v
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11_3.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ.v
HDL-1007 : undeclared symbol 'pixel_level', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(41)
HDL-1007 : undeclared symbol 'pixel_level_acc_num', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(42)
HDL-1007 : undeclared symbol 'pixel_level_valid', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(43)
HDL-1007 : undeclared symbol 'histEQ_start_flag', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(54)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11.v
HDL-1007 : analyze verilog file ../rtl/ISP/delay11_3.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ.v
HDL-1007 : undeclared symbol 'pixel_level', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(41)
HDL-1007 : undeclared symbol 'pixel_level_acc_num', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(42)
HDL-1007 : undeclared symbol 'pixel_level_valid', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(43)
HDL-1007 : undeclared symbol 'histEQ_start_flag', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(54)
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit copy.v
HDL-5007 WARNING: overwrite current module 'vip_matrix_generate_3x3_8bit' in ../rtl/ISP/vip_matrix_generate_3x3_8bit copy.v(1)
HDL-1007 : previous definition of design element 'vip_matrix_generate_3x3_8bit' is here in ../rtl/ISP/vip_matrix_generate_3x3_8bit.v(1)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 662 feed throughs used by 442 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.003644s wall, 7.921875s user + 0.406250s system = 8.328125s CPU (104.1%)

RUN-1004 : used memory is 925 MB, reserved memory is 1022 MB, peak memory is 1116 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.765084s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (102.7%)

RUN-1004 : used memory is 955 MB, reserved memory is 1042 MB, peak memory is 1116 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.796451s wall, 2.812500s user + 0.046875s system = 2.859375s CPU (102.3%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1100 MB, peak memory is 1116 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.995361s wall, 0.234375s user + 0.609375s system = 0.843750s CPU (12.1%)

RUN-1004 : used memory is 1033 MB, reserved memory is 1122 MB, peak memory is 1116 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.211131s wall, 0.359375s user + 0.656250s system = 1.015625s CPU (14.1%)

RUN-1004 : used memory is 1033 MB, reserved memory is 1122 MB, peak memory is 1116 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-5007 WARNING: overwrite current module 'vip_matrix_generate_3x3_8bit' in ../rtl/ISP/vip_matrix_generate_3x3_8bit.v(1)
HDL-1007 : previous definition of design element 'vip_matrix_generate_3x3_8bit' is here in ../rtl/ISP/vip_matrix_generate_3x3_8bit copy.v(1)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ.v
HDL-1007 : undeclared symbol 'pixel_level', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(41)
HDL-1007 : undeclared symbol 'pixel_level_acc_num', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(42)
HDL-1007 : undeclared symbol 'pixel_level_valid', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(43)
HDL-1007 : undeclared symbol 'histEQ_start_flag', assumed default net type 'wire' in ../rtl/ISP/histEQ.v(54)
TMR-3509 : Import timing summary.
SymInit: Symbol-SearchPath: '.;C:\Users\Daggal\Desktop\Cortex-M0\verilog\prj;D:\Anlogic\TD5.6.59063\bin;C:\WINDOWS;C:\WINDOWS\system32;SRV*C:\websymbols*https://msdl.microsoft.com/download/symbols;', symOptions: 530, UserName: 'Daggal'

OS-Version: 6.2.9200 () 0x300-0x1

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF664C2C1A2)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF664C2C1A2)

00007FF664C2C1A2 (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF664C2B02E)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF664C2B02E)

00007FF664C2B02E (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF6676EC7B6)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF6676EC7B6)

00007FF6676EC7B6 (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF667C6311D)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF667C6311D)

00007FF667C6311D (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF6676BDDD8)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF6676BDDD8)

00007FF6676BDDD8 (td): (filename not available): (function-name not available)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF689523AF)

00007FFF689523AF (ntdll): (filename not available): _chkstk

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF689014B4)

00007FFF689014B4 (ntdll): (filename not available): RtlRaiseException

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF68950EBE)

00007FFF68950EBE (ntdll): (filename not available): KiUserExceptionDispatcher

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED223EE73)

00007FFED223EE73 (Qt5Core): (filename not available): QList<QItemSelectionRange>::length

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC93732B)

00007FFECC93732B (Qt5Widgets): (filename not available): QTreeView::rowsInserted

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED241FC07)

00007FFED241FC07 (Qt5Core): (filename not available): QObject::event

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC6CF826)

00007FFECC6CF826 (Qt5Widgets): (filename not available): QWidget::event

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC775197)

00007FFECC775197 (Qt5Widgets): (filename not available): QFrame::event

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC776A3C)

00007FFECC776A3C (Qt5Widgets): (filename not available): QAbstractScrollArea::event

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC6A909D)

00007FFECC6A909D (Qt5Widgets): (filename not available): QApplicationPrivate::notify_helper

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFECC6A8037)

00007FFECC6A8037 (Qt5Widgets): (filename not available): QApplication::notify

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED23F9439)

00007FFED23F9439 (Qt5Core): (filename not available): QCoreApplication::notifyInternal2

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED23FB2E8)

00007FFED23FB2E8 (Qt5Core): (filename not available): QCoreApplicationPrivate::sendPostedEvents

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF275A335F)

00007FFF275A335F (qwindows): (filename not available): qt_plugin_query_metadata

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED2443AF9)

00007FFED2443AF9 (Qt5Core): (filename not available): QEventDispatcherWin32::processEvents

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF6721EF75)

00007FFF6721EF75 (USER32): (filename not available): CallWindowProcW

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF6721E69D)

00007FFF6721E69D (USER32): (filename not available): DispatchMessageW

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED24432EB)

00007FFED24432EB (Qt5Core): (filename not available): QEventDispatcherWin32::processEvents

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF275A3339)

00007FFF275A3339 (qwindows): (filename not available): qt_plugin_query_metadata

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED23F578B)

00007FFED23F578B (Qt5Core): (filename not available): QEventLoop::exec

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFED23F837E)

00007FFED23F837E (Qt5Core): (filename not available): QCoreApplication::exec

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF664C25362)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF664C25362)

00007FF664C25362 (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF664C24BD9)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF664C24BD9)

00007FF664C24BD9 (td): (filename not available): (function-name not available)

ERROR: SymGetSymFromAddr64, GetLastError: 487 (Address: 00007FF6676BB95A)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FF6676BB95A)

00007FF6676BB95A (td): (filename not available): (function-name not available)

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF68257344)

00007FFF68257344 (KERNEL32): (filename not available): BaseThreadInitThunk

ERROR: SymGetLineFromAddr64, GetLastError: 487 (Address: 00007FFF689026B1)

00007FFF689026B1 (ntdll): (filename not available): RtlUserThreadStart

