Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/pedro/Documents/ISE/Erase_Sequence/Simu_Top_isim_beh.exe" -prj "/home/pedro/Documents/ISE/Erase_Sequence/Simu_Top_beh.prj" "work.Simu_Top" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/ISE/Erase_Sequence/SM.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Erase_Sequence/Div_Fre_Var.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Erase_Sequence/CNT_101.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Erase_Sequence/TOP.vhd" into library work
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Erase_Sequence/TOP.vhd" Line 114: Actual for formal port en_cnt is neither a static name nor a globally static expression
Parsing VHDL file "/home/pedro/Documents/ISE/Erase_Sequence/Simu_Top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98116 KB
Fuse CPU Usage: 1960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity SM [sm_default]
Compiling architecture behavioral of entity Div_Fre_Var [div_fre_var_default]
Compiling architecture behavioral of entity CNT_101 [cnt_101_default]
Compiling architecture behavioral of entity TOP [top_default]
Compiling architecture behavior of entity simu_top
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable /home/pedro/Documents/ISE/Erase_Sequence/Simu_Top_isim_beh.exe
Fuse Memory Usage: 411924 KB
Fuse CPU Usage: 2350 ms
GCC CPU Usage: 370 ms
