<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>x86-hammer</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(2173, true);
</script>
<a name="label16493"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic471.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic473.html">Next</a></span></p>
<h3 class="jdocu">x86-hammer</h3 class="jdocu">


<a name="label16494"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2986">x86-hammer</a>, <a class="jdocu" href="topic14.html#label2988">x86-hammer-ma</a>, <a class="jdocu" href="topic14.html#label2990">x86-hammer-turbo</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>x86-hammer</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic542.html#label17996">x86</a>, <a class="jdocu" href="topic486.html#label17679">a20</a>, <a class="jdocu" href="topic504.html#label17753">interrupt_ack</a>, <a class="jdocu" href="topic541.html#label17994">translate</a>, <a class="jdocu" href="topic498.html#label17737">exception</a>, <a class="jdocu" href="topic503.html#label17750">int_register</a>, <a class="jdocu" href="topic523.html#label17819">processor</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


The <b>x86-hammer</b> class implements an x86 processor. 

</dd>

</dl>
<a name="label16495"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>a20mask</i></b></dt><a name="label16496"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
The a20mask.</dd></dl>
<dl><dt><b><i>access_type_name</i></b></dt><a name="label16497"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; ; <b>integer</b> indexed;  indexed type: <b>String</b>.
<p>
Get string describing the specified access type (x86_access_type_t).</dd></dl>
<dl><dt><b><i>activity_state</i></b></dt><a name="label16498"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Processor activity state.</dd></dl>
<dl><dt><b><i>address_width</i></b></dt><a name="label16499"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
(<i>phys-bits</i>, <i>virt-bits</i>) Number of bits in physical and virtual addresses.</dd></dl>
<dl><dt><b><i>ah</i></b></dt><a name="label16500"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ah (bits 8-15 from rax).</dd></dl>
<dl><dt><b><i>al</i></b></dt><a name="label16501"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register al (lower 8 bits of rax).</dd></dl>
<dl><dt><b><i>apic</i></b></dt><a name="label16502"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Local APIC this cpu is connected to.</dd></dl>
<dl><dt><b><i>aprof_views</i></b></dt><a name="label16503"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>[[o,i]*]</b>.
<p>
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</dd></dl>
<dl><dt><b><i>architecture</i></b></dt><a name="label16504"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Implemented architecture (x86-64)</dd></dl>
<dl><dt><b><i>ax</i></b></dt><a name="label16505"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ax (lower 16 bits of rax).</dd></dl>
<dl><dt><b><i>bh</i></b></dt><a name="label16506"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register bh (bits 8-15 from rbx).</dd></dl>
<dl><dt><b><i>big_endian</i></b></dt><a name="label16507"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
This attribute is TRUE if the processor uses big-endian byte order and FALSE if it uses little-endian.</dd></dl>
<dl><dt><b><i>bl</i></b></dt><a name="label16508"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register bl (lower 8 bits of rbx).</dd></dl>
<dl><dt><b><i>block_init</i></b></dt><a name="label16509"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
INIT will be blocked if this flag is set.</dd></dl>
<dl><dt><b><i>block_nmi</i></b></dt><a name="label16510"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
NMI will be blocked if this flag is set.</dd></dl>
<dl><dt><b><i>block_smi</i></b></dt><a name="label16511"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SMI will be blocked if this flag is set.</dd></dl>
<dl><dt><b><i>bp</i></b></dt><a name="label16512"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register bp (lower 16 bits of rbp).</dd></dl>
<dl><dt><b><i>bpl</i></b></dt><a name="label16513"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register bpl (lower 8 bits of rbp).</dd></dl>
<dl><dt><b><i>branch_prof_support</i></b></dt><a name="label16514"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
True if this processor supports branch profiling in <tt>-stall</tt> mode, false otherwise.</dd></dl>
<dl><dt><b><i>branch_recorders</i></b></dt><a name="label16515"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>[o*]</b>.
<p>
Branch recorders attached to this processor.</dd></dl>
<dl><dt><b><i>bsp</i></b></dt><a name="label16516"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Set to one for a bootstrap processor. Clear for application processors. There should be exactly one bootstrap processor in each simulated PC machine.</dd></dl>
<dl><dt><b><i>bx</i></b></dt><a name="label16517"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register bx (lower 16 bits of rbx).</dd></dl>
<dl><dt><b><i>ch</i></b></dt><a name="label16518"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ch (bits 8-15 from rcx).</dd></dl>
<dl><dt><b><i>cl</i></b></dt><a name="label16519"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register cl (lower 8 bits of rcx).</dd></dl>
<dl><dt><b><i>committed_instructions</i></b></dt><a name="label16520"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Number of committed instructions for an out of order target. Same as step count for an in-order Simics.</dd></dl>
<dl><dt><b><i>cpl</i></b></dt><a name="label16521"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Current privilige level.</dd></dl>
<dl><dt><b><i>cpu_group</i></b></dt><a name="label16522"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The group that this processor belongs to. A cpu group is a collection if cpus that may share memory and/or send interrupts between them. The group must implement the "cpu_group"interface.</dd></dl>
<dl><dt><b><i>cpuid_2_eax</i></b></dt><a name="label16523"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Value returned in EAX for CPUID when input EAX == 2.</dd></dl>
<dl><dt><b><i>cpuid_2_ebx</i></b></dt><a name="label16524"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Value returned in EBX for CPUID when input EAX == 2.</dd></dl>
<dl><dt><b><i>cpuid_2_ecx</i></b></dt><a name="label16525"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Value returned in ECX for CPUID when input EAX == 2.</dd></dl>
<dl><dt><b><i>cpuid_2_edx</i></b></dt><a name="label16526"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Value returned in EDX for CPUID when input EAX == 2.</dd></dl>
<dl><dt><b><i>cpuid_brand_id</i></b></dt><a name="label16527"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Brand ID for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_clflush_size</i></b></dt><a name="label16528"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Size of CLFLUSH as reported by CPUID.</dd></dl>
<dl><dt><b><i>cpuid_extended_family</i></b></dt><a name="label16529"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Extended family for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_extended_model</i></b></dt><a name="label16530"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Extended model for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_family</i></b></dt><a name="label16531"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Family for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_l2_cache_assoc</i></b></dt><a name="label16532"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Level 2 cache information returned by CPUID function 8000.0006.</dd></dl>
<dl><dt><b><i>cpuid_l2_cache_line_size</i></b></dt><a name="label16533"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Level 2 cache information returned by CPUID function 8000.0006.</dd></dl>
<dl><dt><b><i>cpuid_l2_cache_lines_per_tag</i></b></dt><a name="label16534"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Level 2 cache information returned by CPUID function 8000.0006.</dd></dl>
<dl><dt><b><i>cpuid_l2_cache_size_kb</i></b></dt><a name="label16535"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Level 2 cache information returned by CPUID function 8000.0006.</dd></dl>
<dl><dt><b><i>cpuid_logical_processor_count</i></b></dt><a name="label16536"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd></dl>
<dl><dt><b><i>cpuid_model</i></b></dt><a name="label16537"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Model for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_physical_apic_id</i></b></dt><a name="label16538"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Physical local APIC ID for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_processor_name</i></b></dt><a name="label16539"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Processor name for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_sse3</i></b></dt><a name="label16540"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Prescott new instructions enabled.</dd></dl>
<dl><dt><b><i>cpuid_stepping</i></b></dt><a name="label16541"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Stepping for CPUID.</dd></dl>
<dl><dt><b><i>cpuid_vendor_id</i></b></dt><a name="label16542"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Vendor ID string for CPUID.</dd></dl>
<dl><dt><b><i>cr0</i></b></dt><a name="label16543"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Control register 0.</dd></dl>
<dl><dt><b><i>cr2</i></b></dt><a name="label16544"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Control register 2.</dd></dl>
<dl><dt><b><i>cr3</i></b></dt><a name="label16545"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Control register 3.</dd></dl>
<dl><dt><b><i>cr4</i></b></dt><a name="label16546"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Control register 4.</dd></dl>
<dl><dt><b><i>cs</i></b></dt><a name="label16547"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>cstar</i></b></dt><a name="label16548"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>current_context</i></b></dt><a name="label16549"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Current context object.</dd></dl>
<dl><dt><b><i>cx</i></b></dt><a name="label16550"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register cx (lower 16 bits of rcx).</dd></dl>
<dl><dt><b><i>cycle_fractions</i></b></dt><a name="label16551"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Modeling parameter related to processor scheduling.</dd></dl>
<dl><dt><b><i>cycles</i></b></dt><a name="label16552"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Time measured in cycles from machine start.</dd></dl>
<dl><dt><b><i>dbg_compile_block</i></b></dt><a name="label16553"></a><dd><b>Pseudo</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Force compile of block.</dd></dl>
<dl><dt><b><i>dh</i></b></dt><a name="label16554"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register dh (bits 8-15 from rdx).</dd></dl>
<dl><dt><b><i>di</i></b></dt><a name="label16555"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register di (lower 16 bits of rdi).</dd></dl>
<dl><dt><b><i>dil</i></b></dt><a name="label16556"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register dil (lower 8 bits of rdi).</dd></dl>
<dl><dt><b><i>disable_block_merge</i></b></dt><a name="label16557"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal.</dd></dl>
<dl><dt><b><i>disabled_breakpoints_update_dr6</i></b></dt><a name="label16558"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd></dl>
<dl><dt><b><i>dl</i></b></dt><a name="label16559"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register dl (lower 8 bits of rdx).</dd></dl>
<dl><dt><b><i>do_allocate_target_registers</i></b></dt><a name="label16560"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Target register allocation enable.</dd></dl>
<dl><dt><b><i>do_reissue</i></b></dt><a name="label16561"></a><dd><b>Session</b> attribute; <b>write-only</b> access; type: <b>Integer</b>.
<p>
Obsolete attribute that was used to keep information about the current memory transaction if is_stalling is set.</dd></dl>
<dl><dt><b><i>dr0</i></b></dt><a name="label16562"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 0.</dd></dl>
<dl><dt><b><i>dr1</i></b></dt><a name="label16563"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 1.</dd></dl>
<dl><dt><b><i>dr2</i></b></dt><a name="label16564"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 2.</dd></dl>
<dl><dt><b><i>dr3</i></b></dt><a name="label16565"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 3.</dd></dl>
<dl><dt><b><i>dr6</i></b></dt><a name="label16566"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 6.</dd></dl>
<dl><dt><b><i>dr7</i></b></dt><a name="label16567"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Debug register 7.</dd></dl>
<dl><dt><b><i>ds</i></b></dt><a name="label16568"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>dx</i></b></dt><a name="label16569"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register dx (lower 16 bits of rdx).</dd></dl>
<dl><dt><b><i>eax</i></b></dt><a name="label16570"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register eax (lower 32 bits of rax).</dd></dl>
<dl><dt><b><i>ebl_cr_poweron</i></b></dt><a name="label16571"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ebp</i></b></dt><a name="label16572"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ebp (lower 32 bits of rbp).</dd></dl>
<dl><dt><b><i>ebx</i></b></dt><a name="label16573"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ebx (lower 32 bits of rbx).</dd></dl>
<dl><dt><b><i>ecx</i></b></dt><a name="label16574"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ecx (lower 32 bits of rcx).</dd></dl>
<dl><dt><b><i>edi</i></b></dt><a name="label16575"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register edi (lower 32 bits of rdi).</dd></dl>
<dl><dt><b><i>edx</i></b></dt><a name="label16576"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register edx (lower 32 bits of rdx).</dd></dl>
<dl><dt><b><i>efer</i></b></dt><a name="label16577"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>eflags</i></b></dt><a name="label16578"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Flag register.</dd></dl>
<dl><dt><b><i>eip</i></b></dt><a name="label16579"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register eip (lower 32 bits of rip).</dd></dl>
<dl><dt><b><i>enabled_flag</i></b></dt><a name="label16580"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl>
<dl><dt><b><i>es</i></b></dt><a name="label16581"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>esi</i></b></dt><a name="label16582"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register esi (lower 32 bits of rsi).</dd></dl>
<dl><dt><b><i>esp</i></b></dt><a name="label16583"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register esp (lower 32 bits of rsp).</dd></dl>
<dl><dt><b><i>event_desc</i></b></dt><a name="label16584"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; ; <b>integer</b> indexed;  indexed type: <b>[[o|n,s,i]*]</b>.
<p>
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl>
<dl><dt><b><i>exception_description</i></b></dt><a name="label16585"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>String</b>.
<p>
Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd></dl>
<dl><dt><b><i>exception_error_code</i></b></dt><a name="label16586"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd></dl>
<dl><dt><b><i>ext</i></b></dt><a name="label16587"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
A bit indicating if the current exception is external.</dd></dl>
<dl><dt><b><i>ferr_status</i></b></dt><a name="label16588"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Status for the ferr output pin.</dd></dl>
<dl><dt><b><i>ferr_target</i></b></dt><a name="label16589"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd></dl>
<dl><dt><b><i>fidvid_ctl</i></b></dt><a name="label16590"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>fidvid_status</i></b></dt><a name="label16591"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>fpu_commit_last_instr</i></b></dt><a name="label16592"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
If this attribute is non-zero, the next FPU instruction will shift the FPU instruction, operand, and opcode values.</dd></dl>
<dl><dt><b><i>fpu_control</i></b></dt><a name="label16593"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 register.</dd></dl>
<dl><dt><b><i>fpu_last_instr_pointer0</i></b></dt><a name="label16594"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
FPU instruction pointer offset.</dd></dl>
<dl><dt><b><i>fpu_last_instr_pointer1</i></b></dt><a name="label16595"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Next FPU instruction pointer offset.</dd></dl>
<dl><dt><b><i>fpu_last_instr_selector0</i></b></dt><a name="label16596"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
FPU instruction pointer selector.</dd></dl>
<dl><dt><b><i>fpu_last_instr_selector1</i></b></dt><a name="label16597"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Next FPU instruction pointer selector.</dd></dl>
<dl><dt><b><i>fpu_last_opcode0</i></b></dt><a name="label16598"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
FPU instruction opcode.</dd></dl>
<dl><dt><b><i>fpu_last_opcode1</i></b></dt><a name="label16599"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Next FPU instruction opcode.</dd></dl>
<dl><dt><b><i>fpu_last_operand_pointer0</i></b></dt><a name="label16600"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
FPU operand pointer offset.</dd></dl>
<dl><dt><b><i>fpu_last_operand_pointer1</i></b></dt><a name="label16601"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Next FPU operand pointer offset.</dd></dl>
<dl><dt><b><i>fpu_last_operand_selector0</i></b></dt><a name="label16602"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
FPU operand pointer selector.</dd></dl>
<dl><dt><b><i>fpu_last_operand_selector1</i></b></dt><a name="label16603"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Next FPU operand pointer selector.</dd></dl>
<dl><dt><b><i>fpu_regs</i></b></dt><a name="label16604"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd></dl>
<dl><dt><b><i>fpu_status</i></b></dt><a name="label16605"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 register.</dd></dl>
<dl><dt><b><i>fpu_tag</i></b></dt><a name="label16606"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 register.</dd></dl>
<dl><dt><b><i>freq_mhz</i></b></dt><a name="label16607"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>i|f</b>.
<p>
Processor clock frequency in MHz.</dd></dl>
<dl><dt><b><i>fs</i></b></dt><a name="label16608"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>fs_base</i></b></dt><a name="label16609"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>gdtr_base</i></b></dt><a name="label16610"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Global descriptor table base.</dd></dl>
<dl><dt><b><i>gdtr_limit</i></b></dt><a name="label16611"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Global descriptor table limit.</dd></dl>
<dl><dt><b><i>gs</i></b></dt><a name="label16612"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>gs_base</i></b></dt><a name="label16613"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>halt_steps</i></b></dt><a name="label16614"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Number of steps waiting in HLT instructions.</dd></dl>
<dl><dt><b><i>hwcr</i></b></dt><a name="label16615"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_apicbase</i></b></dt><a name="label16616"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_bios_sign_id</i></b></dt><a name="label16617"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_bios_updt_trig</i></b></dt><a name="label16618"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_cr_pat</i></b></dt><a name="label16619"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_debugctl</i></b></dt><a name="label16620"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_mcg_cap</i></b></dt><a name="label16621"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_mcg_ctl</i></b></dt><a name="label16622"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_mcg_status</i></b></dt><a name="label16623"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_mtrrcap</i></b></dt><a name="label16624"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_platform_id</i></b></dt><a name="label16625"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_sysenter_cs</i></b></dt><a name="label16626"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_sysenter_eip</i></b></dt><a name="label16627"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_sysenter_esp</i></b></dt><a name="label16628"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ia32_time_stamp_counter</i></b></dt><a name="label16629"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>idtr_base</i></b></dt><a name="label16630"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Interrupt descriptor table base.</dd></dl>
<dl><dt><b><i>idtr_limit</i></b></dt><a name="label16631"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Interrupt descriptor table limit.</dd></dl>
<dl><dt><b><i>ignne_status</i></b></dt><a name="label16632"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Status for the ignne input pin.</dd></dl>
<dl><dt><b><i>in_smm</i></b></dt><a name="label16633"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Set iff the processor is in system management mode.</dd></dl>
<dl><dt><b><i>instruction_fetch_line_size</i></b></dt><a name="label16634"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction fetch line size for this processor.</dd></dl>
<dl><dt><b><i>instruction_fetch_mode</i></b></dt><a name="label16635"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
Instruction fetch mode</dd></dl>
<dl><dt><b><i>iorrbase0</i></b></dt><a name="label16636"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iorrbase1</i></b></dt><a name="label16637"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iorrmask0</i></b></dt><a name="label16638"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iorrmask1</i></b></dt><a name="label16639"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iotrap_addr0</i></b></dt><a name="label16640"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iotrap_addr1</i></b></dt><a name="label16641"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iotrap_addr2</i></b></dt><a name="label16642"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iotrap_addr3</i></b></dt><a name="label16643"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>iotrap_ctl</i></b></dt><a name="label16644"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ip</i></b></dt><a name="label16645"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register ip (lower 16 bits of rip).</dd></dl>
<dl><dt><b><i>is_stalling</i></b></dt><a name="label16646"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl>
<dl><dt><b><i>k8_bugs</i></b></dt><a name="label16647"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal.</dd></dl>
<dl><dt><b><i>kernel_gs_base</i></b></dt><a name="label16648"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>lastbranchfromip</i></b></dt><a name="label16649"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>lastbranchtoip</i></b></dt><a name="label16650"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>lastintfromip</i></b></dt><a name="label16651"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>lastinttoip</i></b></dt><a name="label16652"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>latch_init</i></b></dt><a name="label16653"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
INIT is currently latched.</dd></dl>
<dl><dt><b><i>latch_nmi</i></b></dt><a name="label16654"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
NMI is currently latched.</dd></dl>
<dl><dt><b><i>latch_smi</i></b></dt><a name="label16655"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SMI is currently latched.</dd></dl>
<dl><dt><b><i>ldtr</i></b></dt><a name="label16656"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>load_test_file</i></b></dt><a name="label16657"></a><dd><b>Pseudo</b> attribute; <b>write-only</b> access; type: <b>String</b>.
<p>
Internal. Load test file into memory.</dd></dl>
<dl><dt><b><i>lock_granularity</i></b></dt><a name="label16658"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Lock granularity of atomic instructions</dd></dl>
<dl><dt><b><i>lsq_enabled</i></b></dt><a name="label16659"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
When non-zero, the internal load/store queue is enabled. Only applicable if ooo-mode is "micro-architecture"</dd></dl>
<dl><dt><b><i>lstar</i></b></dt><a name="label16660"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mai_debug</i></b></dt><a name="label16661"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
(internal) Set debug file for MAI</dd></dl>
<dl><dt><b><i>manid</i></b></dt><a name="label16662"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc0_addr</i></b></dt><a name="label16663"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc0_ctl</i></b></dt><a name="label16664"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc0_misc</i></b></dt><a name="label16665"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc0_status</i></b></dt><a name="label16666"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc1_addr</i></b></dt><a name="label16667"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc1_ctl</i></b></dt><a name="label16668"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc1_misc</i></b></dt><a name="label16669"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc1_status</i></b></dt><a name="label16670"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc2_addr</i></b></dt><a name="label16671"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc2_ctl</i></b></dt><a name="label16672"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc2_misc</i></b></dt><a name="label16673"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc2_status</i></b></dt><a name="label16674"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc3_addr</i></b></dt><a name="label16675"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc3_ctl</i></b></dt><a name="label16676"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc3_misc</i></b></dt><a name="label16677"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc3_status</i></b></dt><a name="label16678"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc4_addr</i></b></dt><a name="label16679"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc4_ctl</i></b></dt><a name="label16680"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc4_misc</i></b></dt><a name="label16681"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mc4_status</i></b></dt><a name="label16682"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mcar</i></b></dt><a name="label16683"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mctr</i></b></dt><a name="label16684"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>memory_profilers</i></b></dt><a name="label16685"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>[o|n*]</b>; <b>integer</b> indexed;  indexed type: <b>Object or Nil</b>.
<p>
Memory read/write profilers.</dd></dl>
<dl><dt><b><i>memory_profiling_granularity_log2</i></b></dt><a name="label16686"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Base 2 logarithm of memory profiling granularity.</dd></dl>
<dl><dt><b><i>min_cacheline_size</i></b></dt><a name="label16687"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl>
<dl><dt><b><i>mmu_stalling</i></b></dt><a name="label16688"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<tt>0</tt>: mmu stalling off when using MAI, <tt>1</tt>: mmu stalling on when using MAI.</dd></dl>
<dl><dt><b><i>mode_counters</i></b></dt><a name="label16689"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[sii]*]</b>.
<p>
((<i>name</i>, <i>user-value</i>, <i>supervisor-value</i>), ...) List of per-mode counters.</dd></dl>
<dl><dt><b><i>msr_0xc0010020</i></b></dt><a name="label16690"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_0xc0010048</i></b></dt><a name="label16691"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_0xc0010055</i></b></dt><a name="label16692"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_0xc001101f</i></b></dt><a name="label16693"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_0xc0011021</i></b></dt><a name="label16694"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_0xc0011022</i></b></dt><a name="label16695"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>msr_list</i></b></dt><a name="label16696"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[issiiiiiiiiii]*]</b>.
<p>
List of defined SPRs.</dd></dl>
<dl><dt><b><i>mtrr_base0</i></b></dt><a name="label16697"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base1</i></b></dt><a name="label16698"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base2</i></b></dt><a name="label16699"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base3</i></b></dt><a name="label16700"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base4</i></b></dt><a name="label16701"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base5</i></b></dt><a name="label16702"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base6</i></b></dt><a name="label16703"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_base7</i></b></dt><a name="label16704"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_def_type</i></b></dt><a name="label16705"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_16k_80000</i></b></dt><a name="label16706"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_16k_a0000</i></b></dt><a name="label16707"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_c0000</i></b></dt><a name="label16708"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_c8000</i></b></dt><a name="label16709"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_d0000</i></b></dt><a name="label16710"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_d8000</i></b></dt><a name="label16711"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_e0000</i></b></dt><a name="label16712"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_e8000</i></b></dt><a name="label16713"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_f0000</i></b></dt><a name="label16714"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_4k_f8000</i></b></dt><a name="label16715"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_fix_64k_00000</i></b></dt><a name="label16716"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask0</i></b></dt><a name="label16717"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask1</i></b></dt><a name="label16718"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask2</i></b></dt><a name="label16719"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask3</i></b></dt><a name="label16720"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask4</i></b></dt><a name="label16721"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask5</i></b></dt><a name="label16722"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask6</i></b></dt><a name="label16723"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mtrr_mask7</i></b></dt><a name="label16724"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>mxcsr</i></b></dt><a name="label16725"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
XMM control register.</dd></dl>
<dl><dt><b><i>nb_cfg</i></b></dt><a name="label16726"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>ooo_mode</i></b></dt><a name="label16727"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"in-order" or "micro-architecture".</dd></dl>
<dl><dt><b><i>panic_string</i></b></dt><a name="label16728"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>String</b>.
<p>
Description of the last internal simulator panic.</dd></dl>
<dl><dt><b><i>pending_debug_exception</i></b></dt><a name="label16729"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd></dl>
<dl><dt><b><i>pending_debug_exception_dr6</i></b></dt><a name="label16730"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd></dl>
<dl><dt><b><i>pending_exception</i></b></dt><a name="label16731"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
If this attribute is non-zero, then we have a pending exception that will be handled before the next instruction. This will only happen for exceptions that are handled after instruction completion (traps).</dd></dl>
<dl><dt><b><i>pending_exception_error_code</i></b></dt><a name="label16732"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Error code to be delivered on the next pending exception.</dd></dl>
<dl><dt><b><i>pending_exception_instruction_length</i></b></dt><a name="label16733"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Length of pending trap instruction.</dd></dl>
<dl><dt><b><i>pending_interrupt</i></b></dt><a name="label16734"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
This attribute is non-zero when an interrupt should be taken before the next instruction.</dd></dl>
<dl><dt><b><i>pending_vector</i></b></dt><a name="label16735"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Pending interrupt vector. Only valid between interrupt ack and the actual handling of the interrupt (when pending_vector_valid is set).</dd></dl>
<dl><dt><b><i>pending_vector_valid</i></b></dt><a name="label16736"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Valid flag for pending_vector.</dd></dl>
<dl><dt><b><i>perfctr0</i></b></dt><a name="label16737"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfctr1</i></b></dt><a name="label16738"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfctr2</i></b></dt><a name="label16739"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfctr3</i></b></dt><a name="label16740"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfevtsel0</i></b></dt><a name="label16741"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfevtsel1</i></b></dt><a name="label16742"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfevtsel2</i></b></dt><a name="label16743"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>perfevtsel3</i></b></dt><a name="label16744"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>physical_bits</i></b></dt><a name="label16745"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Number of physical address bits.</dd></dl>
<dl><dt><b><i>physical_dram</i></b></dt><a name="label16746"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
DRAM space. Must implement the lookup interface.</dd></dl>
<dl><dt><b><i>physical_io</i></b></dt><a name="label16747"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
I/O space. Must implement both the memory-space and the breakpoint interface.</dd></dl>
<dl><dt><b><i>physical_memory</i></b></dt><a name="label16748"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Physical memory space. Must implement both the memory-space and the breakpoint interface.</dd></dl>
<dl><dt><b><i>platform_id</i></b></dt><a name="label16749"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
For compatibility only. Use ia32_platform_id instead.</dd></dl>
<dl><dt><b><i>port_space</i></b></dt><a name="label16750"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd></dl>
<dl><dt><b><i>processor_name_0</i></b></dt><a name="label16751"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_name_1</i></b></dt><a name="label16752"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_name_2</i></b></dt><a name="label16753"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_name_3</i></b></dt><a name="label16754"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_name_4</i></b></dt><a name="label16755"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_name_5</i></b></dt><a name="label16756"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>processor_number</i></b></dt><a name="label16757"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Simics internal processor number for this CPU. Each processor must have a unique processor number. This attribute can only be set as part of an initial configuration.</dd></dl>
<dl><dt><b><i>r10</i></b></dt><a name="label16758"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r10b</i></b></dt><a name="label16759"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r10b (lower 8 bits of r10).</dd></dl>
<dl><dt><b><i>r10d</i></b></dt><a name="label16760"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r10d (lower 32 bits of r10).</dd></dl>
<dl><dt><b><i>r10w</i></b></dt><a name="label16761"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r10w (lower 16 bits of r10).</dd></dl>
<dl><dt><b><i>r11</i></b></dt><a name="label16762"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r11b</i></b></dt><a name="label16763"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r11b (lower 8 bits of r11).</dd></dl>
<dl><dt><b><i>r11d</i></b></dt><a name="label16764"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r11d (lower 32 bits of r11).</dd></dl>
<dl><dt><b><i>r11w</i></b></dt><a name="label16765"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r11w (lower 16 bits of r11).</dd></dl>
<dl><dt><b><i>r12</i></b></dt><a name="label16766"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r12b</i></b></dt><a name="label16767"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r12b (lower 8 bits of r12).</dd></dl>
<dl><dt><b><i>r12d</i></b></dt><a name="label16768"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r12d (lower 32 bits of r12).</dd></dl>
<dl><dt><b><i>r12w</i></b></dt><a name="label16769"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r12w (lower 16 bits of r12).</dd></dl>
<dl><dt><b><i>r13</i></b></dt><a name="label16770"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r13b</i></b></dt><a name="label16771"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r13b (lower 8 bits of r13).</dd></dl>
<dl><dt><b><i>r13d</i></b></dt><a name="label16772"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r13d (lower 32 bits of r13).</dd></dl>
<dl><dt><b><i>r13w</i></b></dt><a name="label16773"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r13w (lower 16 bits of r13).</dd></dl>
<dl><dt><b><i>r14</i></b></dt><a name="label16774"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r14b</i></b></dt><a name="label16775"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r14b (lower 8 bits of r14).</dd></dl>
<dl><dt><b><i>r14d</i></b></dt><a name="label16776"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r14d (lower 32 bits of r14).</dd></dl>
<dl><dt><b><i>r14w</i></b></dt><a name="label16777"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r14w (lower 16 bits of r14).</dd></dl>
<dl><dt><b><i>r15</i></b></dt><a name="label16778"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r15b</i></b></dt><a name="label16779"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r15b (lower 8 bits of r15).</dd></dl>
<dl><dt><b><i>r15d</i></b></dt><a name="label16780"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r15d (lower 32 bits of r15).</dd></dl>
<dl><dt><b><i>r15w</i></b></dt><a name="label16781"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r15w (lower 16 bits of r15).</dd></dl>
<dl><dt><b><i>r8</i></b></dt><a name="label16782"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r8b</i></b></dt><a name="label16783"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r8b (lower 8 bits of r8).</dd></dl>
<dl><dt><b><i>r8d</i></b></dt><a name="label16784"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r8d (lower 32 bits of r8).</dd></dl>
<dl><dt><b><i>r8w</i></b></dt><a name="label16785"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r8w (lower 16 bits of r8).</dd></dl>
<dl><dt><b><i>r9</i></b></dt><a name="label16786"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>r9b</i></b></dt><a name="label16787"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r9b (lower 8 bits of r9).</dd></dl>
<dl><dt><b><i>r9d</i></b></dt><a name="label16788"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r9d (lower 32 bits of r9).</dd></dl>
<dl><dt><b><i>r9w</i></b></dt><a name="label16789"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register r9w (lower 16 bits of r9).</dd></dl>
<dl><dt><b><i>rax</i></b></dt><a name="label16790"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rbp</i></b></dt><a name="label16791"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rbx</i></b></dt><a name="label16792"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rcx</i></b></dt><a name="label16793"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rdi</i></b></dt><a name="label16794"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rdx</i></b></dt><a name="label16795"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>reorder_buffer_size</i></b></dt><a name="label16796"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Size of the reorder buffer (for x86 MAI).</dd></dl>
<dl><dt><b><i>rip</i></b></dt><a name="label16797"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Instruction pointer.</dd></dl>
<dl><dt><b><i>rob_cr_bkuptmpdr6</i></b></dt><a name="label16798"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>rsi</i></b></dt><a name="label16799"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose register.</dd></dl>
<dl><dt><b><i>rsp</i></b></dt><a name="label16800"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
General purpose pointer.</dd></dl>
<dl><dt><b><i>si</i></b></dt><a name="label16801"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register si (lower 16 bits of rsi).</dd></dl>
<dl><dt><b><i>sil</i></b></dt><a name="label16802"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register sil (lower 8 bits of rsi).</dd></dl>
<dl><dt><b><i>smi_pending</i></b></dt><a name="label16803"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Set if a SMI signal is pending because the processor can not service it at once.</dd></dl>
<dl><dt><b><i>smm_addr</i></b></dt><a name="label16804"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>smm_base</i></b></dt><a name="label16805"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>smm_mask</i></b></dt><a name="label16806"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>sp</i></b></dt><a name="label16807"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register sp (lower 16 bits of rsp).</dd></dl>
<dl><dt><b><i>spl</i></b></dt><a name="label16808"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Register spl (lower 8 bits of rsp).</dd></dl>
<dl><dt><b><i>ss</i></b></dt><a name="label16809"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>b</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>stall_time</i></b></dt><a name="label16810"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The number of cycles the processor will stall</dd></dl>
<dl><dt><b><i>stalling_info</i></b></dt><a name="label16811"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
If is_stalling is set, this contains information about the current memory operation.</dd></dl>
<dl><dt><b><i>star</i></b></dt><a name="label16812"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>stc_segreg_enabled</i></b></dt><a name="label16813"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal.</dd></dl>
<dl><dt><b><i>step_per_cycle_mode</i></b></dt><a name="label16814"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl>
<dl><dt><b><i>step_queue</i></b></dt><a name="label16815"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>step_rate</i></b></dt><a name="label16816"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
(<i>q</i>, <i>p</i>, <i>r</i>) where <i>q</i>/<i>p</i> is the step per cycle rate, <i>p</i> is a power of 2 and <i>r</i> indicates how much of a cycle that the current step has  consumed.</dd></dl>
<dl><dt><b><i>steps</i></b></dt><a name="label16817"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Number steps executed since machine start.</dd></dl>
<dl><dt><b><i>syscall_flag_mask</i></b></dt><a name="label16818"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>syscfg</i></b></dt><a name="label16819"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>temporary_interrupt_mask</i></b></dt><a name="label16820"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd></dl>
<dl><dt><b><i>time_queue</i></b></dt><a name="label16821"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>tlb</i></b></dt><a name="label16822"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Object handling the TLBs for this CPU.</dd></dl>
<dl><dt><b><i>top_mem</i></b></dt><a name="label16823"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>top_mem2</i></b></dt><a name="label16824"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>tr</i></b></dt><a name="label16825"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
X86 segment register. All fields are stored in a list of integers as follows: <tt>(</tt><i>selector</i><tt>, </tt><i>d</i><tt>, </tt><i>dpl</i><tt>, </tt><i>g</i><tt>, </tt><i>p</i><tt>, </tt><i>s</i><tt>, </tt><i>type</i><tt>, </tt><i>base</i><tt>, </tt><i>limit</i><tt>, </tt><i>valid</i><tt>, </tt><i>l</i><tt>)</tt> The limit field always specifies the limit in bytes.</dd></dl>
<dl><dt><b><i>tr12</i></b></dt><a name="label16826"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
<span style="color: red">TODO: No description</span></dd></dl>
<dl><dt><b><i>tsc</i></b></dt><a name="label16827"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
For compatibility only. Use ia32_time_stamp_counter instead.</dd></dl>
<dl><dt><b><i>turbo_alloc_memory</i></b></dt><a name="label16828"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Force allocation of memory.</dd></dl>
<dl><dt><b><i>turbo_block_info</i></b></dt><a name="label16829"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Block stats.</dd></dl>
<dl><dt><b><i>turbo_blocks</i></b></dt><a name="label16830"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>[[iiiii]*]</b>.
<p>
Compiled blocks.</dd></dl>
<dl><dt><b><i>turbo_code_area</i></b></dt><a name="label16831"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Code areas.</dd></dl>
<dl><dt><b><i>turbo_debug_level</i></b></dt><a name="label16832"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo engine debug level.</dd></dl>
<dl><dt><b><i>turbo_execution_mode</i></b></dt><a name="label16833"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo enable.</dd></dl>
<dl><dt><b><i>turbo_exhaust_current_block</i></b></dt><a name="label16834"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Allocate all code space in the current block.</dd></dl>
<dl><dt><b><i>turbo_global_vars</i></b></dt><a name="label16835"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Global symbols.</dd></dl>
<dl><dt><b><i>turbo_heap_start</i></b></dt><a name="label16836"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Start of heap.</dd></dl>
<dl><dt><b><i>turbo_link_targets</i></b></dt><a name="label16837"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Link targets.</dd></dl>
<dl><dt><b><i>turbo_max_compiled_blocks</i></b></dt><a name="label16838"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max number of blocks.</dd></dl>
<dl><dt><b><i>turbo_max_trace_size</i></b></dt><a name="label16839"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max translation unit size.</dd></dl>
<dl><dt><b><i>turbo_processor_offsets</i></b></dt><a name="label16840"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Processor offsets.</dd></dl>
<dl><dt><b><i>turbo_register_offsets</i></b></dt><a name="label16841"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Register offsets.</dd></dl>
<dl><dt><b><i>turbo_segbase_optimization_delay</i></b></dt><a name="label16842"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Segment base optimization delay.</dd></dl>
<dl><dt><b><i>turbo_stat</i></b></dt><a name="label16843"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>; <b>string</b> indexed;  indexed type: <b>unknown type</b>.
<p>
Stats.</dd></dl>
<dl><dt><b><i>turbo_stats</i></b></dt><a name="label16844"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
When set to one, print stats.</dd></dl>
<dl><dt><b><i>turbo_threshold</i></b></dt><a name="label16845"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Translation threshold.</dd></dl>
<dl><dt><b><i>turbo_use_direct_sp</i></b></dt><a name="label16846"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct stack pointer enable.</dd></dl>
<dl><dt><b><i>turbo_use_dstc_direct_lookup</i></b></dt><a name="label16847"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct DSTC lookup enable.</dd></dl>
<dl><dt><b><i>turbo_use_off_page_chaining</i></b></dt><a name="label16848"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Off page chaining enable.</dd></dl>
<dl><dt><b><i>waiting_device</i></b></dt><a name="label16849"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd></dl>
<dl><dt><b><i>waiting_interrupt</i></b></dt><a name="label16850"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd></dl>
<dl><dt><b><i>xmm</i></b></dt><a name="label16851"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
((<i>xmm0_low</i>, <i>xmm0_high</i>), ..., (<i>xmm15_low</i>, <i>xmm15_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd></dl>
</dd>

</dl>

<a name="label16852"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic542.html#label17996">x86</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic542.html#label18000">memory-configuration</a>, <a class="jdocu" href="topic542.html#label18002">msrs</a>, <a class="jdocu" href="topic542.html#label18004">pregs-fpu</a>, <a class="jdocu" href="topic542.html#label18006">pregs-sse</a>, <a class="jdocu" href="topic542.html#label18008">print-gdt</a>, <a class="jdocu" href="topic542.html#label18010">print-idt</a></dd>


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic523.html#label17819">processor</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic523.html#label17828">add-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17830">aprof-views</a>, <a class="jdocu" href="topic523.html#label17832">attach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17834">break-cr</a>, <a class="jdocu" href="topic523.html#label17836">cycle-break</a>, <a class="jdocu" href="topic523.html#label17839">cycle-break-absolute</a>, <a class="jdocu" href="topic523.html#label17842">detach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17844">disable</a>, <a class="jdocu" href="topic523.html#label17846">disassemble</a>, <a class="jdocu" href="topic523.html#label17849">down</a>, <a class="jdocu" href="topic523.html#label17851">enable</a>, <a class="jdocu" href="topic523.html#label17853">frame</a>, <a class="jdocu" href="topic523.html#label17856">info</a>, <a class="jdocu" href="topic523.html#label17858">instruction-fetch-mode</a>, <a class="jdocu" href="topic523.html#label17861">io-read</a>, <a class="jdocu" href="topic523.html#label17863">io-write</a>, <a class="jdocu" href="topic523.html#label17865">list</a>, <a class="jdocu" href="topic523.html#label17867">list-memory-profilers</a>, <a class="jdocu" href="topic523.html#label17869">load-binary</a>, <a class="jdocu" href="topic523.html#label17871">logical-to-physical</a>, <a class="jdocu" href="topic523.html#label17874">pos</a>, <a class="jdocu" href="topic523.html#label17876">pregs</a>, <a class="jdocu" href="topic523.html#label17878">pregs-hyper</a>, <a class="jdocu" href="topic523.html#label17880">print-statistics</a>, <a class="jdocu" href="topic523.html#label17882">print-time</a>, <a class="jdocu" href="topic523.html#label17885">psym</a>, <a class="jdocu" href="topic523.html#label17887">read</a>, <a class="jdocu" href="topic523.html#label17889">read-reg</a>, <a class="jdocu" href="topic523.html#label17891">register-number</a>, <a class="jdocu" href="topic523.html#label17893">remove-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17895">set-context</a>, <a class="jdocu" href="topic523.html#label17897">set-pc</a>, <a class="jdocu" href="topic523.html#label17899">stack-trace</a>, <a class="jdocu" href="topic523.html#label17903">start-instruction-profiling</a>, <a class="jdocu" href="topic523.html#label17905">step-break</a>, <a class="jdocu" href="topic523.html#label17909">step-break-absolute</a>, <a class="jdocu" href="topic523.html#label17913">sum</a>, <a class="jdocu" href="topic523.html#label17915">symval</a>, <a class="jdocu" href="topic523.html#label17918">trace-cr</a>, <a class="jdocu" href="topic523.html#label17920">unbreak-cr</a>, <a class="jdocu" href="topic523.html#label17922">untrace-cr</a>, <a class="jdocu" href="topic523.html#label17924">up</a>, <a class="jdocu" href="topic523.html#label17926">wait-for-cycle</a>, <a class="jdocu" href="topic523.html#label17928">wait-for-step</a>, <a class="jdocu" href="topic523.html#label17930">write</a>, <a class="jdocu" href="topic523.html#label17932">write-reg</a>, <a class="jdocu" href="topic523.html#label17934">x</a></dd>

</dl>

<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic471.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic473.html">Next</a></span></p>
</body>
</html>
