[14:07:30.818] <TB2>     INFO: *** Welcome to pxar ***
[14:07:30.818] <TB2>     INFO: *** Today: 2016/08/30
[14:07:30.825] <TB2>     INFO: *** Version: b2a7-dirty
[14:07:30.826] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C15.dat
[14:07:30.826] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:30.826] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//defaultMaskFile.dat
[14:07:30.826] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters_C15.dat
[14:07:30.903] <TB2>     INFO:         clk: 4
[14:07:30.903] <TB2>     INFO:         ctr: 4
[14:07:30.903] <TB2>     INFO:         sda: 19
[14:07:30.903] <TB2>     INFO:         tin: 9
[14:07:30.903] <TB2>     INFO:         level: 15
[14:07:30.903] <TB2>     INFO:         triggerdelay: 0
[14:07:30.903] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:07:30.903] <TB2>     INFO: Log level: DEBUG
[14:07:30.911] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:07:30.918] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:07:30.922] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:07:30.924] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:07:32.482] <TB2>     INFO: DUT info: 
[14:07:32.482] <TB2>     INFO: The DUT currently contains the following objects:
[14:07:32.482] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:07:32.482] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:07:32.482] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:07:32.482] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:07:32.482] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.482] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.483] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.483] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.483] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:07:32.483] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:07:32.484] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:32.485] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x26080a0
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x257b770
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8769d94010
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f876ffff510
[14:07:32.487] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7f8769d94010
[14:07:32.488] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 378.6mA
[14:07:32.489] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 456.6mA
[14:07:32.489] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[14:07:32.489] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:07:32.890] <TB2>     INFO: enter 'restricted' command line mode
[14:07:32.890] <TB2>     INFO: enter test to run
[14:07:32.890] <TB2>     INFO:   test: FPIXTest no parameter change
[14:07:32.890] <TB2>     INFO:   running: fpixtest
[14:07:32.890] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:07:32.893] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:07:32.893] <TB2>     INFO: ######################################################################
[14:07:32.893] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:07:32.893] <TB2>     INFO: ######################################################################
[14:07:32.896] <TB2>     INFO: ######################################################################
[14:07:32.897] <TB2>     INFO: PixTestPretest::doTest()
[14:07:32.897] <TB2>     INFO: ######################################################################
[14:07:32.899] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:32.899] <TB2>     INFO:    PixTestPretest::programROC() 
[14:07:32.899] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:50.916] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:07:50.916] <TB2>     INFO: IA differences per ROC:  20.1 16.9 16.9 20.1 20.9 19.3 17.7 18.5 19.3 20.1 20.1 19.3 19.3 18.5 19.3 18.5
[14:07:50.982] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:50.982] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:07:50.983] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:52.235] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:07:52.737] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:07:53.239] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:07:53.740] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:07:54.242] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:07:54.743] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:07:55.245] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:07:55.747] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:07:56.248] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:07:56.750] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:07:57.252] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:07:57.753] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:07:58.255] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:07:58.757] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:07:59.259] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:07:59.760] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:08:00.014] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:08:00.014] <TB2>     INFO: Test took 9034 ms.
[14:08:00.014] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:08:00.042] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:00.042] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:08:00.042] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:00.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 71.5313 mA
[14:08:00.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.6687 mA
[14:08:00.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  69 Ia 24.0687 mA
[14:08:00.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.6687 mA
[14:08:00.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  92 Ia 24.0687 mA
[14:08:00.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.4687 mA
[14:08:00.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  87 Ia 24.8687 mA
[14:08:00.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  83 Ia 23.2687 mA
[14:08:00.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  87 Ia 24.8687 mA
[14:08:01.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 24.0687 mA
[14:08:01.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.8687 mA
[14:08:01.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  74 Ia 23.2687 mA
[14:08:01.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 24.8687 mA
[14:08:01.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  74 Ia 24.0687 mA
[14:08:01.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 26.4687 mA
[14:08:01.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  64 Ia 23.2687 mA
[14:08:01.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  68 Ia 24.0687 mA
[14:08:01.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.2687 mA
[14:08:01.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  82 Ia 25.6687 mA
[14:08:02.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  73 Ia 22.4687 mA
[14:08:02.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.8687 mA
[14:08:02.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 24.0687 mA
[14:08:02.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.4687 mA
[14:08:02.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  87 Ia 24.0687 mA
[14:08:02.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.2687 mA
[14:08:02.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  82 Ia 24.0687 mA
[14:08:02.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.8687 mA
[14:08:02.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  74 Ia 23.2687 mA
[14:08:02.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  78 Ia 24.0687 mA
[14:08:03.075] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.6687 mA
[14:08:03.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  69 Ia 23.2687 mA
[14:08:03.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  73 Ia 24.0687 mA
[14:08:03.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.8687 mA
[14:08:03.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 24.0687 mA
[14:08:03.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0687 mA
[14:08:03.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.0687 mA
[14:08:03.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.2687 mA
[14:08:03.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  82 Ia 24.8687 mA
[14:08:03.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 24.0687 mA
[14:08:04.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.0687 mA
[14:08:04.188] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.2687 mA
[14:08:04.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  82 Ia 24.8687 mA
[14:08:04.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 23.2687 mA
[14:08:04.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.0687 mA
[14:08:04.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  69
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  92
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  83
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  68
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  87
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[14:08:04.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:08:04.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  73
[14:08:04.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[14:08:04.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:08:04.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:08:04.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:08:04.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[14:08:04.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[14:08:06.345] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[14:08:06.345] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  18.5  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1
[14:08:06.378] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:06.378] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:08:06.378] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:06.515] <TB2>     INFO: Expecting 231680 events.
[14:08:14.683] <TB2>     INFO: 231680 events read in total (7451ms).
[14:08:14.834] <TB2>     INFO: Test took 8452ms.
[14:08:15.036] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:08:15.040] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:08:15.043] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 63
[14:08:15.047] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:08:15.050] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 65
[14:08:15.054] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 58
[14:08:15.057] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 117 and Delta(CalDel) = 60
[14:08:15.062] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 60
[14:08:15.065] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 64
[14:08:15.069] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 101 and Delta(CalDel) = 61
[14:08:15.072] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 58
[14:08:15.076] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 58
[14:08:15.080] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:08:15.083] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 62
[14:08:15.087] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:08:15.091] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 60
[14:08:15.132] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:08:15.168] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:15.168] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:08:15.168] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:15.304] <TB2>     INFO: Expecting 231680 events.
[14:08:23.507] <TB2>     INFO: 231680 events read in total (7489ms).
[14:08:23.513] <TB2>     INFO: Test took 8340ms.
[14:08:23.537] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[14:08:23.852] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:08:23.856] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31.5
[14:08:23.860] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[14:08:23.863] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[14:08:23.867] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[14:08:23.871] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30.5
[14:08:23.874] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[14:08:23.878] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31.5
[14:08:23.881] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:08:23.885] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[14:08:23.888] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[14:08:23.892] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[14:08:23.896] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[14:08:23.899] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[14:08:23.903] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[14:08:23.938] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:08:23.938] <TB2>     INFO: CalDel:      133   119   132   126   157   114   112   127   131   132   127   119   124   142   109   115
[14:08:23.938] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    53    51    51    51    51    51    51    51    51    51
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C0.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C1.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C2.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C3.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C4.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C5.dat
[14:08:23.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C6.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C7.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C8.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C9.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C10.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C11.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C12.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C13.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C14.dat
[14:08:23.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:23.944] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:08:23.944] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:23.944] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:08:23.944] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:08:24.030] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:08:24.030] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:08:24.030] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:08:24.030] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:08:24.033] <TB2>     INFO: ######################################################################
[14:08:24.033] <TB2>     INFO: PixTestTiming::doTest()
[14:08:24.033] <TB2>     INFO: ######################################################################
[14:08:24.033] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:24.033] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:08:24.033] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:24.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:08:31.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:08:33.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:08:35.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:08:38.010] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:08:40.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:08:42.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:08:44.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:08:47.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:08:54.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:08:56.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:08:59.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:09:01.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:09:03.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:09:05.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:09:08.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:09:10.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:09:23.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:09:25.472] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:09:27.745] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:09:30.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:09:32.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:09:34.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:09:36.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:09:39.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:09:42.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:09:45.627] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:09:49.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:09:52.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:09:55.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:09:59.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:10:02.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:10:06.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:10:08.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:10:10.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:10:11.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:10:13.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:10:14.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:10:16.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:10:17.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:10:19.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:10:25.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:10:27.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:10:29.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:10:32.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:10:34.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:10:36.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:10:38.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:10:40.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:10:46.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:10:48.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:10:51.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:10:53.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:10:55.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:10:57.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:00.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:02.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:08.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:11.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:13.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:15.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:11:18.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:11:19.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:11:22.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:11:24.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:31.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:33.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:36.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:38.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:40.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:42.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:44.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:46.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:11:53.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:11:56.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:11:58.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:00.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:03.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:05.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:07.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:09.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:23.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:25.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:28.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:30.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:32.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:34.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:37.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:39.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:46.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:49.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:52.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:55.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:58.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:13:01.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:04.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:07.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:13:14.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:13:16.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:13:18.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:13:19.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:13:21.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:22.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:24.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:25.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:33.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:35.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:37.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:39.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:42.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:44.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:46.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:49.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:14:07.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:14:09.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:14:11.682] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:14:13.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:14:16.228] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:14:18.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:14:20.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:14:23.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:14:36.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:14:38.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:14:40.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:14:43.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:45.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:47.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:50.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:52.703] <TB2>     INFO: TBM Phase Settings: 232
[14:14:52.703] <TB2>     INFO: 400MHz Phase: 2
[14:14:52.703] <TB2>     INFO: 160MHz Phase: 7
[14:14:52.703] <TB2>     INFO: Functional Phase Area: 4
[14:14:52.708] <TB2>     INFO: Test took 388675 ms.
[14:14:52.708] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:14:52.708] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:52.708] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:14:52.708] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:52.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:14:55.541] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:14:57.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:14:58.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:15:00.099] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:15:01.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:15:03.138] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:15:04.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:15:06.176] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:15:07.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:15:09.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:15:11.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:15:13.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:15:15.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:15:16.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:15:18.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:15:19.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:15:21.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:15:22.879] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:15:25.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:15:27.426] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:15:29.699] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:15:31.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:15:34.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:15:35.765] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:15:37.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:15:38.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:15:41.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:15:43.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:15:45.623] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:15:47.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:15:50.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:15:51.691] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:15:53.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:15:54.731] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:15:56.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:15:59.277] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:16:01.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:16:03.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:16:06.098] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:16:07.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:16:09.137] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:16:10.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:16:12.930] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:16:15.203] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:16:17.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:16:19.751] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:16:22.025] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:16:23.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:16:25.064] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:16:26.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:16:28.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:16:31.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:16:33.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:16:35.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:16:37.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:16:39.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:16:40.989] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:16:43.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:16:45.538] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:16:47.812] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:16:50.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:16:52.359] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:16:54.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:16:56.534] <TB2>     INFO: ROC Delay Settings: 228
[14:16:56.534] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:16:56.534] <TB2>     INFO: ROC Port 0 Delay: 4
[14:16:56.534] <TB2>     INFO: ROC Port 1 Delay: 4
[14:16:56.534] <TB2>     INFO: Functional ROC Area: 5
[14:16:56.537] <TB2>     INFO: Test took 123829 ms.
[14:16:56.537] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:16:56.537] <TB2>     INFO:    ----------------------------------------------------------------------
[14:16:56.537] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:16:56.537] <TB2>     INFO:    ----------------------------------------------------------------------
[14:16:57.676] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8040 4068 4069 4068 4068 4068 4069 4068 4069 e062 c000 
[14:16:57.676] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:16:57.676] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4069 4069 4068 4068 4068 4068 4068 e022 c000 a103 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:16:57.676] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:17:11.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:11.973] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:17:26.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:26.263] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:17:40.574] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:40.574] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:17:54.687] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:54.687] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:18:08.781] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:08.781] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:18:22.899] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:22.899] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:18:37.023] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:37.023] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:18:51.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:51.016] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:19:04.996] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:04.996] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:19:18.988] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:19.369] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:19.381] <TB2>     INFO: Decoding statistics:
[14:19:19.381] <TB2>     INFO:   General information:
[14:19:19.381] <TB2>     INFO: 	 16bit words read:         240000000
[14:19:19.381] <TB2>     INFO: 	 valid events total:       20000000
[14:19:19.381] <TB2>     INFO: 	 empty events:             20000000
[14:19:19.381] <TB2>     INFO: 	 valid events with pixels: 0
[14:19:19.381] <TB2>     INFO: 	 valid pixel hits:         0
[14:19:19.381] <TB2>     INFO:   Event errors: 	           0
[14:19:19.381] <TB2>     INFO: 	 start marker:             0
[14:19:19.381] <TB2>     INFO: 	 stop marker:              0
[14:19:19.381] <TB2>     INFO: 	 overflow:                 0
[14:19:19.381] <TB2>     INFO: 	 invalid 5bit words:       0
[14:19:19.381] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:19:19.381] <TB2>     INFO:   TBM errors: 		           0
[14:19:19.381] <TB2>     INFO: 	 flawed TBM headers:       0
[14:19:19.381] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:19:19.382] <TB2>     INFO: 	 event ID mismatches:      0
[14:19:19.382] <TB2>     INFO:   ROC errors: 		           0
[14:19:19.382] <TB2>     INFO: 	 missing ROC header(s):    0
[14:19:19.382] <TB2>     INFO: 	 misplaced readback start: 0
[14:19:19.382] <TB2>     INFO:   Pixel decoding errors:	   0
[14:19:19.382] <TB2>     INFO: 	 pixel data incomplete:    0
[14:19:19.382] <TB2>     INFO: 	 pixel address:            0
[14:19:19.382] <TB2>     INFO: 	 pulse height fill bit:    0
[14:19:19.382] <TB2>     INFO: 	 buffer corruption:        0
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO:    Read back bit status: 1
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO:    Timings are good!
[14:19:19.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.382] <TB2>     INFO: Test took 142845 ms.
[14:19:19.382] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:19:19.382] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:19:19.382] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:19:19.382] <TB2>     INFO: PixTestTiming::doTest took 655352 ms.
[14:19:19.382] <TB2>     INFO: PixTestTiming::doTest() done
[14:19:19.382] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:19:19.382] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:19:19.382] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:19:19.383] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:19:19.383] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:19:19.391] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:19:19.391] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:19:19.736] <TB2>     INFO: ######################################################################
[14:19:19.736] <TB2>     INFO: PixTestAlive::doTest()
[14:19:19.736] <TB2>     INFO: ######################################################################
[14:19:19.739] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.739] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:19.739] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:19.740] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:20.085] <TB2>     INFO: Expecting 41600 events.
[14:19:24.184] <TB2>     INFO: 41600 events read in total (3384ms).
[14:19:24.184] <TB2>     INFO: Test took 4444ms.
[14:19:24.192] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:24.192] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66502
[14:19:24.192] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:19:24.567] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:19:24.567] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0   34   21    3    0    0    0    0    0    0    0
[14:19:24.567] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    1   50   37    7    0    0    0    0    0    0    0
[14:19:24.570] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:24.570] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:24.570] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:24.571] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:24.920] <TB2>     INFO: Expecting 41600 events.
[14:19:27.885] <TB2>     INFO: 41600 events read in total (2250ms).
[14:19:27.885] <TB2>     INFO: Test took 3314ms.
[14:19:27.885] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:27.885] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:19:27.886] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:19:27.886] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:19:28.292] <TB2>     INFO: PixTestAlive::maskTest() done
[14:19:28.292] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:28.294] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:28.295] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:28.295] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:28.296] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:28.638] <TB2>     INFO: Expecting 41600 events.
[14:19:32.725] <TB2>     INFO: 41600 events read in total (3372ms).
[14:19:32.726] <TB2>     INFO: Test took 4430ms.
[14:19:32.734] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:32.734] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66499
[14:19:32.734] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:19:33.108] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:19:33.108] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:33.108] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:19:33.108] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:19:33.117] <TB2>     INFO: ######################################################################
[14:19:33.117] <TB2>     INFO: PixTestTrim::doTest()
[14:19:33.117] <TB2>     INFO: ######################################################################
[14:19:33.120] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:33.120] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:19:33.120] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:33.199] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:19:33.199] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:19:33.212] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:33.212] <TB2>     INFO:     run 1 of 1
[14:19:33.212] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:33.557] <TB2>     INFO: Expecting 5025280 events.
[14:20:19.118] <TB2>     INFO: 1436624 events read in total (44846ms).
[14:21:03.388] <TB2>     INFO: 2855456 events read in total (89116ms).
[14:21:47.793] <TB2>     INFO: 4285152 events read in total (133522ms).
[14:22:10.990] <TB2>     INFO: 5025280 events read in total (156718ms).
[14:22:11.034] <TB2>     INFO: Test took 157822ms.
[14:22:11.090] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:11.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:12.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:13.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:15.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:16.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:17.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:19.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:20.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:21.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:23.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:24.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:25.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:27.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:28.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:29.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:31.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:32.655] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297271296
[14:22:32.658] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2427 minThrLimit = 96.2182 minThrNLimit = 118.813 -> result = 96.2427 -> 96
[14:22:32.660] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3433 minThrLimit = 98.3403 minThrNLimit = 119.032 -> result = 98.3433 -> 98
[14:22:32.660] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6762 minThrLimit = 96.6606 minThrNLimit = 113.652 -> result = 96.6762 -> 96
[14:22:32.661] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1362 minThrLimit = 85.1322 minThrNLimit = 108.279 -> result = 85.1362 -> 85
[14:22:32.661] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3907 minThrLimit = 88.3432 minThrNLimit = 109.956 -> result = 88.3907 -> 88
[14:22:32.661] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0661 minThrLimit = 93.0329 minThrNLimit = 114.268 -> result = 93.0661 -> 93
[14:22:32.662] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.53 minThrLimit = 100.423 minThrNLimit = 128.303 -> result = 100.53 -> 100
[14:22:32.662] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7129 minThrLimit = 94.6654 minThrNLimit = 115.471 -> result = 94.7129 -> 94
[14:22:32.663] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.875 minThrLimit = 99.8245 minThrNLimit = 121.101 -> result = 99.875 -> 99
[14:22:32.663] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.442 minThrLimit = 101.413 minThrNLimit = 122.231 -> result = 101.442 -> 101
[14:22:32.663] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.607 minThrLimit = 101.605 minThrNLimit = 120.253 -> result = 101.607 -> 101
[14:22:32.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3037 minThrLimit = 92.2922 minThrNLimit = 116.043 -> result = 92.3037 -> 92
[14:22:32.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5418 minThrLimit = 90.5159 minThrNLimit = 109.343 -> result = 90.5418 -> 90
[14:22:32.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6349 minThrLimit = 98.6149 minThrNLimit = 118.014 -> result = 98.6349 -> 98
[14:22:32.665] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7511 minThrLimit = 95.7482 minThrNLimit = 116.967 -> result = 95.7511 -> 95
[14:22:32.665] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1758 minThrLimit = 99.168 minThrNLimit = 122.929 -> result = 99.1758 -> 99
[14:22:32.665] <TB2>     INFO: ROC 0 VthrComp = 96
[14:22:32.665] <TB2>     INFO: ROC 1 VthrComp = 98
[14:22:32.665] <TB2>     INFO: ROC 2 VthrComp = 96
[14:22:32.666] <TB2>     INFO: ROC 3 VthrComp = 85
[14:22:32.666] <TB2>     INFO: ROC 4 VthrComp = 88
[14:22:32.666] <TB2>     INFO: ROC 5 VthrComp = 93
[14:22:32.666] <TB2>     INFO: ROC 6 VthrComp = 100
[14:22:32.666] <TB2>     INFO: ROC 7 VthrComp = 94
[14:22:32.666] <TB2>     INFO: ROC 8 VthrComp = 99
[14:22:32.666] <TB2>     INFO: ROC 9 VthrComp = 101
[14:22:32.666] <TB2>     INFO: ROC 10 VthrComp = 101
[14:22:32.666] <TB2>     INFO: ROC 11 VthrComp = 92
[14:22:32.667] <TB2>     INFO: ROC 12 VthrComp = 90
[14:22:32.667] <TB2>     INFO: ROC 13 VthrComp = 98
[14:22:32.667] <TB2>     INFO: ROC 14 VthrComp = 95
[14:22:32.668] <TB2>     INFO: ROC 15 VthrComp = 99
[14:22:32.669] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:22:32.669] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:32.682] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:32.682] <TB2>     INFO:     run 1 of 1
[14:22:32.682] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:33.024] <TB2>     INFO: Expecting 5025280 events.
[14:23:07.027] <TB2>     INFO: 891760 events read in total (33288ms).
[14:23:42.093] <TB2>     INFO: 1780352 events read in total (68354ms).
[14:24:17.265] <TB2>     INFO: 2668544 events read in total (103526ms).
[14:24:52.292] <TB2>     INFO: 3546992 events read in total (138553ms).
[14:25:27.324] <TB2>     INFO: 4421808 events read in total (173585ms).
[14:25:51.680] <TB2>     INFO: 5025280 events read in total (197941ms).
[14:25:51.751] <TB2>     INFO: Test took 199069ms.
[14:25:51.928] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:52.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:53.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:55.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:57.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:58.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:00.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:02.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:04.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:05.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:07.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:08.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:10.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:12.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:13.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:15.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:16.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:18.403] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312401920
[14:26:18.405] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 63.1173 for pixel 10/1 mean/min/max = 46.7177/29.8284/63.6069
[14:26:18.406] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 65.9006 for pixel 23/1 mean/min/max = 47.203/28.4535/65.9526
[14:26:18.406] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 68.7272 for pixel 6/10 mean/min/max = 48.9344/29.0985/68.7704
[14:26:18.407] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.752 for pixel 15/1 mean/min/max = 45.6578/28.9623/62.3533
[14:26:18.407] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.3558 for pixel 11/2 mean/min/max = 47.4777/30.4983/64.4571
[14:26:18.407] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 67.6445 for pixel 18/1 mean/min/max = 48.0693/28.3857/67.7528
[14:26:18.408] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 75.8196 for pixel 18/1 mean/min/max = 50.4524/25.0798/75.825
[14:26:18.408] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 72.0655 for pixel 22/1 mean/min/max = 48.1046/24.0774/72.1317
[14:26:18.408] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 69.8915 for pixel 13/1 mean/min/max = 49.0406/28.1234/69.9578
[14:26:18.409] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 67.0286 for pixel 0/4 mean/min/max = 49.4999/31.9477/67.0521
[14:26:18.409] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.3237 for pixel 4/79 mean/min/max = 44.3086/32.0228/56.5944
[14:26:18.409] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5736 for pixel 6/79 mean/min/max = 44.9512/33.302/56.6003
[14:26:18.410] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.158 for pixel 18/4 mean/min/max = 46.4826/33.7808/59.1844
[14:26:18.410] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.7373 for pixel 25/20 mean/min/max = 45.9712/32.1763/59.7661
[14:26:18.410] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.9621 for pixel 15/7 mean/min/max = 45.8371/33.6714/58.0028
[14:26:18.411] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.0565 for pixel 20/17 mean/min/max = 43.2727/31.2557/55.2896
[14:26:18.411] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:18.543] <TB2>     INFO: Expecting 411648 events.
[14:26:26.100] <TB2>     INFO: 411648 events read in total (6838ms).
[14:26:26.106] <TB2>     INFO: Expecting 411648 events.
[14:26:33.458] <TB2>     INFO: 411648 events read in total (6682ms).
[14:26:33.465] <TB2>     INFO: Expecting 411648 events.
[14:26:40.831] <TB2>     INFO: 411648 events read in total (6694ms).
[14:26:40.842] <TB2>     INFO: Expecting 411648 events.
[14:26:48.175] <TB2>     INFO: 411648 events read in total (6668ms).
[14:26:48.187] <TB2>     INFO: Expecting 411648 events.
[14:26:55.765] <TB2>     INFO: 411648 events read in total (6910ms).
[14:26:55.781] <TB2>     INFO: Expecting 411648 events.
[14:27:03.316] <TB2>     INFO: 411648 events read in total (6879ms).
[14:27:03.335] <TB2>     INFO: Expecting 411648 events.
[14:27:11.009] <TB2>     INFO: 411648 events read in total (7016ms).
[14:27:11.029] <TB2>     INFO: Expecting 411648 events.
[14:27:18.653] <TB2>     INFO: 411648 events read in total (6978ms).
[14:27:18.675] <TB2>     INFO: Expecting 411648 events.
[14:27:26.256] <TB2>     INFO: 411648 events read in total (6929ms).
[14:27:26.280] <TB2>     INFO: Expecting 411648 events.
[14:27:33.848] <TB2>     INFO: 411648 events read in total (6920ms).
[14:27:33.874] <TB2>     INFO: Expecting 411648 events.
[14:27:41.425] <TB2>     INFO: 411648 events read in total (6905ms).
[14:27:41.455] <TB2>     INFO: Expecting 411648 events.
[14:27:49.109] <TB2>     INFO: 411648 events read in total (7010ms).
[14:27:49.141] <TB2>     INFO: Expecting 411648 events.
[14:27:56.713] <TB2>     INFO: 411648 events read in total (6929ms).
[14:27:56.749] <TB2>     INFO: Expecting 411648 events.
[14:28:04.334] <TB2>     INFO: 411648 events read in total (6951ms).
[14:28:04.370] <TB2>     INFO: Expecting 411648 events.
[14:28:11.912] <TB2>     INFO: 411648 events read in total (6911ms).
[14:28:11.951] <TB2>     INFO: Expecting 411648 events.
[14:28:19.626] <TB2>     INFO: 411648 events read in total (7040ms).
[14:28:19.667] <TB2>     INFO: Test took 121256ms.
[14:28:20.150] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.512 < 35 for itrim+1 = 111; old thr = 34.8477 ... break
[14:28:20.172] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1266 < 35 for itrim = 108; old thr = 33.1756 ... break
[14:28:20.196] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6671 < 35 for itrim = 125; old thr = 33.3974 ... break
[14:28:20.215] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5068 < 35 for itrim = 99; old thr = 32.9256 ... break
[14:28:20.247] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2819 < 35 for itrim = 121; old thr = 34.6602 ... break
[14:28:20.270] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0727 < 35 for itrim = 114; old thr = 34.3052 ... break
[14:28:20.299] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9908 < 35 for itrim+1 = 161; old thr = 34.4798 ... break
[14:28:20.313] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4452 < 35 for itrim = 118; old thr = 31.1475 ... break
[14:28:20.340] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1837 < 35 for itrim = 129; old thr = 34.0782 ... break
[14:28:20.365] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9429 < 35 for itrim+1 = 128; old thr = 34.9949 ... break
[14:28:20.395] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0858 < 35 for itrim+1 = 98; old thr = 34.8158 ... break
[14:28:20.424] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.582 < 35 for itrim+1 = 95; old thr = 34.5848 ... break
[14:28:20.458] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2077 < 35 for itrim+1 = 108; old thr = 34.8304 ... break
[14:28:20.493] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1628 < 35 for itrim = 115; old thr = 34.6589 ... break
[14:28:20.525] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7743 < 35 for itrim = 98; old thr = 34.1103 ... break
[14:28:20.563] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1502 < 35 for itrim = 98; old thr = 33.5337 ... break
[14:28:20.640] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:28:20.651] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:20.651] <TB2>     INFO:     run 1 of 1
[14:28:20.651] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:20.998] <TB2>     INFO: Expecting 5025280 events.
[14:28:56.682] <TB2>     INFO: 869848 events read in total (34969ms).
[14:29:31.848] <TB2>     INFO: 1738456 events read in total (70135ms).
[14:30:06.994] <TB2>     INFO: 2606392 events read in total (105281ms).
[14:30:42.867] <TB2>     INFO: 3464296 events read in total (141154ms).
[14:31:17.546] <TB2>     INFO: 4318848 events read in total (175833ms).
[14:31:46.246] <TB2>     INFO: 5025280 events read in total (204533ms).
[14:31:46.320] <TB2>     INFO: Test took 205669ms.
[14:31:46.493] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:46.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:48.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:49.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:51.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:53.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:54.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:56.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:57.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:59.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:01.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:02.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:04.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:05.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:07.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:09.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:10.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:12.194] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402898944
[14:32:12.196] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[14:32:12.270] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:32:12.282] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:12.282] <TB2>     INFO:     run 1 of 1
[14:32:12.283] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:12.626] <TB2>     INFO: Expecting 8486400 events.
[14:32:46.956] <TB2>     INFO: 825768 events read in total (33607ms).
[14:33:20.931] <TB2>     INFO: 1651720 events read in total (67582ms).
[14:33:55.076] <TB2>     INFO: 2477928 events read in total (101727ms).
[14:34:29.044] <TB2>     INFO: 3304240 events read in total (135695ms).
[14:35:03.115] <TB2>     INFO: 4130872 events read in total (169766ms).
[14:35:37.199] <TB2>     INFO: 4956480 events read in total (203850ms).
[14:36:09.395] <TB2>     INFO: 5780784 events read in total (236046ms).
[14:36:43.619] <TB2>     INFO: 6604456 events read in total (270270ms).
[14:37:17.645] <TB2>     INFO: 7427360 events read in total (304296ms).
[14:37:51.276] <TB2>     INFO: 8249880 events read in total (337927ms).
[14:38:01.268] <TB2>     INFO: 8486400 events read in total (347919ms).
[14:38:01.375] <TB2>     INFO: Test took 349093ms.
[14:38:01.727] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:02.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:04.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:06.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:08.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:10.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:12.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:14.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:16.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:18.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:20.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:22.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:32.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:44.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:52.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:54.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:57.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:02.516] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 101957632
[14:39:03.551] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.093262 .. 81.656023
[14:39:03.651] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 91 (-1/-1) hits flags = 528 (plus default)
[14:39:06.738] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:06.838] <TB2>     INFO:     run 1 of 1
[14:39:06.838] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:07.280] <TB2>     INFO: Expecting 2895360 events.
[14:39:45.961] <TB2>     INFO: 955320 events read in total (37799ms).
[14:40:21.521] <TB2>     INFO: 1909680 events read in total (73360ms).
[14:40:58.103] <TB2>     INFO: 2862472 events read in total (109942ms).
[14:40:59.761] <TB2>     INFO: 2895360 events read in total (111599ms).
[14:40:59.797] <TB2>     INFO: Test took 112951ms.
[14:40:59.897] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:00.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:01.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:02.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:03.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:05.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:06.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:07.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:08.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:10.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:11.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:12.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:13.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:14.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:16.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:17.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:18.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:20.016] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401313792
[14:41:20.105] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.094322 .. 69.613451
[14:41:20.180] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 79 (-1/-1) hits flags = 528 (plus default)
[14:41:20.190] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:20.190] <TB2>     INFO:     run 1 of 1
[14:41:20.190] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:20.533] <TB2>     INFO: Expecting 2229760 events.
[14:41:57.347] <TB2>     INFO: 946896 events read in total (36099ms).
[14:42:33.368] <TB2>     INFO: 1892336 events read in total (72121ms).
[14:42:46.012] <TB2>     INFO: 2229760 events read in total (84764ms).
[14:42:46.048] <TB2>     INFO: Test took 85859ms.
[14:42:46.122] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:46.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:47.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:48.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:49.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:50.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:52.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:53.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:54.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:55.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:56.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:57.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:59.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:00.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:01.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:02.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:03.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:04.932] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401960960
[14:43:05.014] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 12.500000 .. 69.613451
[14:43:05.091] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 2 .. 79 (-1/-1) hits flags = 528 (plus default)
[14:43:05.101] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:05.101] <TB2>     INFO:     run 1 of 1
[14:43:05.101] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:05.444] <TB2>     INFO: Expecting 2595840 events.
[14:43:42.695] <TB2>     INFO: 1013768 events read in total (36536ms).
[14:44:20.346] <TB2>     INFO: 2026864 events read in total (74187ms).
[14:44:41.417] <TB2>     INFO: 2595840 events read in total (95258ms).
[14:44:41.451] <TB2>     INFO: Test took 96350ms.
[14:44:41.523] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:41.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:42.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:44.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:45.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:46.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:47.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:48.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:49.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:51.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:52.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:53.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:54.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:55.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:56.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:57.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:59.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:00.347] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402001920
[14:45:00.458] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:45:00.458] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:45:00.469] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:45:00.469] <TB2>     INFO:     run 1 of 1
[14:45:00.469] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:00.812] <TB2>     INFO: Expecting 1364480 events.
[14:45:40.600] <TB2>     INFO: 1074824 events read in total (39073ms).
[14:45:51.484] <TB2>     INFO: 1364480 events read in total (49957ms).
[14:45:51.497] <TB2>     INFO: Test took 51028ms.
[14:45:51.532] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:51.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:52.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:53.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:54.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:55.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:56.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:57.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:58.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:59.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:00.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:01.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:02.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:03.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:04.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:04.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:05.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:06.931] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402001920
[14:46:07.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:07.026] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:07.027] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:07.027] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:07.027] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:07.027] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:07.027] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C0.dat
[14:46:07.034] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C1.dat
[14:46:07.041] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C2.dat
[14:46:07.048] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C3.dat
[14:46:07.055] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C4.dat
[14:46:07.061] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C5.dat
[14:46:07.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C6.dat
[14:46:07.075] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C7.dat
[14:46:07.082] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C8.dat
[14:46:07.089] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C9.dat
[14:46:07.096] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C10.dat
[14:46:07.102] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C11.dat
[14:46:07.109] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C12.dat
[14:46:07.116] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C13.dat
[14:46:07.123] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C14.dat
[14:46:07.130] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//trimParameters35_C15.dat
[14:46:07.136] <TB2>     INFO: PixTestTrim::trimTest() done
[14:46:07.136] <TB2>     INFO: vtrim:     111 108 125  99 121 114 161 118 129 128  98  95 108 115  98  98 
[14:46:07.136] <TB2>     INFO: vthrcomp:   96  98  96  85  88  93 100  94  99 101 101  92  90  98  95  99 
[14:46:07.136] <TB2>     INFO: vcal mean:  34.95  35.00  34.87  34.96  34.94  35.00  35.01  34.97  34.99  34.98  34.93  34.92  34.97  34.91  34.89  34.89 
[14:46:07.136] <TB2>     INFO: vcal RMS:    0.91   1.14   1.65   1.05   1.02   1.16   1.48   1.33   1.12   0.94   0.85   0.81   0.80   0.92   0.82   0.87 
[14:46:07.136] <TB2>     INFO: bits mean:   9.45   9.17   9.99   9.66   9.50   9.25   8.62   9.58   9.26   8.71   9.91   9.47   8.99   9.80   9.32  10.67 
[14:46:07.136] <TB2>     INFO: bits RMS:    2.71   2.78   2.28   2.65   2.38   2.58   2.78   2.50   2.52   2.72   2.62   2.58   2.61   2.55   2.53   2.38 
[14:46:07.318] <TB2>     INFO:    ----------------------------------------------------------------------
[14:46:07.318] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:46:07.318] <TB2>     INFO:    ----------------------------------------------------------------------
[14:46:07.335] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:46:07.335] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:46:07.345] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:07.345] <TB2>     INFO:     run 1 of 1
[14:46:07.345] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:07.688] <TB2>     INFO: Expecting 4160000 events.
[14:46:56.350] <TB2>     INFO: 1205115 events read in total (47947ms).
[14:47:43.930] <TB2>     INFO: 2391680 events read in total (95527ms).
[14:48:30.849] <TB2>     INFO: 3564575 events read in total (142446ms).
[14:48:54.771] <TB2>     INFO: 4160000 events read in total (166368ms).
[14:48:54.817] <TB2>     INFO: Test took 167473ms.
[14:48:54.926] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:55.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:57.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:58.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:00.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:02.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:04.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:06.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:08.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:10.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:12.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:14.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:15.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:17.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:19.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:21.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:23.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:25.364] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407523328
[14:49:25.365] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:49:25.438] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:49:25.438] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[14:49:25.449] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:25.449] <TB2>     INFO:     run 1 of 1
[14:49:25.449] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:25.794] <TB2>     INFO: Expecting 4368000 events.
[14:50:12.522] <TB2>     INFO: 1124825 events read in total (46013ms).
[14:50:58.274] <TB2>     INFO: 2237755 events read in total (91765ms).
[14:51:43.590] <TB2>     INFO: 3338295 events read in total (137081ms).
[14:52:24.798] <TB2>     INFO: 4368000 events read in total (178289ms).
[14:52:24.861] <TB2>     INFO: Test took 179413ms.
[14:52:24.999] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:25.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:27.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:29.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:31.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:33.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:35.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:37.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:39.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:41.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:43.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:45.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:47.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:49.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:51.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:53.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:55.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:57.037] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408649728
[14:52:57.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:52:57.113] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:52:57.113] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 230 (-1/-1) hits flags = 528 (plus default)
[14:52:57.123] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:57.123] <TB2>     INFO:     run 1 of 1
[14:52:57.123] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:57.465] <TB2>     INFO: Expecting 4804800 events.
[14:53:43.033] <TB2>     INFO: 1079470 events read in total (44853ms).
[14:54:27.824] <TB2>     INFO: 2149055 events read in total (89645ms).
[14:55:12.453] <TB2>     INFO: 3208375 events read in total (134273ms).
[14:55:56.923] <TB2>     INFO: 4265550 events read in total (178743ms).
[14:56:19.576] <TB2>     INFO: 4804800 events read in total (201396ms).
[14:56:19.641] <TB2>     INFO: Test took 202518ms.
[14:56:19.805] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:20.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:22.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:24.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:26.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:28.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:30.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:32.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:34.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:36.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:38.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:40.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:42.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:44.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:46.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:48.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:50.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:53.009] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361398272
[14:56:53.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:56:53.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:56:53.084] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 238 (-1/-1) hits flags = 528 (plus default)
[14:56:53.095] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:53.095] <TB2>     INFO:     run 1 of 1
[14:56:53.095] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:53.448] <TB2>     INFO: Expecting 4971200 events.
[14:57:38.653] <TB2>     INFO: 1064400 events read in total (44490ms).
[14:58:22.952] <TB2>     INFO: 2119600 events read in total (88789ms).
[14:59:06.972] <TB2>     INFO: 3166460 events read in total (132809ms).
[14:59:50.951] <TB2>     INFO: 4209380 events read in total (176788ms).
[15:00:23.127] <TB2>     INFO: 4971200 events read in total (208964ms).
[15:00:23.196] <TB2>     INFO: Test took 210102ms.
[15:00:23.373] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:23.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:25.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:27.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:30.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:32.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:34.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:36.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:38.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:40.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:42.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:44.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:46.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:48.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:50.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:53.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:55.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:57.047] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402087936
[15:00:57.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:00:57.121] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:00:57.121] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 249 (-1/-1) hits flags = 528 (plus default)
[15:00:57.132] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:00:57.132] <TB2>     INFO:     run 1 of 1
[15:00:57.132] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:57.478] <TB2>     INFO: Expecting 5200000 events.
[15:01:41.956] <TB2>     INFO: 1046360 events read in total (43764ms).
[15:02:25.551] <TB2>     INFO: 2083860 events read in total (87359ms).
[15:03:08.826] <TB2>     INFO: 3115105 events read in total (130634ms).
[15:03:52.187] <TB2>     INFO: 4141015 events read in total (173995ms).
[15:04:35.050] <TB2>     INFO: 5169640 events read in total (216858ms).
[15:04:36.630] <TB2>     INFO: 5200000 events read in total (218438ms).
[15:04:36.702] <TB2>     INFO: Test took 219570ms.
[15:04:36.895] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:37.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:39.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:41.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:43.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:45.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:48.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:50.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:52.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:54.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:56.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:58.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:01.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:03.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:05.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:07.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:09.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:11.419] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374030336
[15:05:11.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.1979, thr difference RMS: 1.54868
[15:05:11.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2693, thr difference RMS: 1.66779
[15:05:11.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.2405, thr difference RMS: 1.52531
[15:05:11.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.59432, thr difference RMS: 1.69007
[15:05:11.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.65797, thr difference RMS: 1.74835
[15:05:11.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.2726, thr difference RMS: 1.90657
[15:05:11.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.71435, thr difference RMS: 1.79793
[15:05:11.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.4048, thr difference RMS: 2.35498
[15:05:11.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.5945, thr difference RMS: 1.5974
[15:05:11.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.4436, thr difference RMS: 1.30049
[15:05:11.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.471, thr difference RMS: 1.46399
[15:05:11.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.9467, thr difference RMS: 1.50205
[15:05:11.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.99297, thr difference RMS: 1.58285
[15:05:11.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3382, thr difference RMS: 1.33987
[15:05:11.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.93809, thr difference RMS: 1.60971
[15:05:11.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.91332, thr difference RMS: 1.89767
[15:05:11.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.087, thr difference RMS: 1.48552
[15:05:11.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.1244, thr difference RMS: 1.52654
[15:05:11.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.2544, thr difference RMS: 1.37673
[15:05:11.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.5208, thr difference RMS: 1.71099
[15:05:11.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.62347, thr difference RMS: 1.75043
[15:05:11.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.2042, thr difference RMS: 1.80457
[15:05:11.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.58197, thr difference RMS: 1.77677
[15:05:11.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.4137, thr difference RMS: 2.26233
[15:05:11.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.4977, thr difference RMS: 1.47023
[15:05:11.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.2918, thr difference RMS: 1.28713
[15:05:11.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.4285, thr difference RMS: 1.43436
[15:05:11.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.87534, thr difference RMS: 1.50352
[15:05:11.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.96092, thr difference RMS: 1.53945
[15:05:11.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0579, thr difference RMS: 1.33305
[15:05:11.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.87935, thr difference RMS: 1.62423
[15:05:11.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.85661, thr difference RMS: 1.84863
[15:05:11.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.1737, thr difference RMS: 1.54438
[15:05:11.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.0709, thr difference RMS: 1.52998
[15:05:11.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.3932, thr difference RMS: 1.35889
[15:05:11.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.52611, thr difference RMS: 1.69214
[15:05:11.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.76617, thr difference RMS: 1.73687
[15:05:11.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.2733, thr difference RMS: 1.84304
[15:05:11.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.6449, thr difference RMS: 1.76297
[15:05:11.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.4453, thr difference RMS: 2.22413
[15:05:11.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.5896, thr difference RMS: 1.45716
[15:05:11.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.2712, thr difference RMS: 1.24923
[15:05:11.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5359, thr difference RMS: 1.43898
[15:05:11.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.87132, thr difference RMS: 1.50873
[15:05:11.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.12877, thr difference RMS: 1.56775
[15:05:11.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1139, thr difference RMS: 1.34157
[15:05:11.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0105, thr difference RMS: 1.60629
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.96588, thr difference RMS: 1.84718
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.2117, thr difference RMS: 1.53422
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0635, thr difference RMS: 1.53667
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.4319, thr difference RMS: 1.33418
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.55413, thr difference RMS: 1.69025
[15:05:11.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.70535, thr difference RMS: 1.76097
[15:05:11.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.3663, thr difference RMS: 1.84522
[15:05:11.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.74375, thr difference RMS: 1.72583
[15:05:11.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.4351, thr difference RMS: 2.22013
[15:05:11.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6045, thr difference RMS: 1.43162
[15:05:11.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.263, thr difference RMS: 1.25224
[15:05:11.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5139, thr difference RMS: 1.44163
[15:05:11.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.91222, thr difference RMS: 1.49084
[15:05:11.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.17511, thr difference RMS: 1.57365
[15:05:11.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0117, thr difference RMS: 1.32215
[15:05:11.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0662, thr difference RMS: 1.59745
[15:05:11.433] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.98689, thr difference RMS: 1.83959
[15:05:11.534] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:05:11.537] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2738 seconds
[15:05:11.537] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:05:12.462] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:05:12.470] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:05:12.535] <TB2>     INFO: ######################################################################
[15:05:12.535] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:05:12.535] <TB2>     INFO: ######################################################################
[15:05:12.535] <TB2>     INFO:    ----------------------------------------------------------------------
[15:05:12.535] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:05:12.535] <TB2>     INFO:    ----------------------------------------------------------------------
[15:05:12.535] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:05:12.547] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:05:12.547] <TB2>     INFO:     run 1 of 1
[15:05:12.547] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:12.893] <TB2>     INFO: Expecting 59072000 events.
[15:05:42.014] <TB2>     INFO: 1074000 events read in total (28406ms).
[15:06:10.343] <TB2>     INFO: 2143400 events read in total (56735ms).
[15:06:38.736] <TB2>     INFO: 3215000 events read in total (85128ms).
[15:07:06.992] <TB2>     INFO: 4285000 events read in total (113384ms).
[15:07:35.391] <TB2>     INFO: 5354800 events read in total (141783ms).
[15:08:03.774] <TB2>     INFO: 6427400 events read in total (170166ms).
[15:08:32.113] <TB2>     INFO: 7495800 events read in total (198505ms).
[15:09:00.418] <TB2>     INFO: 8567000 events read in total (226810ms).
[15:09:28.792] <TB2>     INFO: 9636600 events read in total (255184ms).
[15:09:57.214] <TB2>     INFO: 10705400 events read in total (283606ms).
[15:10:25.616] <TB2>     INFO: 11776400 events read in total (312008ms).
[15:10:53.989] <TB2>     INFO: 12846200 events read in total (340381ms).
[15:11:22.349] <TB2>     INFO: 13915400 events read in total (368741ms).
[15:11:50.861] <TB2>     INFO: 14987800 events read in total (397253ms).
[15:12:19.255] <TB2>     INFO: 16056600 events read in total (425647ms).
[15:12:47.677] <TB2>     INFO: 17125600 events read in total (454069ms).
[15:13:16.074] <TB2>     INFO: 18198400 events read in total (482466ms).
[15:13:44.533] <TB2>     INFO: 19266600 events read in total (510925ms).
[15:14:12.875] <TB2>     INFO: 20335600 events read in total (539267ms).
[15:14:41.252] <TB2>     INFO: 21408000 events read in total (567644ms).
[15:15:09.593] <TB2>     INFO: 22477000 events read in total (595985ms).
[15:15:38.013] <TB2>     INFO: 23549600 events read in total (624405ms).
[15:16:06.319] <TB2>     INFO: 24619000 events read in total (652711ms).
[15:16:34.649] <TB2>     INFO: 25687800 events read in total (681041ms).
[15:17:02.967] <TB2>     INFO: 26760400 events read in total (709359ms).
[15:17:31.303] <TB2>     INFO: 27829400 events read in total (737695ms).
[15:17:59.620] <TB2>     INFO: 28900600 events read in total (766012ms).
[15:18:28.109] <TB2>     INFO: 29971600 events read in total (794501ms).
[15:18:56.531] <TB2>     INFO: 31040400 events read in total (822924ms).
[15:19:24.919] <TB2>     INFO: 32112600 events read in total (851311ms).
[15:19:53.339] <TB2>     INFO: 33181800 events read in total (879731ms).
[15:20:21.805] <TB2>     INFO: 34250400 events read in total (908197ms).
[15:20:50.279] <TB2>     INFO: 35323000 events read in total (936671ms).
[15:21:18.659] <TB2>     INFO: 36391000 events read in total (965051ms).
[15:21:47.073] <TB2>     INFO: 37459400 events read in total (993465ms).
[15:22:15.384] <TB2>     INFO: 38532200 events read in total (1021776ms).
[15:22:43.689] <TB2>     INFO: 39600600 events read in total (1050081ms).
[15:23:11.927] <TB2>     INFO: 40670200 events read in total (1078319ms).
[15:23:40.361] <TB2>     INFO: 41742000 events read in total (1106753ms).
[15:24:08.550] <TB2>     INFO: 42810400 events read in total (1134942ms).
[15:24:36.872] <TB2>     INFO: 43879400 events read in total (1163264ms).
[15:25:05.223] <TB2>     INFO: 44951000 events read in total (1191615ms).
[15:25:33.615] <TB2>     INFO: 46019000 events read in total (1220007ms).
[15:26:01.820] <TB2>     INFO: 47086800 events read in total (1248212ms).
[15:26:30.066] <TB2>     INFO: 48159200 events read in total (1276458ms).
[15:26:58.301] <TB2>     INFO: 49227800 events read in total (1304693ms).
[15:27:26.579] <TB2>     INFO: 50295800 events read in total (1332971ms).
[15:27:54.877] <TB2>     INFO: 51367000 events read in total (1361269ms).
[15:28:23.148] <TB2>     INFO: 52435800 events read in total (1389540ms).
[15:28:51.354] <TB2>     INFO: 53503800 events read in total (1417746ms).
[15:29:19.584] <TB2>     INFO: 54573000 events read in total (1445976ms).
[15:29:47.873] <TB2>     INFO: 55644600 events read in total (1474265ms).
[15:30:15.982] <TB2>     INFO: 56713200 events read in total (1502374ms).
[15:30:44.312] <TB2>     INFO: 57784000 events read in total (1530704ms).
[15:31:11.016] <TB2>     INFO: 58854000 events read in total (1557408ms).
[15:31:17.138] <TB2>     INFO: 59072000 events read in total (1563530ms).
[15:31:17.159] <TB2>     INFO: Test took 1564612ms.
[15:31:17.218] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:17.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:17.344] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:18.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:18.519] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:19.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:19.693] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:20.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:20.905] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:22.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:22.074] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:23.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:23.248] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:24.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:24.418] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:25.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:25.608] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:26.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:26.835] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:28.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:28.007] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:29.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:29.166] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:30.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:30.344] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:31.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:31.496] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:32.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:32.681] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:33.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:33.861] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:35.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:35.029] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:31:36.227] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 456724480
[15:31:36.257] <TB2>     INFO: PixTestScurves::scurves() done 
[15:31:36.257] <TB2>     INFO: Vcal mean:  35.06  35.23  35.16  35.12  35.18  35.27  35.33  35.37  35.22  35.20  35.02  35.09  35.04  35.13  35.08  35.02 
[15:31:36.257] <TB2>     INFO: Vcal RMS:    0.79   1.09   1.39   0.91   0.87   1.07   1.65   1.26   1.08   0.81   0.73   0.66   0.67   0.80   0.69   0.76 
[15:31:36.257] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:31:36.332] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:31:36.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:31:36.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:31:36.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:31:36.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:31:36.332] <TB2>     INFO: ######################################################################
[15:31:36.332] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:31:36.332] <TB2>     INFO: ######################################################################
[15:31:36.335] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:31:36.680] <TB2>     INFO: Expecting 41600 events.
[15:31:40.765] <TB2>     INFO: 41600 events read in total (3368ms).
[15:31:40.766] <TB2>     INFO: Test took 4431ms.
[15:31:40.774] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:40.774] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66551
[15:31:40.774] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 2, 0] has eff 9/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 2, 0]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 34, 14] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 34, 14]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 41, 33] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 41, 33]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 50, 34] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 50, 34]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 43, 50] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 43, 50]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 37, 59] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 37, 59]
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 41, 59] has eff 0/10
[15:31:40.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 41, 59]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 41, 0] has eff 9/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 41, 0]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 29, 73] has eff 0/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 29, 73]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 0] has eff 8/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 0]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 0] has eff 9/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 0]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 8, 39] has eff 0/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 8, 39]
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 4/10
[15:31:40.779] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:31:40.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 78] has eff 0/10
[15:31:40.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 78]
[15:31:40.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 5/10
[15:31:40.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:31:40.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 15
[15:31:40.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:31:40.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:31:40.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:31:41.120] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:31:41.466] <TB2>     INFO: Expecting 41600 events.
[15:31:45.622] <TB2>     INFO: 41600 events read in total (3441ms).
[15:31:45.622] <TB2>     INFO: Test took 4502ms.
[15:31:45.630] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:45.630] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66551
[15:31:45.630] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.739
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.645
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 180
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.324
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 165
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.298
[15:31:45.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.124
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 193
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.575
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.456
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.545
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.615
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.529
[15:31:45.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.996
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.291
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.706
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.237
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.389
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 192
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.693
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 192
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:31:45.637] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:31:45.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:31:45.724] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:31:46.067] <TB2>     INFO: Expecting 41600 events.
[15:31:50.237] <TB2>     INFO: 41600 events read in total (3455ms).
[15:31:50.237] <TB2>     INFO: Test took 4513ms.
[15:31:50.245] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:50.246] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66550
[15:31:50.246] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:31:50.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:31:50.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 0
[15:31:50.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7208
[15:31:50.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 58
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0145
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 73
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5159
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 60
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9752
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 71
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5979
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8121
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 86
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5071
[15:31:50.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0334
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 69
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8177
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7231
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0679
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 79
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4246
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 85
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0207
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 75
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6819
[15:31:50.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 71
[15:31:50.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3963
[15:31:50.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 84
[15:31:50.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1739
[15:31:50.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[15:31:50.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[15:31:50.656] <TB2>     INFO: Expecting 2560 events.
[15:31:51.615] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:51.615] <TB2>     INFO: Test took 1361ms.
[15:31:51.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:51.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 1 1
[15:31:52.123] <TB2>     INFO: Expecting 2560 events.
[15:31:53.080] <TB2>     INFO: 2560 events read in total (242ms).
[15:31:53.080] <TB2>     INFO: Test took 1465ms.
[15:31:53.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:53.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 2 2
[15:31:53.588] <TB2>     INFO: Expecting 2560 events.
[15:31:54.544] <TB2>     INFO: 2560 events read in total (241ms).
[15:31:54.545] <TB2>     INFO: Test took 1464ms.
[15:31:54.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:54.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 3 3
[15:31:55.052] <TB2>     INFO: Expecting 2560 events.
[15:31:56.009] <TB2>     INFO: 2560 events read in total (242ms).
[15:31:56.009] <TB2>     INFO: Test took 1464ms.
[15:31:56.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:56.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[15:31:56.517] <TB2>     INFO: Expecting 2560 events.
[15:31:57.475] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:57.475] <TB2>     INFO: Test took 1465ms.
[15:31:57.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:57.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 5 5
[15:31:57.983] <TB2>     INFO: Expecting 2560 events.
[15:31:58.940] <TB2>     INFO: 2560 events read in total (242ms).
[15:31:58.940] <TB2>     INFO: Test took 1464ms.
[15:31:58.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:31:58.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:31:59.448] <TB2>     INFO: Expecting 2560 events.
[15:32:00.407] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:00.407] <TB2>     INFO: Test took 1466ms.
[15:32:00.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:00.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 7 7
[15:32:00.914] <TB2>     INFO: Expecting 2560 events.
[15:32:01.871] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:01.872] <TB2>     INFO: Test took 1465ms.
[15:32:01.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:01.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 8 8
[15:32:02.379] <TB2>     INFO: Expecting 2560 events.
[15:32:03.338] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:03.339] <TB2>     INFO: Test took 1466ms.
[15:32:03.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:03.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:32:03.846] <TB2>     INFO: Expecting 2560 events.
[15:32:04.804] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:04.805] <TB2>     INFO: Test took 1465ms.
[15:32:04.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:04.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[15:32:05.312] <TB2>     INFO: Expecting 2560 events.
[15:32:06.271] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:06.271] <TB2>     INFO: Test took 1466ms.
[15:32:06.272] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:06.272] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:32:06.779] <TB2>     INFO: Expecting 2560 events.
[15:32:07.737] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:07.737] <TB2>     INFO: Test took 1465ms.
[15:32:07.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:07.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[15:32:08.245] <TB2>     INFO: Expecting 2560 events.
[15:32:09.203] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:09.204] <TB2>     INFO: Test took 1466ms.
[15:32:09.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:09.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 13 13
[15:32:09.711] <TB2>     INFO: Expecting 2560 events.
[15:32:10.670] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:10.670] <TB2>     INFO: Test took 1466ms.
[15:32:10.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:10.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 14 14
[15:32:11.178] <TB2>     INFO: Expecting 2560 events.
[15:32:12.139] <TB2>     INFO: 2560 events read in total (246ms).
[15:32:12.139] <TB2>     INFO: Test took 1468ms.
[15:32:12.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:12.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:32:12.647] <TB2>     INFO: Expecting 2560 events.
[15:32:13.605] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:13.605] <TB2>     INFO: Test took 1465ms.
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC3
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:32:13.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:32:13.610] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:14.115] <TB2>     INFO: Expecting 655360 events.
[15:32:25.952] <TB2>     INFO: 655360 events read in total (11123ms).
[15:32:25.962] <TB2>     INFO: Expecting 655360 events.
[15:32:37.650] <TB2>     INFO: 655360 events read in total (11128ms).
[15:32:37.665] <TB2>     INFO: Expecting 655360 events.
[15:32:49.329] <TB2>     INFO: 655360 events read in total (11109ms).
[15:32:49.348] <TB2>     INFO: Expecting 655360 events.
[15:33:00.976] <TB2>     INFO: 655360 events read in total (11073ms).
[15:33:00.999] <TB2>     INFO: Expecting 655360 events.
[15:33:12.615] <TB2>     INFO: 655360 events read in total (11068ms).
[15:33:12.642] <TB2>     INFO: Expecting 655360 events.
[15:33:24.332] <TB2>     INFO: 655360 events read in total (11143ms).
[15:33:24.364] <TB2>     INFO: Expecting 655360 events.
[15:33:36.017] <TB2>     INFO: 655360 events read in total (11114ms).
[15:33:36.054] <TB2>     INFO: Expecting 655360 events.
[15:33:47.704] <TB2>     INFO: 655360 events read in total (11117ms).
[15:33:47.746] <TB2>     INFO: Expecting 655360 events.
[15:33:59.396] <TB2>     INFO: 655360 events read in total (11121ms).
[15:33:59.440] <TB2>     INFO: Expecting 655360 events.
[15:34:11.104] <TB2>     INFO: 655360 events read in total (11138ms).
[15:34:11.155] <TB2>     INFO: Expecting 655360 events.
[15:34:22.823] <TB2>     INFO: 655360 events read in total (11142ms).
[15:34:22.875] <TB2>     INFO: Expecting 655360 events.
[15:34:34.572] <TB2>     INFO: 655360 events read in total (11170ms).
[15:34:34.629] <TB2>     INFO: Expecting 655360 events.
[15:34:46.307] <TB2>     INFO: 655360 events read in total (11151ms).
[15:34:46.368] <TB2>     INFO: Expecting 655360 events.
[15:34:58.044] <TB2>     INFO: 655360 events read in total (11150ms).
[15:34:58.118] <TB2>     INFO: Expecting 655360 events.
[15:35:09.810] <TB2>     INFO: 655360 events read in total (11165ms).
[15:35:09.888] <TB2>     INFO: Expecting 655360 events.
[15:35:21.581] <TB2>     INFO: 655360 events read in total (11167ms).
[15:35:21.655] <TB2>     INFO: Test took 188045ms.
[15:35:21.749] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:22.055] <TB2>     INFO: Expecting 655360 events.
[15:35:33.874] <TB2>     INFO: 655360 events read in total (11104ms).
[15:35:33.884] <TB2>     INFO: Expecting 655360 events.
[15:35:45.562] <TB2>     INFO: 655360 events read in total (11115ms).
[15:35:45.577] <TB2>     INFO: Expecting 655360 events.
[15:35:57.149] <TB2>     INFO: 655360 events read in total (11013ms).
[15:35:57.168] <TB2>     INFO: Expecting 655360 events.
[15:36:08.789] <TB2>     INFO: 655360 events read in total (11067ms).
[15:36:08.812] <TB2>     INFO: Expecting 655360 events.
[15:36:20.422] <TB2>     INFO: 655360 events read in total (11059ms).
[15:36:20.451] <TB2>     INFO: Expecting 655360 events.
[15:36:32.058] <TB2>     INFO: 655360 events read in total (11057ms).
[15:36:32.091] <TB2>     INFO: Expecting 655360 events.
[15:36:43.657] <TB2>     INFO: 655360 events read in total (11028ms).
[15:36:43.693] <TB2>     INFO: Expecting 655360 events.
[15:36:55.158] <TB2>     INFO: 655360 events read in total (10932ms).
[15:36:55.198] <TB2>     INFO: Expecting 655360 events.
[15:37:06.839] <TB2>     INFO: 655360 events read in total (11088ms).
[15:37:06.883] <TB2>     INFO: Expecting 655360 events.
[15:37:18.502] <TB2>     INFO: 655360 events read in total (11092ms).
[15:37:18.553] <TB2>     INFO: Expecting 655360 events.
[15:37:30.207] <TB2>     INFO: 655360 events read in total (11127ms).
[15:37:30.260] <TB2>     INFO: Expecting 655360 events.
[15:37:41.938] <TB2>     INFO: 655360 events read in total (11151ms).
[15:37:41.996] <TB2>     INFO: Expecting 655360 events.
[15:37:53.720] <TB2>     INFO: 655360 events read in total (11197ms).
[15:37:53.780] <TB2>     INFO: Expecting 655360 events.
[15:38:05.381] <TB2>     INFO: 655360 events read in total (11074ms).
[15:38:05.456] <TB2>     INFO: Expecting 655360 events.
[15:38:17.175] <TB2>     INFO: 655360 events read in total (11192ms).
[15:38:17.253] <TB2>     INFO: Expecting 655360 events.
[15:38:28.921] <TB2>     INFO: 655360 events read in total (11141ms).
[15:38:28.995] <TB2>     INFO: Test took 187246ms.
[15:38:29.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:38:29.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:38:29.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:38:29.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:38:29.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:38:29.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:38:29.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:38:29.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:38:29.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:38:29.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:38:29.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:38:29.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:38:29.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:38:29.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:38:29.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:38:29.204] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.211] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.219] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.227] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.234] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.269] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:38:29.276] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:38:29.283] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:38:29.290] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:38:29.298] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:38:29.305] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.312] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.319] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.326] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.333] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:38:29.340] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:38:29.347] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:38:29.354] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:38:29.361] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:38:29.368] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:38:29.375] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.382] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.389] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:38:29.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:38:29.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C0.dat
[15:38:29.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C1.dat
[15:38:29.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C2.dat
[15:38:29.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C3.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C4.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C5.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C6.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C7.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C8.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C9.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C10.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C11.dat
[15:38:29.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C12.dat
[15:38:29.426] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C13.dat
[15:38:29.426] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C14.dat
[15:38:29.426] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//dacParameters35_C15.dat
[15:38:29.772] <TB2>     INFO: Expecting 41600 events.
[15:38:33.634] <TB2>     INFO: 41600 events read in total (3147ms).
[15:38:33.634] <TB2>     INFO: Test took 4206ms.
[15:38:34.281] <TB2>     INFO: Expecting 41600 events.
[15:38:38.122] <TB2>     INFO: 41600 events read in total (3126ms).
[15:38:38.123] <TB2>     INFO: Test took 4187ms.
[15:38:38.772] <TB2>     INFO: Expecting 41600 events.
[15:38:42.628] <TB2>     INFO: 41600 events read in total (3141ms).
[15:38:42.629] <TB2>     INFO: Test took 4203ms.
[15:38:42.928] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:43.059] <TB2>     INFO: Expecting 2560 events.
[15:38:44.019] <TB2>     INFO: 2560 events read in total (245ms).
[15:38:44.020] <TB2>     INFO: Test took 1092ms.
[15:38:44.021] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:44.528] <TB2>     INFO: Expecting 2560 events.
[15:38:45.487] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:45.488] <TB2>     INFO: Test took 1467ms.
[15:38:45.490] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:45.996] <TB2>     INFO: Expecting 2560 events.
[15:38:46.954] <TB2>     INFO: 2560 events read in total (243ms).
[15:38:46.954] <TB2>     INFO: Test took 1464ms.
[15:38:46.956] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:47.463] <TB2>     INFO: Expecting 2560 events.
[15:38:48.422] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:48.422] <TB2>     INFO: Test took 1466ms.
[15:38:48.424] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:48.931] <TB2>     INFO: Expecting 2560 events.
[15:38:49.890] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:49.890] <TB2>     INFO: Test took 1466ms.
[15:38:49.892] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:50.399] <TB2>     INFO: Expecting 2560 events.
[15:38:51.357] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:51.357] <TB2>     INFO: Test took 1465ms.
[15:38:51.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:51.866] <TB2>     INFO: Expecting 2560 events.
[15:38:52.825] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:52.825] <TB2>     INFO: Test took 1466ms.
[15:38:52.827] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:53.333] <TB2>     INFO: Expecting 2560 events.
[15:38:54.292] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:54.293] <TB2>     INFO: Test took 1466ms.
[15:38:54.295] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:54.801] <TB2>     INFO: Expecting 2560 events.
[15:38:55.760] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:55.760] <TB2>     INFO: Test took 1465ms.
[15:38:55.762] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:56.269] <TB2>     INFO: Expecting 2560 events.
[15:38:57.228] <TB2>     INFO: 2560 events read in total (244ms).
[15:38:57.228] <TB2>     INFO: Test took 1466ms.
[15:38:57.230] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:57.736] <TB2>     INFO: Expecting 2560 events.
[15:38:58.693] <TB2>     INFO: 2560 events read in total (242ms).
[15:38:58.694] <TB2>     INFO: Test took 1464ms.
[15:38:58.696] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:59.202] <TB2>     INFO: Expecting 2560 events.
[15:39:00.161] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:00.161] <TB2>     INFO: Test took 1465ms.
[15:39:00.163] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:00.669] <TB2>     INFO: Expecting 2560 events.
[15:39:01.627] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:01.628] <TB2>     INFO: Test took 1465ms.
[15:39:01.630] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:02.136] <TB2>     INFO: Expecting 2560 events.
[15:39:03.094] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:03.094] <TB2>     INFO: Test took 1464ms.
[15:39:03.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:03.603] <TB2>     INFO: Expecting 2560 events.
[15:39:04.561] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:04.561] <TB2>     INFO: Test took 1465ms.
[15:39:04.563] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:05.070] <TB2>     INFO: Expecting 2560 events.
[15:39:06.030] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:06.030] <TB2>     INFO: Test took 1467ms.
[15:39:06.033] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:06.538] <TB2>     INFO: Expecting 2560 events.
[15:39:07.498] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:07.499] <TB2>     INFO: Test took 1467ms.
[15:39:07.501] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:08.007] <TB2>     INFO: Expecting 2560 events.
[15:39:08.965] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:08.966] <TB2>     INFO: Test took 1465ms.
[15:39:08.968] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:09.474] <TB2>     INFO: Expecting 2560 events.
[15:39:10.434] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:10.434] <TB2>     INFO: Test took 1466ms.
[15:39:10.436] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:10.943] <TB2>     INFO: Expecting 2560 events.
[15:39:11.902] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:11.902] <TB2>     INFO: Test took 1466ms.
[15:39:11.904] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:12.411] <TB2>     INFO: Expecting 2560 events.
[15:39:13.368] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:13.368] <TB2>     INFO: Test took 1464ms.
[15:39:13.371] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:13.876] <TB2>     INFO: Expecting 2560 events.
[15:39:14.836] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:14.836] <TB2>     INFO: Test took 1465ms.
[15:39:14.838] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:15.345] <TB2>     INFO: Expecting 2560 events.
[15:39:16.304] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:16.304] <TB2>     INFO: Test took 1466ms.
[15:39:16.306] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:16.813] <TB2>     INFO: Expecting 2560 events.
[15:39:17.771] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:17.772] <TB2>     INFO: Test took 1466ms.
[15:39:17.774] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:18.280] <TB2>     INFO: Expecting 2560 events.
[15:39:19.239] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:19.239] <TB2>     INFO: Test took 1465ms.
[15:39:19.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:19.747] <TB2>     INFO: Expecting 2560 events.
[15:39:20.707] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:20.707] <TB2>     INFO: Test took 1466ms.
[15:39:20.710] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:21.216] <TB2>     INFO: Expecting 2560 events.
[15:39:22.172] <TB2>     INFO: 2560 events read in total (241ms).
[15:39:22.172] <TB2>     INFO: Test took 1462ms.
[15:39:22.174] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:22.681] <TB2>     INFO: Expecting 2560 events.
[15:39:23.641] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:23.641] <TB2>     INFO: Test took 1467ms.
[15:39:23.643] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:24.149] <TB2>     INFO: Expecting 2560 events.
[15:39:25.107] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:25.108] <TB2>     INFO: Test took 1465ms.
[15:39:25.110] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:25.616] <TB2>     INFO: Expecting 2560 events.
[15:39:26.576] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:26.576] <TB2>     INFO: Test took 1466ms.
[15:39:26.579] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:27.085] <TB2>     INFO: Expecting 2560 events.
[15:39:28.045] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:28.045] <TB2>     INFO: Test took 1466ms.
[15:39:28.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:28.554] <TB2>     INFO: Expecting 2560 events.
[15:39:29.513] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:29.513] <TB2>     INFO: Test took 1466ms.
[15:39:30.538] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:39:30.538] <TB2>     INFO: PH scale (per ROC):    75  68  62  77  75  65  67  78  68  70  75  72  76  71  76  78
[15:39:30.538] <TB2>     INFO: PH offset (per ROC):  191 178 195 177 167 173 176 177 176 178 173 167 176 177 165 163
[15:39:30.713] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:39:30.716] <TB2>     INFO: ######################################################################
[15:39:30.716] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:39:30.716] <TB2>     INFO: ######################################################################
[15:39:30.716] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:39:30.728] <TB2>     INFO: scanning low vcal = 10
[15:39:31.072] <TB2>     INFO: Expecting 41600 events.
[15:39:34.792] <TB2>     INFO: 41600 events read in total (3005ms).
[15:39:34.792] <TB2>     INFO: Test took 4064ms.
[15:39:34.794] <TB2>     INFO: scanning low vcal = 20
[15:39:35.300] <TB2>     INFO: Expecting 41600 events.
[15:39:39.030] <TB2>     INFO: 41600 events read in total (3015ms).
[15:39:39.030] <TB2>     INFO: Test took 4236ms.
[15:39:39.032] <TB2>     INFO: scanning low vcal = 30
[15:39:39.538] <TB2>     INFO: Expecting 41600 events.
[15:39:43.264] <TB2>     INFO: 41600 events read in total (3011ms).
[15:39:43.265] <TB2>     INFO: Test took 4233ms.
[15:39:43.266] <TB2>     INFO: scanning low vcal = 40
[15:39:43.764] <TB2>     INFO: Expecting 41600 events.
[15:39:47.986] <TB2>     INFO: 41600 events read in total (3507ms).
[15:39:47.987] <TB2>     INFO: Test took 4720ms.
[15:39:47.990] <TB2>     INFO: scanning low vcal = 50
[15:39:48.410] <TB2>     INFO: Expecting 41600 events.
[15:39:52.655] <TB2>     INFO: 41600 events read in total (3531ms).
[15:39:52.656] <TB2>     INFO: Test took 4666ms.
[15:39:52.659] <TB2>     INFO: scanning low vcal = 60
[15:39:53.077] <TB2>     INFO: Expecting 41600 events.
[15:39:57.330] <TB2>     INFO: 41600 events read in total (3538ms).
[15:39:57.330] <TB2>     INFO: Test took 4671ms.
[15:39:57.333] <TB2>     INFO: scanning low vcal = 70
[15:39:57.751] <TB2>     INFO: Expecting 41600 events.
[15:40:01.000] <TB2>     INFO: 41600 events read in total (3534ms).
[15:40:01.001] <TB2>     INFO: Test took 4668ms.
[15:40:01.003] <TB2>     INFO: scanning low vcal = 80
[15:40:02.422] <TB2>     INFO: Expecting 41600 events.
[15:40:06.682] <TB2>     INFO: 41600 events read in total (3546ms).
[15:40:06.683] <TB2>     INFO: Test took 4679ms.
[15:40:06.686] <TB2>     INFO: scanning low vcal = 90
[15:40:07.105] <TB2>     INFO: Expecting 41600 events.
[15:40:11.368] <TB2>     INFO: 41600 events read in total (3548ms).
[15:40:11.368] <TB2>     INFO: Test took 4682ms.
[15:40:11.372] <TB2>     INFO: scanning low vcal = 100
[15:40:11.787] <TB2>     INFO: Expecting 41600 events.
[15:40:16.166] <TB2>     INFO: 41600 events read in total (3664ms).
[15:40:16.167] <TB2>     INFO: Test took 4795ms.
[15:40:16.170] <TB2>     INFO: scanning low vcal = 110
[15:40:16.585] <TB2>     INFO: Expecting 41600 events.
[15:40:20.841] <TB2>     INFO: 41600 events read in total (3541ms).
[15:40:20.842] <TB2>     INFO: Test took 4672ms.
[15:40:20.845] <TB2>     INFO: scanning low vcal = 120
[15:40:21.263] <TB2>     INFO: Expecting 41600 events.
[15:40:25.519] <TB2>     INFO: 41600 events read in total (3542ms).
[15:40:25.519] <TB2>     INFO: Test took 4674ms.
[15:40:25.522] <TB2>     INFO: scanning low vcal = 130
[15:40:25.938] <TB2>     INFO: Expecting 41600 events.
[15:40:30.189] <TB2>     INFO: 41600 events read in total (3536ms).
[15:40:30.190] <TB2>     INFO: Test took 4668ms.
[15:40:30.193] <TB2>     INFO: scanning low vcal = 140
[15:40:30.612] <TB2>     INFO: Expecting 41600 events.
[15:40:34.861] <TB2>     INFO: 41600 events read in total (3534ms).
[15:40:34.861] <TB2>     INFO: Test took 4668ms.
[15:40:34.864] <TB2>     INFO: scanning low vcal = 150
[15:40:35.281] <TB2>     INFO: Expecting 41600 events.
[15:40:39.527] <TB2>     INFO: 41600 events read in total (3531ms).
[15:40:39.527] <TB2>     INFO: Test took 4663ms.
[15:40:39.530] <TB2>     INFO: scanning low vcal = 160
[15:40:39.947] <TB2>     INFO: Expecting 41600 events.
[15:40:44.203] <TB2>     INFO: 41600 events read in total (3541ms).
[15:40:44.204] <TB2>     INFO: Test took 4674ms.
[15:40:44.207] <TB2>     INFO: scanning low vcal = 170
[15:40:44.625] <TB2>     INFO: Expecting 41600 events.
[15:40:48.871] <TB2>     INFO: 41600 events read in total (3531ms).
[15:40:48.872] <TB2>     INFO: Test took 4665ms.
[15:40:48.876] <TB2>     INFO: scanning low vcal = 180
[15:40:49.294] <TB2>     INFO: Expecting 41600 events.
[15:40:53.545] <TB2>     INFO: 41600 events read in total (3536ms).
[15:40:53.546] <TB2>     INFO: Test took 4669ms.
[15:40:53.549] <TB2>     INFO: scanning low vcal = 190
[15:40:53.966] <TB2>     INFO: Expecting 41600 events.
[15:40:58.223] <TB2>     INFO: 41600 events read in total (3542ms).
[15:40:58.223] <TB2>     INFO: Test took 4674ms.
[15:40:58.226] <TB2>     INFO: scanning low vcal = 200
[15:40:58.643] <TB2>     INFO: Expecting 41600 events.
[15:41:02.903] <TB2>     INFO: 41600 events read in total (3545ms).
[15:41:02.903] <TB2>     INFO: Test took 4677ms.
[15:41:02.906] <TB2>     INFO: scanning low vcal = 210
[15:41:03.322] <TB2>     INFO: Expecting 41600 events.
[15:41:07.561] <TB2>     INFO: 41600 events read in total (3524ms).
[15:41:07.562] <TB2>     INFO: Test took 4656ms.
[15:41:07.565] <TB2>     INFO: scanning low vcal = 220
[15:41:07.980] <TB2>     INFO: Expecting 41600 events.
[15:41:12.238] <TB2>     INFO: 41600 events read in total (3543ms).
[15:41:12.238] <TB2>     INFO: Test took 4673ms.
[15:41:12.241] <TB2>     INFO: scanning low vcal = 230
[15:41:12.659] <TB2>     INFO: Expecting 41600 events.
[15:41:16.912] <TB2>     INFO: 41600 events read in total (3538ms).
[15:41:16.913] <TB2>     INFO: Test took 4672ms.
[15:41:16.916] <TB2>     INFO: scanning low vcal = 240
[15:41:17.332] <TB2>     INFO: Expecting 41600 events.
[15:41:21.581] <TB2>     INFO: 41600 events read in total (3534ms).
[15:41:21.581] <TB2>     INFO: Test took 4665ms.
[15:41:21.584] <TB2>     INFO: scanning low vcal = 250
[15:41:21.003] <TB2>     INFO: Expecting 41600 events.
[15:41:26.220] <TB2>     INFO: 41600 events read in total (3502ms).
[15:41:26.220] <TB2>     INFO: Test took 4635ms.
[15:41:26.224] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:41:26.645] <TB2>     INFO: Expecting 41600 events.
[15:41:30.865] <TB2>     INFO: 41600 events read in total (3506ms).
[15:41:30.865] <TB2>     INFO: Test took 4640ms.
[15:41:30.869] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:41:31.288] <TB2>     INFO: Expecting 41600 events.
[15:41:35.516] <TB2>     INFO: 41600 events read in total (3513ms).
[15:41:35.517] <TB2>     INFO: Test took 4648ms.
[15:41:35.520] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:41:35.939] <TB2>     INFO: Expecting 41600 events.
[15:41:40.161] <TB2>     INFO: 41600 events read in total (3507ms).
[15:41:40.161] <TB2>     INFO: Test took 4641ms.
[15:41:40.165] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:41:40.584] <TB2>     INFO: Expecting 41600 events.
[15:41:44.800] <TB2>     INFO: 41600 events read in total (3501ms).
[15:41:44.801] <TB2>     INFO: Test took 4636ms.
[15:41:44.804] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:41:45.223] <TB2>     INFO: Expecting 41600 events.
[15:41:49.440] <TB2>     INFO: 41600 events read in total (3502ms).
[15:41:49.440] <TB2>     INFO: Test took 4636ms.
[15:41:49.976] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:41:49.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:41:49.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:41:49.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:41:49.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:41:49.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:41:49.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:41:49.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:41:49.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:41:49.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:41:49.981] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:41:49.982] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:42:27.222] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:42:27.222] <TB2>     INFO: non-linearity mean:  0.949 0.952 0.953 0.954 0.956 0.959 0.961 0.953 0.958 0.958 0.951 0.948 0.961 0.954 0.960 0.950
[15:42:27.222] <TB2>     INFO: non-linearity RMS:   0.009 0.009 0.008 0.007 0.007 0.007 0.006 0.009 0.005 0.007 0.006 0.008 0.005 0.007 0.006 0.006
[15:42:27.222] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:42:27.247] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:42:27.270] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:42:27.293] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:42:27.315] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:42:27.338] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:42:27.361] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:42:27.384] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:42:27.406] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:42:27.429] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:42:27.452] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:42:27.475] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:42:27.497] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:42:27.520] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:42:27.543] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:42:27.566] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-16_FPIXTest-17C-Nebraska-160830-1405-150V_2016-08-30_14h05m_1472583913//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:42:27.589] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[15:42:27.589] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:42:27.597] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:42:27.597] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:42:27.615] <TB2>     INFO: ######################################################################
[15:42:27.615] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:42:27.615] <TB2>     INFO: ######################################################################
[15:42:27.618] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:42:27.629] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:42:27.629] <TB2>     INFO:     run 1 of 1
[15:42:27.629] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:27.973] <TB2>     INFO: Expecting 3120000 events.
[15:43:19.598] <TB2>     INFO: 1318145 events read in total (50910ms).
[15:44:08.002] <TB2>     INFO: 2634515 events read in total (100314ms).
[15:44:27.051] <TB2>     INFO: 3120000 events read in total (118364ms).
[15:44:27.085] <TB2>     INFO: Test took 119457ms.
[15:44:27.152] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:27.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:28.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:30.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:31.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:32.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:34.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:35.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:37.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:38.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:39.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:41.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:42.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:44.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:45.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:46.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:48.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:49.811] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381870080
[15:44:49.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:44:49.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1246, RMS = 1.45046
[15:44:49.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:44:49.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:44:49.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3223, RMS = 1.468
[15:44:49.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8173, RMS = 1.36434
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9454, RMS = 1.61766
[15:44:49.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:44:49.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:44:49.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2526, RMS = 1.28231
[15:44:49.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:44:49.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:44:49.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3943, RMS = 1.40416
[15:44:49.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8416, RMS = 1.56496
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4609, RMS = 1.64473
[15:44:49.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6927, RMS = 1.91693
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1359, RMS = 2.07576
[15:44:49.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4183, RMS = 1.21637
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3425, RMS = 1.46687
[15:44:49.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9081, RMS = 1.62241
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.616, RMS = 1.55666
[15:44:49.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4573, RMS = 1.44252
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1798, RMS = 1.54473
[15:44:49.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6029, RMS = 1.76284
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.401, RMS = 1.94103
[15:44:49.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0565, RMS = 1.62983
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.632, RMS = 1.56016
[15:44:49.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8138, RMS = 1.82777
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5651, RMS = 1.8499
[15:44:49.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2116, RMS = 1.18324
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.973, RMS = 0.902612
[15:44:49.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:44:49.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:44:49.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3908, RMS = 0.977272
[15:44:49.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:44:49.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:44:49.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1728, RMS = 0.91421
[15:44:49.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:44:49.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:44:49.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0956, RMS = 1.59245
[15:44:49.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:44:49.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:44:49.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9616, RMS = 1.45094
[15:44:49.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8652, RMS = 1.2469
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5381, RMS = 0.980201
[15:44:49.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1986, RMS = 1.49814
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5519, RMS = 1.96172
[15:44:49.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:44:49.931] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:44:49.931] <TB2>     INFO: number of dead bumps (per ROC):     4   31    3    2    1   19   48   28   11    0    2    0    0    0    0    0
[15:44:49.931] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:44:50.188] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:44:50.188] <TB2>     INFO: enter test to run
[15:44:50.188] <TB2>     INFO:   test:  no parameter change
[15:44:50.188] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[15:44:50.189] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:44:50.189] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[15:44:50.189] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:44:50.923] <TB2>    QUIET: Connection to board 141 closed.
[15:44:50.925] <TB2>     INFO: pXar: this is the end, my friend
[15:44:50.925] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
