============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Sun May 31 13:40:31 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-8007 ERROR: syntax error near 'input' in source/rtl/uart_top.v(27)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in source/rtl/uart_top.v(27)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 432 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14046/477 useful/useless nets, 7631/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 155 distributor mux.
SYN-1016 : Merged 1420 instances.
SYN-1015 : Optimize round 1, 1970 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11913/230 useful/useless nets, 6304/240 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2144 better
SYN-1014 : Optimize round 3
SYN-1032 : 8078/1336 useful/useless nets, 4410/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.927074s wall, 2.796875s user + 0.031250s system = 2.828125s CPU (96.6%)

RUN-1004 : used memory is 468 MB, reserved memory is 416 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3979
  #and                   46
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3795   |184    |290    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.087703s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (102.0%)

RUN-1004 : used memory is 509 MB, reserved memory is 458 MB, peak memory is 521 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8123/10 useful/useless nets, 4459/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16103/26 useful/useless nets, 12449/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16329/4 useful/useless nets, 12675/4 useful/useless insts
SYN-1032 : 16093/6 useful/useless nets, 12441/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3782 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.28 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4098 instances into 3790 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11904
  #lut4                2351
  #lut5                1439
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11904   out of  19600   60.73%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11904 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.453421s wall, 8.046875s user + 0.281250s system = 8.328125s CPU (98.5%)

RUN-1004 : used memory is 564 MB, reserved memory is 511 MB, peak memory is 591 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.499040s wall, 2.421875s user + 0.078125s system = 2.500000s CPU (100.0%)

RUN-1004 : used memory is 669 MB, reserved memory is 621 MB, peak memory is 669 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7201 instances
RUN-1001 : 3790 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10852 nets
RUN-1001 : 5705 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 122 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7199 instances, 3790 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.09568e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7199.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.72e+06, overlap = 141.531
PHY-3002 : Step(2): len = 1.18587e+06, overlap = 300.25
PHY-3002 : Step(3): len = 806640, overlap = 490.75
PHY-3002 : Step(4): len = 651206, overlap = 610.313
PHY-3002 : Step(5): len = 501184, overlap = 699.969
PHY-3002 : Step(6): len = 404040, overlap = 771.563
PHY-3002 : Step(7): len = 344906, overlap = 853.688
PHY-3002 : Step(8): len = 306382, overlap = 946.5
PHY-3002 : Step(9): len = 276793, overlap = 1007.38
PHY-3002 : Step(10): len = 243223, overlap = 1074.69
PHY-3002 : Step(11): len = 234230, overlap = 1124.25
PHY-3002 : Step(12): len = 221963, overlap = 1206.47
PHY-3002 : Step(13): len = 212618, overlap = 1258.25
PHY-3002 : Step(14): len = 192846, overlap = 1315
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36839e-06
PHY-3002 : Step(15): len = 254303, overlap = 1064.53
PHY-3002 : Step(16): len = 265209, overlap = 1049.78
PHY-3002 : Step(17): len = 222509, overlap = 1020.59
PHY-3002 : Step(18): len = 236725, overlap = 918.063
PHY-3002 : Step(19): len = 248885, overlap = 847.938
PHY-3002 : Step(20): len = 213377, overlap = 810.094
PHY-3002 : Step(21): len = 226985, overlap = 679.438
PHY-3002 : Step(22): len = 234899, overlap = 645.094
PHY-3002 : Step(23): len = 227270, overlap = 578.906
PHY-3002 : Step(24): len = 232750, overlap = 554.313
PHY-3002 : Step(25): len = 240748, overlap = 485.406
PHY-3002 : Step(26): len = 245708, overlap = 451.563
PHY-3002 : Step(27): len = 242665, overlap = 387.281
PHY-3002 : Step(28): len = 240068, overlap = 349.906
PHY-3002 : Step(29): len = 236821, overlap = 348.25
PHY-3002 : Step(30): len = 237338, overlap = 350.625
PHY-3002 : Step(31): len = 236085, overlap = 362.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73678e-06
PHY-3002 : Step(32): len = 228361, overlap = 356.344
PHY-3002 : Step(33): len = 229312, overlap = 351.563
PHY-3002 : Step(34): len = 229312, overlap = 351.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.47355e-06
PHY-3002 : Step(35): len = 248675, overlap = 301.156
PHY-3002 : Step(36): len = 248675, overlap = 301.156
PHY-3002 : Step(37): len = 239290, overlap = 298.719
PHY-3002 : Step(38): len = 248318, overlap = 268.125
PHY-3002 : Step(39): len = 255985, overlap = 254.594
PHY-3002 : Step(40): len = 253871, overlap = 203.281
PHY-3002 : Step(41): len = 256311, overlap = 176.938
PHY-3002 : Step(42): len = 255557, overlap = 187
PHY-3002 : Step(43): len = 254653, overlap = 197.219
PHY-3002 : Step(44): len = 254175, overlap = 204.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.09471e-05
PHY-3002 : Step(45): len = 260906, overlap = 180.281
PHY-3002 : Step(46): len = 262856, overlap = 173.938
PHY-3002 : Step(47): len = 269060, overlap = 145.594
PHY-3002 : Step(48): len = 268897, overlap = 130.5
PHY-3002 : Step(49): len = 260134, overlap = 155.063
PHY-3002 : Step(50): len = 259391, overlap = 165.719
PHY-3002 : Step(51): len = 256179, overlap = 175.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18942e-05
PHY-3002 : Step(52): len = 269393, overlap = 145.625
PHY-3002 : Step(53): len = 271603, overlap = 139.656
PHY-3002 : Step(54): len = 281949, overlap = 90.5313
PHY-3002 : Step(55): len = 286364, overlap = 88.875
PHY-3002 : Step(56): len = 284333, overlap = 88.9063
PHY-3002 : Step(57): len = 285875, overlap = 82.125
PHY-3002 : Step(58): len = 279734, overlap = 75.3125
PHY-3002 : Step(59): len = 278615, overlap = 71.7813
PHY-3002 : Step(60): len = 279582, overlap = 70
PHY-3002 : Step(61): len = 280770, overlap = 69.2188
PHY-3002 : Step(62): len = 281467, overlap = 66.1563
PHY-3002 : Step(63): len = 282636, overlap = 60.8125
PHY-3002 : Step(64): len = 281723, overlap = 64.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.37884e-05
PHY-3002 : Step(65): len = 282843, overlap = 57.3125
PHY-3002 : Step(66): len = 284613, overlap = 54.9688
PHY-3002 : Step(67): len = 286710, overlap = 50.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.73169e-05
PHY-3002 : Step(68): len = 289219, overlap = 46.125
PHY-3002 : Step(69): len = 291352, overlap = 44.5938
PHY-3002 : Step(70): len = 298943, overlap = 31.4688
PHY-3002 : Step(71): len = 301294, overlap = 30.4688
PHY-3002 : Step(72): len = 302382, overlap = 38.25
PHY-3002 : Step(73): len = 304241, overlap = 36.4063
PHY-3002 : Step(74): len = 302503, overlap = 36.7188
PHY-3002 : Step(75): len = 299690, overlap = 38.5625
PHY-3002 : Step(76): len = 298848, overlap = 37.9688
PHY-3002 : Step(77): len = 298141, overlap = 38.5313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000174634
PHY-3002 : Step(78): len = 302378, overlap = 31.0625
PHY-3002 : Step(79): len = 304823, overlap = 28.7188
PHY-3002 : Step(80): len = 307721, overlap = 30.2813
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000349268
PHY-3002 : Step(81): len = 309545, overlap = 25.8438
PHY-3002 : Step(82): len = 310486, overlap = 27
PHY-3002 : Step(83): len = 315312, overlap = 19.5
PHY-3002 : Step(84): len = 316993, overlap = 22.8125
PHY-3002 : Step(85): len = 319179, overlap = 19.7188
PHY-3002 : Step(86): len = 319577, overlap = 20.0313
PHY-3002 : Step(87): len = 318817, overlap = 21.3125
PHY-3002 : Step(88): len = 318012, overlap = 21.7188
PHY-3002 : Step(89): len = 316826, overlap = 22.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 565600, over cnt = 1451(4%), over = 2379, worst = 7
PHY-1002 : len = 585200, over cnt = 892(2%), over = 1282, worst = 6
PHY-1002 : len = 591040, over cnt = 459(1%), over = 647, worst = 5
PHY-1002 : len = 590072, over cnt = 247(0%), over = 341, worst = 4
PHY-1002 : len = 590648, over cnt = 75(0%), over = 102, worst = 4
PHY-1001 : End global iterations;  0.121877s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (294.9%)

PHY-3001 : End congestion estimation;  0.292016s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (181.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.11715e-06
PHY-3002 : Step(90): len = 298579, overlap = 98.9688
PHY-3002 : Step(91): len = 298658, overlap = 104.063
PHY-3002 : Step(92): len = 289509, overlap = 122.813
PHY-3002 : Step(93): len = 290135, overlap = 140.219
PHY-3002 : Step(94): len = 286982, overlap = 153.781
PHY-3002 : Step(95): len = 275826, overlap = 172.438
PHY-3002 : Step(96): len = 267752, overlap = 170.938
PHY-3002 : Step(97): len = 268415, overlap = 172.344
PHY-3002 : Step(98): len = 266461, overlap = 174
PHY-3002 : Step(99): len = 264415, overlap = 182.281
PHY-3002 : Step(100): len = 261367, overlap = 179.094
PHY-3002 : Step(101): len = 256288, overlap = 195.625
PHY-3002 : Step(102): len = 255346, overlap = 187.375
PHY-3002 : Step(103): len = 252036, overlap = 181
PHY-3002 : Step(104): len = 247256, overlap = 179.406
PHY-3002 : Step(105): len = 243758, overlap = 187.938
PHY-3002 : Step(106): len = 243910, overlap = 188.219
PHY-3002 : Step(107): len = 241986, overlap = 194.938
PHY-3002 : Step(108): len = 242314, overlap = 170.188
PHY-3002 : Step(109): len = 240459, overlap = 172.344
PHY-3002 : Step(110): len = 240948, overlap = 172.063
PHY-3002 : Step(111): len = 241701, overlap = 182.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82343e-05
PHY-3002 : Step(112): len = 245161, overlap = 160.969
PHY-3002 : Step(113): len = 245161, overlap = 160.969
PHY-3002 : Step(114): len = 243867, overlap = 169.563
PHY-3002 : Step(115): len = 244319, overlap = 169.219
PHY-3002 : Step(116): len = 252043, overlap = 156.188
PHY-3002 : Step(117): len = 254792, overlap = 151.031
PHY-3002 : Step(118): len = 256365, overlap = 133.875
PHY-3002 : Step(119): len = 255845, overlap = 126.469
PHY-3002 : Step(120): len = 257332, overlap = 132.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.64686e-05
PHY-3002 : Step(121): len = 259290, overlap = 129.875
PHY-3002 : Step(122): len = 261189, overlap = 123.813
PHY-3002 : Step(123): len = 264315, overlap = 124.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.97129e-05
PHY-3002 : Step(124): len = 267083, overlap = 120.281
PHY-3002 : Step(125): len = 271551, overlap = 114.375
PHY-3002 : Step(126): len = 281504, overlap = 95.5625
PHY-3002 : Step(127): len = 285677, overlap = 81.9375
PHY-3002 : Step(128): len = 284732, overlap = 81.9375
PHY-3002 : Step(129): len = 284534, overlap = 85.0313
PHY-3002 : Step(130): len = 282163, overlap = 94.2188
PHY-3002 : Step(131): len = 280725, overlap = 97.9375
PHY-3002 : Step(132): len = 279459, overlap = 107.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000139426
PHY-3002 : Step(133): len = 282109, overlap = 105.375
PHY-3002 : Step(134): len = 284384, overlap = 105.781
PHY-3002 : Step(135): len = 287308, overlap = 100.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261227
PHY-3002 : Step(136): len = 288064, overlap = 96.1875
PHY-3002 : Step(137): len = 288961, overlap = 92.125
PHY-3002 : Step(138): len = 296998, overlap = 104.031
PHY-3002 : Step(139): len = 303759, overlap = 102.688
PHY-3002 : Step(140): len = 305502, overlap = 98.1875
PHY-3002 : Step(141): len = 306290, overlap = 87.5625
PHY-3002 : Step(142): len = 306312, overlap = 89.4688
PHY-3002 : Step(143): len = 304204, overlap = 87.9375
PHY-3002 : Step(144): len = 302967, overlap = 95.1563
PHY-3002 : Step(145): len = 301038, overlap = 94.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 542568, over cnt = 1487(4%), over = 2488, worst = 5
PHY-1002 : len = 564736, over cnt = 780(2%), over = 1139, worst = 4
PHY-1002 : len = 571960, over cnt = 431(1%), over = 625, worst = 4
PHY-1002 : len = 575384, over cnt = 230(0%), over = 328, worst = 3
PHY-1002 : len = 571352, over cnt = 101(0%), over = 142, worst = 3
PHY-1001 : End global iterations;  0.128603s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (243.0%)

PHY-3001 : End congestion estimation;  0.306796s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (152.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.35751e-05
PHY-3002 : Step(146): len = 307017, overlap = 235.969
PHY-3002 : Step(147): len = 309598, overlap = 204.469
PHY-3002 : Step(148): len = 306088, overlap = 192.688
PHY-3002 : Step(149): len = 299867, overlap = 217.25
PHY-3002 : Step(150): len = 294838, overlap = 231.344
PHY-3002 : Step(151): len = 285436, overlap = 258
PHY-3002 : Step(152): len = 282214, overlap = 251.656
PHY-3002 : Step(153): len = 280308, overlap = 262.531
PHY-3002 : Step(154): len = 279581, overlap = 262.719
PHY-3002 : Step(155): len = 280322, overlap = 255.906
PHY-3002 : Step(156): len = 278361, overlap = 264.469
PHY-3002 : Step(157): len = 274261, overlap = 265.875
PHY-3002 : Step(158): len = 270952, overlap = 277.281
PHY-3002 : Step(159): len = 266940, overlap = 292.5
PHY-3002 : Step(160): len = 264245, overlap = 281.281
PHY-3002 : Step(161): len = 263205, overlap = 278.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.71502e-05
PHY-3002 : Step(162): len = 270869, overlap = 287.188
PHY-3002 : Step(163): len = 276326, overlap = 258.281
PHY-3002 : Step(164): len = 277690, overlap = 254.688
PHY-3002 : Step(165): len = 281752, overlap = 241
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001343
PHY-3002 : Step(166): len = 286571, overlap = 216.813
PHY-3002 : Step(167): len = 289911, overlap = 195.031
PHY-3002 : Step(168): len = 300294, overlap = 175.969
PHY-3002 : Step(169): len = 306870, overlap = 167.188
PHY-3002 : Step(170): len = 309327, overlap = 159.438
PHY-3002 : Step(171): len = 308781, overlap = 153.5
PHY-3002 : Step(172): len = 306083, overlap = 154.438
PHY-3002 : Step(173): len = 303795, overlap = 147.094
PHY-3002 : Step(174): len = 302613, overlap = 151.375
PHY-3002 : Step(175): len = 301386, overlap = 148.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000253833
PHY-3002 : Step(176): len = 306675, overlap = 144.219
PHY-3002 : Step(177): len = 313342, overlap = 134.719
PHY-3002 : Step(178): len = 316580, overlap = 129.063
PHY-3002 : Step(179): len = 318364, overlap = 129.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000507666
PHY-3002 : Step(180): len = 320854, overlap = 128.313
PHY-3002 : Step(181): len = 326116, overlap = 122.25
PHY-3002 : Step(182): len = 337416, overlap = 121.25
PHY-3002 : Step(183): len = 343082, overlap = 108.156
PHY-3002 : Step(184): len = 343103, overlap = 104.438
PHY-3002 : Step(185): len = 341668, overlap = 102.875
PHY-3002 : Step(186): len = 340788, overlap = 102.531
PHY-3002 : Step(187): len = 341588, overlap = 101.438
PHY-3002 : Step(188): len = 343284, overlap = 101.75
PHY-3002 : Step(189): len = 344549, overlap = 99.7188
PHY-3002 : Step(190): len = 345621, overlap = 99.7813
PHY-3002 : Step(191): len = 345548, overlap = 101.656
PHY-3002 : Step(192): len = 344757, overlap = 99.0625
PHY-3002 : Step(193): len = 344291, overlap = 94.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00095927
PHY-3002 : Step(194): len = 346805, overlap = 89.2813
PHY-3002 : Step(195): len = 350202, overlap = 86.4375
PHY-3002 : Step(196): len = 351950, overlap = 86.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00183677
PHY-3002 : Step(197): len = 352916, overlap = 85.625
PHY-3002 : Step(198): len = 356457, overlap = 82.5625
PHY-3002 : Step(199): len = 362089, overlap = 83.7188
PHY-3002 : Step(200): len = 364272, overlap = 82.6563
PHY-3002 : Step(201): len = 365215, overlap = 81.4375
PHY-3002 : Step(202): len = 365633, overlap = 81.2813
PHY-3002 : Step(203): len = 365912, overlap = 77.5313
PHY-3002 : Step(204): len = 366546, overlap = 68.9688
PHY-3002 : Step(205): len = 367301, overlap = 70.0938
PHY-3002 : Step(206): len = 368168, overlap = 69.4688
PHY-3002 : Step(207): len = 368928, overlap = 71.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00354486
PHY-3002 : Step(208): len = 369760, overlap = 72.1563
PHY-3002 : Step(209): len = 370962, overlap = 69.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 390.25 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 625320, over cnt = 1097(3%), over = 1500, worst = 5
PHY-1002 : len = 631744, over cnt = 736(2%), over = 966, worst = 4
PHY-1002 : len = 634384, over cnt = 402(1%), over = 516, worst = 4
PHY-1002 : len = 633976, over cnt = 203(0%), over = 258, worst = 4
PHY-1002 : len = 631016, over cnt = 89(0%), over = 116, worst = 3
PHY-1001 : End global iterations;  0.146648s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (245.1%)

PHY-1001 : End incremental global routing;  0.334779s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (154.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36479, tnet num: 10850, tinst num: 7199, tnode num: 37072, tedge num: 65074.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.698418s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.519742s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (110.0%)

OPT-1001 : End physical optimization;  1.629023s wall, 1.750000s user + 0.093750s system = 1.843750s CPU (113.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3790 LUT to BLE ...
SYN-4008 : Packed 3790 LUT and 87 SEQ to BLE.
SYN-4003 : Packing 94 remaining SEQ's ...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 3671 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7067 primitive instances ...
PHY-3001 : End packing;  0.408749s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (95.6%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5621 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5190 instances, 5143 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 371893, Over = 129.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 630632, over cnt = 1055(2%), over = 1431, worst = 4
PHY-1002 : len = 637312, over cnt = 646(1%), over = 838, worst = 4
PHY-1002 : len = 639456, over cnt = 363(1%), over = 464, worst = 3
PHY-1002 : len = 637920, over cnt = 163(0%), over = 208, worst = 3
PHY-1002 : len = 635496, over cnt = 96(0%), over = 123, worst = 3
PHY-1001 : End global iterations;  0.138538s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (259.4%)

PHY-3001 : End congestion estimation;  0.339226s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (170.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.43811e-05
PHY-3002 : Step(210): len = 332890, overlap = 164.5
PHY-3002 : Step(211): len = 319864, overlap = 191.25
PHY-3002 : Step(212): len = 318545, overlap = 196.25
PHY-3002 : Step(213): len = 324099, overlap = 184.25
PHY-3002 : Step(214): len = 325125, overlap = 179
PHY-3002 : Step(215): len = 325245, overlap = 178
PHY-3002 : Step(216): len = 325031, overlap = 183.25
PHY-3002 : Step(217): len = 321916, overlap = 175.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108762
PHY-3002 : Step(218): len = 335042, overlap = 156.25
PHY-3002 : Step(219): len = 340313, overlap = 148.75
PHY-3002 : Step(220): len = 343807, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217524
PHY-3002 : Step(221): len = 352962, overlap = 133.25
PHY-3002 : Step(222): len = 354982, overlap = 128
PHY-3002 : Step(223): len = 360151, overlap = 121.25
PHY-3002 : Step(224): len = 362395, overlap = 120
PHY-3002 : Step(225): len = 364525, overlap = 117.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.827558s wall, 0.812500s user + 0.421875s system = 1.234375s CPU (149.2%)

PHY-3001 : Trial Legalized: Len = 407043
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 696240, over cnt = 672(1%), over = 829, worst = 4
PHY-1002 : len = 700616, over cnt = 343(0%), over = 413, worst = 3
PHY-1002 : len = 701480, over cnt = 175(0%), over = 213, worst = 3
PHY-1002 : len = 701856, over cnt = 83(0%), over = 99, worst = 3
PHY-1002 : len = 701552, over cnt = 20(0%), over = 23, worst = 2
PHY-1001 : End global iterations;  0.154398s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (121.4%)

PHY-3001 : End congestion estimation;  0.368997s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (114.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.21527e-05
PHY-3002 : Step(226): len = 367266, overlap = 46.75
PHY-3002 : Step(227): len = 359407, overlap = 70.75
PHY-3002 : Step(228): len = 360429, overlap = 68
PHY-3002 : Step(229): len = 361000, overlap = 68
PHY-3002 : Step(230): len = 361138, overlap = 69.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019543s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (159.9%)

PHY-3001 : Legalized: Len = 376911, Over = 0
PHY-3001 : End spreading;  0.014862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-3001 : Final: Len = 376911, Over = 0
RUN-1003 : finish command "place" in  17.320684s wall, 45.843750s user + 6.078125s system = 51.921875s CPU (299.8%)

RUN-1004 : used memory is 729 MB, reserved memory is 694 MB, peak memory is 775 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5621 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 658224, over cnt = 845(2%), over = 1024, worst = 4
PHY-1002 : len = 662888, over cnt = 498(1%), over = 584, worst = 3
PHY-1002 : len = 664552, over cnt = 236(0%), over = 280, worst = 3
PHY-1002 : len = 664440, over cnt = 91(0%), over = 107, worst = 2
PHY-1002 : len = 664240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135978s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (183.9%)

PHY-1001 : End global routing;  0.691587s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.149725s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 913944, over cnt = 364(0%), over = 365, worst = 2
PHY-1001 : End Routed; 5.859675s wall, 16.968750s user + 1.015625s system = 17.984375s CPU (306.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 909976, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 1; 0.120644s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 909536, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.112872s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 909704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 909704
PHY-1001 : End DR Iter 3; 0.072951s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.513720s wall, 24.140625s user + 1.343750s system = 25.484375s CPU (188.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.070794s wall, 25.625000s user + 1.437500s system = 27.062500s CPU (179.6%)

RUN-1004 : used memory is 860 MB, reserved memory is 823 MB, peak memory is 1281 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10152   out of  19600   51.80%
#reg                    181   out of  19600    0.92%
#le                   10199
  #lut only           10018   out of  10199   98.23%
  #reg only              47   out of  10199    0.46%
  #lut&reg              134   out of  10199    1.31%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.841456s wall, 2.781250s user + 0.109375s system = 2.890625s CPU (101.7%)

RUN-1004 : used memory is 833 MB, reserved memory is 796 MB, peak memory is 1281 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10767, pip num: 80897
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3030 valid insts, and 294122 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  11.252474s wall, 78.906250s user + 0.203125s system = 79.109375s CPU (703.0%)

RUN-1004 : used memory is 966 MB, reserved memory is 936 MB, peak memory is 1281 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.473304s wall, 1.406250s user + 0.125000s system = 1.531250s CPU (103.9%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1006 MB, peak memory is 1281 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.778184s wall, 1.265625s user + 0.734375s system = 2.000000s CPU (25.7%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1037 MB, peak memory is 1281 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.999258s wall, 2.953125s user + 0.953125s system = 3.906250s CPU (39.1%)

RUN-1004 : used memory is 1017 MB, reserved memory is 985 MB, peak memory is 1281 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near ';' in source/rtl/Display.v(32)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 432 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14046/477 useful/useless nets, 7631/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 155 distributor mux.
SYN-1016 : Merged 1420 instances.
SYN-1015 : Optimize round 1, 1970 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11913/230 useful/useless nets, 6304/240 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2144 better
SYN-1014 : Optimize round 3
SYN-1032 : 8078/1336 useful/useless nets, 4410/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.981786s wall, 3.609375s user + 0.125000s system = 3.734375s CPU (125.2%)

RUN-1004 : used memory is 715 MB, reserved memory is 678 MB, peak memory is 1281 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3979
  #and                   46
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3795   |184    |290    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.170117s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (104.2%)

RUN-1004 : used memory is 728 MB, reserved memory is 700 MB, peak memory is 1281 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8123/10 useful/useless nets, 4459/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16103/26 useful/useless nets, 12449/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16329/4 useful/useless nets, 12675/4 useful/useless insts
SYN-1032 : 16093/6 useful/useless nets, 12441/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3782 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.30 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4098 instances into 3790 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11904
  #lut4                2351
  #lut5                1439
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11904   out of  19600   60.73%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11904 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.792411s wall, 9.703125s user + 0.625000s system = 10.328125s CPU (117.5%)

RUN-1004 : used memory is 774 MB, reserved memory is 740 MB, peak memory is 1281 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.622742s wall, 2.828125s user + 0.187500s system = 3.015625s CPU (115.0%)

RUN-1004 : used memory is 840 MB, reserved memory is 805 MB, peak memory is 1281 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7201 instances
RUN-1001 : 3790 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10852 nets
RUN-1001 : 5705 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 122 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7199 instances, 3790 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.09568e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7199.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 1.72e+06, overlap = 141.531
PHY-3002 : Step(232): len = 1.18587e+06, overlap = 300.25
PHY-3002 : Step(233): len = 806640, overlap = 490.75
PHY-3002 : Step(234): len = 651206, overlap = 610.313
PHY-3002 : Step(235): len = 501184, overlap = 699.969
PHY-3002 : Step(236): len = 404040, overlap = 771.563
PHY-3002 : Step(237): len = 344906, overlap = 853.688
PHY-3002 : Step(238): len = 306382, overlap = 946.5
PHY-3002 : Step(239): len = 276793, overlap = 1007.38
PHY-3002 : Step(240): len = 243223, overlap = 1074.69
PHY-3002 : Step(241): len = 234230, overlap = 1124.25
PHY-3002 : Step(242): len = 221963, overlap = 1206.47
PHY-3002 : Step(243): len = 212618, overlap = 1258.25
PHY-3002 : Step(244): len = 192846, overlap = 1315
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36839e-06
PHY-3002 : Step(245): len = 254303, overlap = 1064.53
PHY-3002 : Step(246): len = 265209, overlap = 1049.78
PHY-3002 : Step(247): len = 222509, overlap = 1020.59
PHY-3002 : Step(248): len = 236725, overlap = 918.063
PHY-3002 : Step(249): len = 248885, overlap = 847.938
PHY-3002 : Step(250): len = 213377, overlap = 810.094
PHY-3002 : Step(251): len = 226985, overlap = 679.438
PHY-3002 : Step(252): len = 234899, overlap = 645.094
PHY-3002 : Step(253): len = 227270, overlap = 578.906
PHY-3002 : Step(254): len = 232750, overlap = 554.313
PHY-3002 : Step(255): len = 240748, overlap = 485.406
PHY-3002 : Step(256): len = 245708, overlap = 451.563
PHY-3002 : Step(257): len = 242665, overlap = 387.281
PHY-3002 : Step(258): len = 240068, overlap = 349.906
PHY-3002 : Step(259): len = 236821, overlap = 348.25
PHY-3002 : Step(260): len = 237338, overlap = 350.625
PHY-3002 : Step(261): len = 236085, overlap = 362.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73678e-06
PHY-3002 : Step(262): len = 228361, overlap = 356.344
PHY-3002 : Step(263): len = 229312, overlap = 351.563
PHY-3002 : Step(264): len = 229312, overlap = 351.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.47355e-06
PHY-3002 : Step(265): len = 248675, overlap = 301.156
PHY-3002 : Step(266): len = 248675, overlap = 301.156
PHY-3002 : Step(267): len = 239290, overlap = 298.719
PHY-3002 : Step(268): len = 248318, overlap = 268.125
PHY-3002 : Step(269): len = 255985, overlap = 254.594
PHY-3002 : Step(270): len = 253871, overlap = 203.281
PHY-3002 : Step(271): len = 256311, overlap = 176.938
PHY-3002 : Step(272): len = 255557, overlap = 187
PHY-3002 : Step(273): len = 254653, overlap = 197.219
PHY-3002 : Step(274): len = 254175, overlap = 204.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.09471e-05
PHY-3002 : Step(275): len = 260906, overlap = 180.281
PHY-3002 : Step(276): len = 262856, overlap = 173.938
PHY-3002 : Step(277): len = 269060, overlap = 145.594
PHY-3002 : Step(278): len = 268897, overlap = 130.5
PHY-3002 : Step(279): len = 260134, overlap = 155.063
PHY-3002 : Step(280): len = 259391, overlap = 165.719
PHY-3002 : Step(281): len = 256179, overlap = 175.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18942e-05
PHY-3002 : Step(282): len = 269393, overlap = 145.625
PHY-3002 : Step(283): len = 271603, overlap = 139.656
PHY-3002 : Step(284): len = 281949, overlap = 90.5313
PHY-3002 : Step(285): len = 286364, overlap = 88.875
PHY-3002 : Step(286): len = 284333, overlap = 88.9063
PHY-3002 : Step(287): len = 285875, overlap = 82.125
PHY-3002 : Step(288): len = 279734, overlap = 75.3125
PHY-3002 : Step(289): len = 278615, overlap = 71.7813
PHY-3002 : Step(290): len = 279582, overlap = 70
PHY-3002 : Step(291): len = 280770, overlap = 69.2188
PHY-3002 : Step(292): len = 281467, overlap = 66.1563
PHY-3002 : Step(293): len = 282636, overlap = 60.8125
PHY-3002 : Step(294): len = 281723, overlap = 64.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.37884e-05
PHY-3002 : Step(295): len = 282843, overlap = 57.3125
PHY-3002 : Step(296): len = 284613, overlap = 54.9688
PHY-3002 : Step(297): len = 286710, overlap = 50.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.73169e-05
PHY-3002 : Step(298): len = 289219, overlap = 46.125
PHY-3002 : Step(299): len = 291352, overlap = 44.5938
PHY-3002 : Step(300): len = 298943, overlap = 31.4688
PHY-3002 : Step(301): len = 301294, overlap = 30.4688
PHY-3002 : Step(302): len = 302382, overlap = 38.25
PHY-3002 : Step(303): len = 304241, overlap = 36.4063
PHY-3002 : Step(304): len = 302503, overlap = 36.7188
PHY-3002 : Step(305): len = 299690, overlap = 38.5625
PHY-3002 : Step(306): len = 298848, overlap = 37.9688
PHY-3002 : Step(307): len = 298141, overlap = 38.5313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000174634
PHY-3002 : Step(308): len = 302378, overlap = 31.0625
PHY-3002 : Step(309): len = 304823, overlap = 28.7188
PHY-3002 : Step(310): len = 307721, overlap = 30.2813
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000349268
PHY-3002 : Step(311): len = 309545, overlap = 25.8438
PHY-3002 : Step(312): len = 310486, overlap = 27
PHY-3002 : Step(313): len = 315312, overlap = 19.5
PHY-3002 : Step(314): len = 316993, overlap = 22.8125
PHY-3002 : Step(315): len = 319179, overlap = 19.7188
PHY-3002 : Step(316): len = 319577, overlap = 20.0313
PHY-3002 : Step(317): len = 318817, overlap = 21.3125
PHY-3002 : Step(318): len = 318012, overlap = 21.7188
PHY-3002 : Step(319): len = 316826, overlap = 22.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004668s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (669.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 565600, over cnt = 1451(4%), over = 2379, worst = 7
PHY-1002 : len = 585200, over cnt = 892(2%), over = 1282, worst = 6
PHY-1002 : len = 591040, over cnt = 459(1%), over = 647, worst = 5
PHY-1002 : len = 590072, over cnt = 247(0%), over = 341, worst = 4
PHY-1002 : len = 590648, over cnt = 75(0%), over = 102, worst = 4
PHY-1001 : End global iterations;  0.131124s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (202.6%)

PHY-3001 : End congestion estimation;  0.312941s wall, 0.390625s user + 0.078125s system = 0.468750s CPU (149.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.11715e-06
PHY-3002 : Step(320): len = 298579, overlap = 98.9688
PHY-3002 : Step(321): len = 298658, overlap = 104.063
PHY-3002 : Step(322): len = 289509, overlap = 122.813
PHY-3002 : Step(323): len = 290135, overlap = 140.219
PHY-3002 : Step(324): len = 286982, overlap = 153.781
PHY-3002 : Step(325): len = 275826, overlap = 172.438
PHY-3002 : Step(326): len = 267752, overlap = 170.938
PHY-3002 : Step(327): len = 268415, overlap = 172.344
PHY-3002 : Step(328): len = 266461, overlap = 174
PHY-3002 : Step(329): len = 264415, overlap = 182.281
PHY-3002 : Step(330): len = 261367, overlap = 179.094
PHY-3002 : Step(331): len = 256288, overlap = 195.625
PHY-3002 : Step(332): len = 255346, overlap = 187.375
PHY-3002 : Step(333): len = 252036, overlap = 181
PHY-3002 : Step(334): len = 247256, overlap = 179.406
PHY-3002 : Step(335): len = 243758, overlap = 187.938
PHY-3002 : Step(336): len = 243910, overlap = 188.219
PHY-3002 : Step(337): len = 241986, overlap = 194.938
PHY-3002 : Step(338): len = 242314, overlap = 170.188
PHY-3002 : Step(339): len = 240459, overlap = 172.344
PHY-3002 : Step(340): len = 240948, overlap = 172.063
PHY-3002 : Step(341): len = 241701, overlap = 182.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82343e-05
PHY-3002 : Step(342): len = 245161, overlap = 160.969
PHY-3002 : Step(343): len = 245161, overlap = 160.969
PHY-3002 : Step(344): len = 243867, overlap = 169.563
PHY-3002 : Step(345): len = 244319, overlap = 169.219
PHY-3002 : Step(346): len = 252043, overlap = 156.188
PHY-3002 : Step(347): len = 254792, overlap = 151.031
PHY-3002 : Step(348): len = 256365, overlap = 133.875
PHY-3002 : Step(349): len = 255845, overlap = 126.469
PHY-3002 : Step(350): len = 257332, overlap = 132.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.64686e-05
PHY-3002 : Step(351): len = 259290, overlap = 129.875
PHY-3002 : Step(352): len = 261189, overlap = 123.813
PHY-3002 : Step(353): len = 264315, overlap = 124.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.97129e-05
PHY-3002 : Step(354): len = 267083, overlap = 120.281
PHY-3002 : Step(355): len = 271551, overlap = 114.375
PHY-3002 : Step(356): len = 281504, overlap = 95.5625
PHY-3002 : Step(357): len = 285677, overlap = 81.9375
PHY-3002 : Step(358): len = 284732, overlap = 81.9375
PHY-3002 : Step(359): len = 284534, overlap = 85.0313
PHY-3002 : Step(360): len = 282163, overlap = 94.2188
PHY-3002 : Step(361): len = 280725, overlap = 97.9375
PHY-3002 : Step(362): len = 279459, overlap = 107.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000139426
PHY-3002 : Step(363): len = 282109, overlap = 105.375
PHY-3002 : Step(364): len = 284384, overlap = 105.781
PHY-3002 : Step(365): len = 287308, overlap = 100.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261227
PHY-3002 : Step(366): len = 288064, overlap = 96.1875
PHY-3002 : Step(367): len = 288961, overlap = 92.125
PHY-3002 : Step(368): len = 296998, overlap = 104.031
PHY-3002 : Step(369): len = 303759, overlap = 102.688
PHY-3002 : Step(370): len = 305502, overlap = 98.1875
PHY-3002 : Step(371): len = 306290, overlap = 87.5625
PHY-3002 : Step(372): len = 306312, overlap = 89.4688
PHY-3002 : Step(373): len = 304204, overlap = 87.9375
PHY-3002 : Step(374): len = 302967, overlap = 95.1563
PHY-3002 : Step(375): len = 301038, overlap = 94.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 542568, over cnt = 1487(4%), over = 2488, worst = 5
PHY-1002 : len = 564736, over cnt = 780(2%), over = 1139, worst = 4
PHY-1002 : len = 571960, over cnt = 431(1%), over = 625, worst = 4
PHY-1002 : len = 575384, over cnt = 230(0%), over = 328, worst = 3
PHY-1002 : len = 571352, over cnt = 101(0%), over = 142, worst = 3
PHY-1001 : End global iterations;  0.127633s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (183.6%)

PHY-3001 : End congestion estimation;  0.311553s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (140.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.35751e-05
PHY-3002 : Step(376): len = 307017, overlap = 235.969
PHY-3002 : Step(377): len = 309598, overlap = 204.469
PHY-3002 : Step(378): len = 306088, overlap = 192.688
PHY-3002 : Step(379): len = 299867, overlap = 217.25
PHY-3002 : Step(380): len = 294838, overlap = 231.344
PHY-3002 : Step(381): len = 285436, overlap = 258
PHY-3002 : Step(382): len = 282214, overlap = 251.656
PHY-3002 : Step(383): len = 280308, overlap = 262.531
PHY-3002 : Step(384): len = 279581, overlap = 262.719
PHY-3002 : Step(385): len = 280322, overlap = 255.906
PHY-3002 : Step(386): len = 278361, overlap = 264.469
PHY-3002 : Step(387): len = 274261, overlap = 265.875
PHY-3002 : Step(388): len = 270952, overlap = 277.281
PHY-3002 : Step(389): len = 266940, overlap = 292.5
PHY-3002 : Step(390): len = 264245, overlap = 281.281
PHY-3002 : Step(391): len = 263205, overlap = 278.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.71502e-05
PHY-3002 : Step(392): len = 270869, overlap = 287.188
PHY-3002 : Step(393): len = 276326, overlap = 258.281
PHY-3002 : Step(394): len = 277690, overlap = 254.688
PHY-3002 : Step(395): len = 281752, overlap = 241
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001343
PHY-3002 : Step(396): len = 286571, overlap = 216.813
PHY-3002 : Step(397): len = 289911, overlap = 195.031
PHY-3002 : Step(398): len = 300294, overlap = 175.969
PHY-3002 : Step(399): len = 306870, overlap = 167.188
PHY-3002 : Step(400): len = 309327, overlap = 159.438
PHY-3002 : Step(401): len = 308781, overlap = 153.5
PHY-3002 : Step(402): len = 306083, overlap = 154.438
PHY-3002 : Step(403): len = 303795, overlap = 147.094
PHY-3002 : Step(404): len = 302613, overlap = 151.375
PHY-3002 : Step(405): len = 301386, overlap = 148.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000253833
PHY-3002 : Step(406): len = 306675, overlap = 144.219
PHY-3002 : Step(407): len = 313342, overlap = 134.719
PHY-3002 : Step(408): len = 316580, overlap = 129.063
PHY-3002 : Step(409): len = 318364, overlap = 129.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000507666
PHY-3002 : Step(410): len = 320854, overlap = 128.313
PHY-3002 : Step(411): len = 326116, overlap = 122.25
PHY-3002 : Step(412): len = 337416, overlap = 121.25
PHY-3002 : Step(413): len = 343082, overlap = 108.156
PHY-3002 : Step(414): len = 343103, overlap = 104.438
PHY-3002 : Step(415): len = 341668, overlap = 102.875
PHY-3002 : Step(416): len = 340788, overlap = 102.531
PHY-3002 : Step(417): len = 341588, overlap = 101.438
PHY-3002 : Step(418): len = 343284, overlap = 101.75
PHY-3002 : Step(419): len = 344549, overlap = 99.7188
PHY-3002 : Step(420): len = 345621, overlap = 99.7813
PHY-3002 : Step(421): len = 345548, overlap = 101.656
PHY-3002 : Step(422): len = 344757, overlap = 99.0625
PHY-3002 : Step(423): len = 344291, overlap = 94.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00095927
PHY-3002 : Step(424): len = 346805, overlap = 89.2813
PHY-3002 : Step(425): len = 350202, overlap = 86.4375
PHY-3002 : Step(426): len = 351950, overlap = 86.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00183677
PHY-3002 : Step(427): len = 352916, overlap = 85.625
PHY-3002 : Step(428): len = 356457, overlap = 82.5625
PHY-3002 : Step(429): len = 362089, overlap = 83.7188
PHY-3002 : Step(430): len = 364272, overlap = 82.6563
PHY-3002 : Step(431): len = 365215, overlap = 81.4375
PHY-3002 : Step(432): len = 365633, overlap = 81.2813
PHY-3002 : Step(433): len = 365912, overlap = 77.5313
PHY-3002 : Step(434): len = 366546, overlap = 68.9688
PHY-3002 : Step(435): len = 367301, overlap = 70.0938
PHY-3002 : Step(436): len = 368168, overlap = 69.4688
PHY-3002 : Step(437): len = 368928, overlap = 71.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00354486
PHY-3002 : Step(438): len = 369760, overlap = 72.1563
PHY-3002 : Step(439): len = 370962, overlap = 69.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 390.25 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 625320, over cnt = 1097(3%), over = 1500, worst = 5
PHY-1002 : len = 631744, over cnt = 736(2%), over = 966, worst = 4
PHY-1002 : len = 634384, over cnt = 402(1%), over = 516, worst = 4
PHY-1002 : len = 633976, over cnt = 203(0%), over = 258, worst = 4
PHY-1002 : len = 631016, over cnt = 89(0%), over = 116, worst = 3
PHY-1001 : End global iterations;  0.145533s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (214.7%)

PHY-1001 : End incremental global routing;  0.331470s wall, 0.343750s user + 0.140625s system = 0.484375s CPU (146.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36479, tnet num: 10850, tinst num: 7199, tnode num: 37072, tedge num: 65074.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.712590s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (103.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.528258s wall, 1.531250s user + 0.156250s system = 1.687500s CPU (110.4%)

OPT-1001 : End physical optimization;  1.611680s wall, 1.656250s user + 0.171875s system = 1.828125s CPU (113.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3790 LUT to BLE ...
SYN-4008 : Packed 3790 LUT and 87 SEQ to BLE.
SYN-4003 : Packing 94 remaining SEQ's ...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 3671 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7067 primitive instances ...
PHY-3001 : End packing;  0.408055s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (107.2%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5621 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5190 instances, 5143 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 371893, Over = 129.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 630632, over cnt = 1055(2%), over = 1431, worst = 4
PHY-1002 : len = 637312, over cnt = 646(1%), over = 838, worst = 4
PHY-1002 : len = 639456, over cnt = 363(1%), over = 464, worst = 3
PHY-1002 : len = 637920, over cnt = 163(0%), over = 208, worst = 3
PHY-1002 : len = 635496, over cnt = 96(0%), over = 123, worst = 3
PHY-1001 : End global iterations;  0.139470s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (134.4%)

PHY-3001 : End congestion estimation;  0.348964s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (111.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.43811e-05
PHY-3002 : Step(440): len = 332890, overlap = 164.5
PHY-3002 : Step(441): len = 319864, overlap = 191.25
PHY-3002 : Step(442): len = 318545, overlap = 196.25
PHY-3002 : Step(443): len = 324099, overlap = 184.25
PHY-3002 : Step(444): len = 325125, overlap = 179
PHY-3002 : Step(445): len = 325245, overlap = 178
PHY-3002 : Step(446): len = 325031, overlap = 183.25
PHY-3002 : Step(447): len = 321916, overlap = 175.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108762
PHY-3002 : Step(448): len = 335042, overlap = 156.25
PHY-3002 : Step(449): len = 340313, overlap = 148.75
PHY-3002 : Step(450): len = 343807, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217524
PHY-3002 : Step(451): len = 352962, overlap = 133.25
PHY-3002 : Step(452): len = 354982, overlap = 128
PHY-3002 : Step(453): len = 360151, overlap = 121.25
PHY-3002 : Step(454): len = 362395, overlap = 120
PHY-3002 : Step(455): len = 364525, overlap = 117.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.833892s wall, 0.828125s user + 0.578125s system = 1.406250s CPU (168.6%)

PHY-3001 : Trial Legalized: Len = 407043
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 696240, over cnt = 672(1%), over = 829, worst = 4
PHY-1002 : len = 700616, over cnt = 343(0%), over = 413, worst = 3
PHY-1002 : len = 701480, over cnt = 175(0%), over = 213, worst = 3
PHY-1002 : len = 701856, over cnt = 83(0%), over = 99, worst = 3
PHY-1002 : len = 701552, over cnt = 20(0%), over = 23, worst = 2
PHY-1001 : End global iterations;  0.156591s wall, 0.281250s user + 0.125000s system = 0.406250s CPU (259.4%)

PHY-3001 : End congestion estimation;  0.381299s wall, 0.484375s user + 0.125000s system = 0.609375s CPU (159.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.21527e-05
PHY-3002 : Step(456): len = 367266, overlap = 46.75
PHY-3002 : Step(457): len = 359407, overlap = 70.75
PHY-3002 : Step(458): len = 360429, overlap = 68
PHY-3002 : Step(459): len = 361000, overlap = 68
PHY-3002 : Step(460): len = 361138, overlap = 69.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.9%)

PHY-3001 : Legalized: Len = 376911, Over = 0
PHY-3001 : End spreading;  0.015434s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.2%)

PHY-3001 : Final: Len = 376911, Over = 0
RUN-1003 : finish command "place" in  16.289143s wall, 46.390625s user + 5.875000s system = 52.265625s CPU (320.9%)

RUN-1004 : used memory is 928 MB, reserved memory is 890 MB, peak memory is 1281 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5621 nets have 2 pins
RUN-1001 : 4893 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 658224, over cnt = 845(2%), over = 1024, worst = 4
PHY-1002 : len = 662888, over cnt = 498(1%), over = 584, worst = 3
PHY-1002 : len = 664552, over cnt = 236(0%), over = 280, worst = 3
PHY-1002 : len = 664440, over cnt = 91(0%), over = 107, worst = 2
PHY-1002 : len = 664240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.143853s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (130.3%)

PHY-1001 : End global routing;  0.679288s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139863s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 913944, over cnt = 364(0%), over = 365, worst = 2
PHY-1001 : End Routed; 5.905699s wall, 16.343750s user + 1.171875s system = 17.515625s CPU (296.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 909976, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 1; 0.128151s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (195.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 909536, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.116802s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (133.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 909704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 909704
PHY-1001 : End DR Iter 3; 0.073051s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (171.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.048550s wall, 20.468750s user + 1.453125s system = 21.921875s CPU (218.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.578019s wall, 21.953125s user + 1.515625s system = 23.468750s CPU (202.7%)

RUN-1004 : used memory is 917 MB, reserved memory is 875 MB, peak memory is 1357 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10152   out of  19600   51.80%
#reg                    181   out of  19600    0.92%
#le                   10199
  #lut only           10018   out of  10199   98.23%
  #reg only              47   out of  10199    0.46%
  #lut&reg              134   out of  10199    1.31%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.894873s wall, 2.750000s user + 0.109375s system = 2.859375s CPU (98.8%)

RUN-1004 : used memory is 917 MB, reserved memory is 875 MB, peak memory is 1357 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10767, pip num: 80897
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3030 valid insts, and 294122 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.989031s wall, 77.687500s user + 0.125000s system = 77.812500s CPU (708.1%)

RUN-1004 : used memory is 1073 MB, reserved memory is 1040 MB, peak memory is 1357 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.477644s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (102.6%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1068 MB, peak memory is 1357 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.634256s wall, 0.859375s user + 0.406250s system = 1.265625s CPU (16.6%)

RUN-1004 : used memory is 1130 MB, reserved memory is 1099 MB, peak memory is 1357 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.744179s wall, 2.593750s user + 0.531250s system = 3.125000s CPU (32.1%)

RUN-1004 : used memory is 1082 MB, reserved memory is 1050 MB, peak memory is 1357 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 432 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14054/477 useful/useless nets, 7639/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 155 distributor mux.
SYN-1016 : Merged 1420 instances.
SYN-1015 : Optimize round 1, 1970 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11921/230 useful/useless nets, 6312/240 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2144 better
SYN-1014 : Optimize round 3
SYN-1032 : 8086/1336 useful/useless nets, 4418/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.949959s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (101.2%)

RUN-1004 : used memory is 779 MB, reserved memory is 774 MB, peak memory is 1357 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3987
  #and                   47
  #nand                   0
  #or                    11
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3803   |184    |290    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.180767s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (103.2%)

RUN-1004 : used memory is 793 MB, reserved memory is 796 MB, peak memory is 1357 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8131/10 useful/useless nets, 4467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16111/26 useful/useless nets, 12457/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16337/4 useful/useless nets, 12683/4 useful/useless insts
SYN-1032 : 16101/6 useful/useless nets, 12449/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3777 (3.75), #lev = 14 (7.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3782 (3.76), #lev = 14 (7.86)
SYN-3001 : Logic optimization runtime opt =   0.29 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4106 instances into 3790 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11904
  #lut4                2342
  #lut5                1448
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11904   out of  19600   60.73%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11904 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.125802s wall, 8.093750s user + 0.187500s system = 8.281250s CPU (101.9%)

RUN-1004 : used memory is 855 MB, reserved memory is 851 MB, peak memory is 1357 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  3.265657s wall, 3.093750s user + 0.578125s system = 3.671875s CPU (112.4%)

RUN-1004 : used memory is 901 MB, reserved memory is 900 MB, peak memory is 1357 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7201 instances
RUN-1001 : 3790 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10852 nets
RUN-1001 : 5699 nets have 2 pins
RUN-1001 : 4899 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 122 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7199 instances, 3790 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.09079e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7199.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(461): len = 1.72387e+06, overlap = 141.656
PHY-3002 : Step(462): len = 1.18362e+06, overlap = 293.75
PHY-3002 : Step(463): len = 804677, overlap = 488.75
PHY-3002 : Step(464): len = 638410, overlap = 620
PHY-3002 : Step(465): len = 509909, overlap = 698.938
PHY-3002 : Step(466): len = 400712, overlap = 782.156
PHY-3002 : Step(467): len = 336096, overlap = 894.75
PHY-3002 : Step(468): len = 316089, overlap = 946.5
PHY-3002 : Step(469): len = 277378, overlap = 1010.81
PHY-3002 : Step(470): len = 241067, overlap = 1081.56
PHY-3002 : Step(471): len = 231904, overlap = 1133.84
PHY-3002 : Step(472): len = 234278, overlap = 1189.47
PHY-3002 : Step(473): len = 203900, overlap = 1258.94
PHY-3002 : Step(474): len = 192345, overlap = 1303.81
PHY-3002 : Step(475): len = 167088, overlap = 1335.97
PHY-3002 : Step(476): len = 164940, overlap = 1362
PHY-3002 : Step(477): len = 166632, overlap = 1369.41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01775e-06
PHY-3002 : Step(478): len = 213434, overlap = 1211.31
PHY-3002 : Step(479): len = 224695, overlap = 1181.25
PHY-3002 : Step(480): len = 208765, overlap = 1073
PHY-3002 : Step(481): len = 244210, overlap = 842.031
PHY-3002 : Step(482): len = 242006, overlap = 647.063
PHY-3002 : Step(483): len = 228556, overlap = 626.156
PHY-3002 : Step(484): len = 224909, overlap = 610.375
PHY-3002 : Step(485): len = 224776, overlap = 576.281
PHY-3002 : Step(486): len = 221343, overlap = 506.875
PHY-3002 : Step(487): len = 224237, overlap = 477
PHY-3002 : Step(488): len = 226393, overlap = 458.969
PHY-3002 : Step(489): len = 230604, overlap = 420.906
PHY-3002 : Step(490): len = 232570, overlap = 380.625
PHY-3002 : Step(491): len = 226548, overlap = 372.219
PHY-3002 : Step(492): len = 221727, overlap = 378.594
PHY-3002 : Step(493): len = 221794, overlap = 388.188
PHY-3002 : Step(494): len = 218008, overlap = 397.438
PHY-3002 : Step(495): len = 216477, overlap = 420.75
PHY-3002 : Step(496): len = 209164, overlap = 421.406
PHY-3002 : Step(497): len = 205840, overlap = 419.719
PHY-3002 : Step(498): len = 206740, overlap = 417
PHY-3002 : Step(499): len = 207983, overlap = 420.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03551e-06
PHY-3002 : Step(500): len = 205495, overlap = 405.563
PHY-3002 : Step(501): len = 206560, overlap = 399.063
PHY-3002 : Step(502): len = 207743, overlap = 400.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.07102e-06
PHY-3002 : Step(503): len = 221073, overlap = 347.031
PHY-3002 : Step(504): len = 222734, overlap = 344.563
PHY-3002 : Step(505): len = 226869, overlap = 295.313
PHY-3002 : Step(506): len = 232110, overlap = 289.25
PHY-3002 : Step(507): len = 240298, overlap = 219.094
PHY-3002 : Step(508): len = 242140, overlap = 186.344
PHY-3002 : Step(509): len = 241082, overlap = 176.156
PHY-3002 : Step(510): len = 237502, overlap = 183.094
PHY-3002 : Step(511): len = 237719, overlap = 180.375
PHY-3002 : Step(512): len = 237257, overlap = 169.281
PHY-3002 : Step(513): len = 238277, overlap = 161.313
PHY-3002 : Step(514): len = 237884, overlap = 175.813
PHY-3002 : Step(515): len = 238264, overlap = 174.188
PHY-3002 : Step(516): len = 237749, overlap = 169.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.14203e-06
PHY-3002 : Step(517): len = 242518, overlap = 172.688
PHY-3002 : Step(518): len = 242518, overlap = 172.688
PHY-3002 : Step(519): len = 238965, overlap = 176.531
PHY-3002 : Step(520): len = 239730, overlap = 175.688
PHY-3002 : Step(521): len = 240402, overlap = 172.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.62841e-05
PHY-3002 : Step(522): len = 252712, overlap = 164.063
PHY-3002 : Step(523): len = 252712, overlap = 164.063
PHY-3002 : Step(524): len = 247590, overlap = 139.031
PHY-3002 : Step(525): len = 251788, overlap = 127.781
PHY-3002 : Step(526): len = 255236, overlap = 116.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005293s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (295.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 464008, over cnt = 1763(5%), over = 3053, worst = 5
PHY-1002 : len = 488240, over cnt = 1147(3%), over = 1713, worst = 5
PHY-1002 : len = 505400, over cnt = 598(1%), over = 844, worst = 5
PHY-1002 : len = 513544, over cnt = 311(0%), over = 448, worst = 5
PHY-1002 : len = 522272, over cnt = 32(0%), over = 43, worst = 3
PHY-1001 : End global iterations;  0.144921s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (172.5%)

PHY-3001 : End congestion estimation;  0.345535s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10347e-06
PHY-3002 : Step(527): len = 245164, overlap = 223.438
PHY-3002 : Step(528): len = 245388, overlap = 220.063
PHY-3002 : Step(529): len = 245564, overlap = 238.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20693e-06
PHY-3002 : Step(530): len = 239835, overlap = 236.875
PHY-3002 : Step(531): len = 239835, overlap = 236.875
PHY-3002 : Step(532): len = 239173, overlap = 255.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41387e-06
PHY-3002 : Step(533): len = 240132, overlap = 258.313
PHY-3002 : Step(534): len = 240132, overlap = 258.313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.36136e-05
PHY-3002 : Step(535): len = 251348, overlap = 242.219
PHY-3002 : Step(536): len = 252409, overlap = 237.906
PHY-3002 : Step(537): len = 254636, overlap = 211.719
PHY-3002 : Step(538): len = 257782, overlap = 195.406
PHY-3002 : Step(539): len = 265147, overlap = 173.281
PHY-3002 : Step(540): len = 267004, overlap = 143.219
PHY-3002 : Step(541): len = 261002, overlap = 161.125
PHY-3002 : Step(542): len = 260861, overlap = 161.094
PHY-3002 : Step(543): len = 256792, overlap = 168.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.72273e-05
PHY-3002 : Step(544): len = 261484, overlap = 146.344
PHY-3002 : Step(545): len = 262258, overlap = 146.5
PHY-3002 : Step(546): len = 269366, overlap = 147.938
PHY-3002 : Step(547): len = 271361, overlap = 142.094
PHY-3002 : Step(548): len = 278077, overlap = 95.3125
PHY-3002 : Step(549): len = 280907, overlap = 83.75
PHY-3002 : Step(550): len = 276113, overlap = 91.0625
PHY-3002 : Step(551): len = 275104, overlap = 91.8125
PHY-3002 : Step(552): len = 272821, overlap = 87.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.44545e-05
PHY-3002 : Step(553): len = 275651, overlap = 79.9063
PHY-3002 : Step(554): len = 276105, overlap = 80.5313
PHY-3002 : Step(555): len = 276532, overlap = 80.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000108909
PHY-3002 : Step(556): len = 280555, overlap = 80.9375
PHY-3002 : Step(557): len = 281815, overlap = 80.5625
PHY-3002 : Step(558): len = 292337, overlap = 79.0938
PHY-3002 : Step(559): len = 295045, overlap = 77.9063
PHY-3002 : Step(560): len = 291900, overlap = 71.4063
PHY-3002 : Step(561): len = 291238, overlap = 67.2188
PHY-3002 : Step(562): len = 290117, overlap = 70.7813
PHY-3002 : Step(563): len = 290062, overlap = 64.0625
PHY-3002 : Step(564): len = 290010, overlap = 60.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 509256, over cnt = 1548(4%), over = 2655, worst = 6
PHY-1002 : len = 530552, over cnt = 914(2%), over = 1435, worst = 6
PHY-1002 : len = 541376, over cnt = 514(1%), over = 783, worst = 5
PHY-1002 : len = 544776, over cnt = 267(0%), over = 380, worst = 5
PHY-1002 : len = 546064, over cnt = 115(0%), over = 160, worst = 4
PHY-1001 : End global iterations;  0.150263s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (270.4%)

PHY-3001 : End congestion estimation;  0.347875s wall, 0.515625s user + 0.093750s system = 0.609375s CPU (175.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26356e-05
PHY-3002 : Step(565): len = 293599, overlap = 301.125
PHY-3002 : Step(566): len = 294872, overlap = 294.5
PHY-3002 : Step(567): len = 292313, overlap = 277.844
PHY-3002 : Step(568): len = 293568, overlap = 274.594
PHY-3002 : Step(569): len = 290171, overlap = 285
PHY-3002 : Step(570): len = 284935, overlap = 305.656
PHY-3002 : Step(571): len = 276734, overlap = 325.688
PHY-3002 : Step(572): len = 274709, overlap = 337.281
PHY-3002 : Step(573): len = 274313, overlap = 315.938
PHY-3002 : Step(574): len = 271436, overlap = 309.938
PHY-3002 : Step(575): len = 269896, overlap = 324.656
PHY-3002 : Step(576): len = 267260, overlap = 315.969
PHY-3002 : Step(577): len = 263962, overlap = 322.906
PHY-3002 : Step(578): len = 263068, overlap = 326.063
PHY-3002 : Step(579): len = 261053, overlap = 320.063
PHY-3002 : Step(580): len = 257280, overlap = 335.25
PHY-3002 : Step(581): len = 257117, overlap = 337
PHY-3002 : Step(582): len = 254227, overlap = 330.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52712e-05
PHY-3002 : Step(583): len = 261058, overlap = 317.625
PHY-3002 : Step(584): len = 266677, overlap = 305.531
PHY-3002 : Step(585): len = 270173, overlap = 285.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.05424e-05
PHY-3002 : Step(586): len = 275605, overlap = 245.688
PHY-3002 : Step(587): len = 279173, overlap = 228.156
PHY-3002 : Step(588): len = 290911, overlap = 194.469
PHY-3002 : Step(589): len = 295675, overlap = 187.25
PHY-3002 : Step(590): len = 297558, overlap = 176.25
PHY-3002 : Step(591): len = 297805, overlap = 173.813
PHY-3002 : Step(592): len = 294636, overlap = 183.344
PHY-3002 : Step(593): len = 291970, overlap = 192.563
PHY-3002 : Step(594): len = 289472, overlap = 205.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166609
PHY-3002 : Step(595): len = 296043, overlap = 190.813
PHY-3002 : Step(596): len = 303694, overlap = 168.813
PHY-3002 : Step(597): len = 308540, overlap = 152.938
PHY-3002 : Step(598): len = 313291, overlap = 144.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000333218
PHY-3002 : Step(599): len = 315894, overlap = 138.844
PHY-3002 : Step(600): len = 318666, overlap = 135.094
PHY-3002 : Step(601): len = 326214, overlap = 126.656
PHY-3002 : Step(602): len = 333597, overlap = 114.094
PHY-3002 : Step(603): len = 337821, overlap = 107.375
PHY-3002 : Step(604): len = 338444, overlap = 105.125
PHY-3002 : Step(605): len = 336998, overlap = 101.438
PHY-3002 : Step(606): len = 335497, overlap = 102.156
PHY-3002 : Step(607): len = 335135, overlap = 99.6563
PHY-3002 : Step(608): len = 335124, overlap = 95.3438
PHY-3002 : Step(609): len = 335953, overlap = 97.0313
PHY-3002 : Step(610): len = 337312, overlap = 95.9063
PHY-3002 : Step(611): len = 337754, overlap = 88
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000666437
PHY-3002 : Step(612): len = 341141, overlap = 87.7813
PHY-3002 : Step(613): len = 344532, overlap = 85.4375
PHY-3002 : Step(614): len = 346354, overlap = 83.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00133287
PHY-3002 : Step(615): len = 349002, overlap = 84.0938
PHY-3002 : Step(616): len = 354751, overlap = 76.375
PHY-3002 : Step(617): len = 359284, overlap = 74.625
PHY-3002 : Step(618): len = 362292, overlap = 74.8125
PHY-3002 : Step(619): len = 362938, overlap = 73.1875
PHY-3002 : Step(620): len = 363217, overlap = 69.6875
PHY-3002 : Step(621): len = 363526, overlap = 71.9375
PHY-3002 : Step(622): len = 364455, overlap = 69.2188
PHY-3002 : Step(623): len = 365543, overlap = 61.875
PHY-3002 : Step(624): len = 365917, overlap = 63.0625
PHY-3002 : Step(625): len = 365744, overlap = 67.625
PHY-3002 : Step(626): len = 365556, overlap = 65.0625
PHY-3002 : Step(627): len = 365483, overlap = 61.7813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00228812
PHY-3002 : Step(628): len = 366687, overlap = 61.0313
PHY-3002 : Step(629): len = 368780, overlap = 60.4063
PHY-3002 : Step(630): len = 369693, overlap = 59.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378855
PHY-3002 : Step(631): len = 370244, overlap = 59.7813
PHY-3002 : Step(632): len = 371360, overlap = 58.7813
PHY-3002 : Step(633): len = 374359, overlap = 57.7188
PHY-3002 : Step(634): len = 376101, overlap = 58.75
PHY-3002 : Step(635): len = 377130, overlap = 57.2813
PHY-3002 : Step(636): len = 377513, overlap = 57.0625
PHY-3002 : Step(637): len = 377989, overlap = 56.125
PHY-3002 : Step(638): len = 378754, overlap = 59.7813
PHY-3002 : Step(639): len = 379550, overlap = 57.375
PHY-3002 : Step(640): len = 380457, overlap = 56.9375
PHY-3002 : Step(641): len = 381315, overlap = 57.0938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00640116
PHY-3002 : Step(642): len = 381735, overlap = 57.1875
PHY-3002 : Step(643): len = 382857, overlap = 57.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 363.53 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 635656, over cnt = 1013(2%), over = 1420, worst = 5
PHY-1002 : len = 641776, over cnt = 648(1%), over = 886, worst = 5
PHY-1002 : len = 643264, over cnt = 334(0%), over = 465, worst = 5
PHY-1002 : len = 642824, over cnt = 219(0%), over = 328, worst = 5
PHY-1002 : len = 641248, over cnt = 141(0%), over = 223, worst = 5
PHY-1001 : End global iterations;  0.133846s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (303.5%)

PHY-1001 : End incremental global routing;  0.315792s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (188.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36488, tnet num: 10850, tinst num: 7199, tnode num: 37081, tedge num: 65092.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.701703s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.500247s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (117.7%)

OPT-1001 : End physical optimization;  1.582671s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (117.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3790 LUT to BLE ...
SYN-4008 : Packed 3790 LUT and 87 SEQ to BLE.
SYN-4003 : Packing 94 remaining SEQ's ...
SYN-4005 : Packed 65 SEQ with LUT/SLICE
SYN-4006 : 3650 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3819/7049 primitive instances ...
PHY-3001 : End packing;  0.413529s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (105.8%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5615 nets have 2 pins
RUN-1001 : 4898 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5190 instances, 5143 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 383507, Over = 106.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 635672, over cnt = 966(2%), over = 1306, worst = 4
PHY-1002 : len = 641296, over cnt = 616(1%), over = 796, worst = 4
PHY-1002 : len = 643656, over cnt = 348(0%), over = 442, worst = 4
PHY-1002 : len = 642960, over cnt = 201(0%), over = 255, worst = 4
PHY-1002 : len = 639608, over cnt = 74(0%), over = 100, worst = 4
PHY-1001 : End global iterations;  0.138205s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (203.5%)

PHY-3001 : End congestion estimation;  0.342330s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (141.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74703e-05
PHY-3002 : Step(644): len = 341451, overlap = 136.5
PHY-3002 : Step(645): len = 328423, overlap = 171.75
PHY-3002 : Step(646): len = 327407, overlap = 179.5
PHY-3002 : Step(647): len = 330983, overlap = 171
PHY-3002 : Step(648): len = 332191, overlap = 166.5
PHY-3002 : Step(649): len = 331787, overlap = 158.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114941
PHY-3002 : Step(650): len = 341885, overlap = 143.5
PHY-3002 : Step(651): len = 344345, overlap = 140.75
PHY-3002 : Step(652): len = 348841, overlap = 129.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000229881
PHY-3002 : Step(653): len = 357712, overlap = 116.75
PHY-3002 : Step(654): len = 362496, overlap = 111.25
PHY-3002 : Step(655): len = 371520, overlap = 100.5
PHY-3002 : Step(656): len = 371237, overlap = 104.25
PHY-3002 : Step(657): len = 370504, overlap = 108.25
PHY-3002 : Step(658): len = 370623, overlap = 111.5
PHY-3002 : Step(659): len = 372145, overlap = 109
PHY-3002 : Step(660): len = 373655, overlap = 108.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000456414
PHY-3002 : Step(661): len = 380152, overlap = 105.25
PHY-3002 : Step(662): len = 385576, overlap = 95.75
PHY-3002 : Step(663): len = 387536, overlap = 94.25
PHY-3002 : Step(664): len = 388805, overlap = 92.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000797372
PHY-3002 : Step(665): len = 391921, overlap = 90.75
PHY-3002 : Step(666): len = 395027, overlap = 81
PHY-3002 : Step(667): len = 397455, overlap = 80.75
PHY-3002 : Step(668): len = 398085, overlap = 81.75
PHY-3002 : Step(669): len = 401340, overlap = 75
PHY-3002 : Step(670): len = 405424, overlap = 72.25
PHY-3002 : Step(671): len = 406869, overlap = 70.75
PHY-3002 : Step(672): len = 407390, overlap = 71.5
PHY-3002 : Step(673): len = 407432, overlap = 69.5
PHY-3002 : Step(674): len = 406822, overlap = 67
PHY-3002 : Step(675): len = 406343, overlap = 69
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00134467
PHY-3002 : Step(676): len = 409480, overlap = 68.25
PHY-3002 : Step(677): len = 411996, overlap = 68
PHY-3002 : Step(678): len = 412884, overlap = 67
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00244567
PHY-3002 : Step(679): len = 414324, overlap = 66.5
PHY-3002 : Step(680): len = 418014, overlap = 63.75
PHY-3002 : Step(681): len = 421660, overlap = 63
PHY-3002 : Step(682): len = 422989, overlap = 65.5
PHY-3002 : Step(683): len = 423689, overlap = 66.5
PHY-3002 : Step(684): len = 424329, overlap = 62.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.054350s wall, 1.234375s user + 0.718750s system = 1.953125s CPU (185.2%)

PHY-3001 : Trial Legalized: Len = 452184
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 760400, over cnt = 577(1%), over = 687, worst = 3
PHY-1002 : len = 763480, over cnt = 325(0%), over = 366, worst = 2
PHY-1002 : len = 763936, over cnt = 199(0%), over = 221, worst = 2
PHY-1002 : len = 763592, over cnt = 87(0%), over = 94, worst = 2
PHY-1002 : len = 763208, over cnt = 46(0%), over = 50, worst = 2
PHY-1001 : End global iterations;  0.162554s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (269.1%)

PHY-3001 : End congestion estimation;  0.382931s wall, 0.578125s user + 0.109375s system = 0.687500s CPU (179.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111827
PHY-3002 : Step(685): len = 405471, overlap = 33.5
PHY-3002 : Step(686): len = 396953, overlap = 50.75
PHY-3002 : Step(687): len = 399487, overlap = 44.5
PHY-3002 : Step(688): len = 400264, overlap = 44
PHY-3002 : Step(689): len = 399695, overlap = 46
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 410274, Over = 0
PHY-3001 : End spreading;  0.014740s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.0%)

PHY-3001 : Final: Len = 410274, Over = 0
RUN-1003 : finish command "place" in  18.364491s wall, 51.765625s user + 7.484375s system = 59.250000s CPU (322.6%)

RUN-1004 : used memory is 964 MB, reserved memory is 948 MB, peak memory is 1357 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5192 instances
RUN-1001 : 2571 mslices, 2572 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10767 nets
RUN-1001 : 5615 nets have 2 pins
RUN-1001 : 4898 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 120 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 700608, over cnt = 756(2%), over = 942, worst = 4
PHY-1002 : len = 706016, over cnt = 370(1%), over = 429, worst = 3
PHY-1002 : len = 706624, over cnt = 194(0%), over = 226, worst = 2
PHY-1002 : len = 706160, over cnt = 71(0%), over = 83, worst = 2
PHY-1002 : len = 703144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.138129s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (226.2%)

PHY-1001 : End global routing;  0.818455s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.113105s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 974320, over cnt = 291(0%), over = 291, worst = 1
PHY-1001 : End Routed; 6.415325s wall, 19.937500s user + 1.359375s system = 21.296875s CPU (332.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 970840, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 1; 0.127332s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (159.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 970792, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.092499s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (118.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 970904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 970904
PHY-1001 : End DR Iter 3; 0.070647s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (110.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.490562s wall, 23.953125s user + 1.640625s system = 25.593750s CPU (244.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.175267s wall, 25.781250s user + 1.718750s system = 27.500000s CPU (225.9%)

RUN-1004 : used memory is 980 MB, reserved memory is 941 MB, peak memory is 1383 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10152   out of  19600   51.80%
#reg                    181   out of  19600    0.92%
#le                   10181
  #lut only           10000   out of  10181   98.22%
  #reg only              29   out of  10181    0.28%
  #lut&reg              152   out of  10181    1.49%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.870334s wall, 2.703125s user + 0.234375s system = 2.937500s CPU (102.3%)

RUN-1004 : used memory is 980 MB, reserved memory is 941 MB, peak memory is 1383 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5192
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10767, pip num: 82419
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3095 valid insts, and 297047 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  11.817472s wall, 83.875000s user + 0.296875s system = 84.171875s CPU (712.3%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1065 MB, peak memory is 1383 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.527133s wall, 1.546875s user + 0.125000s system = 1.671875s CPU (109.5%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1118 MB, peak memory is 1383 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.580562s wall, 0.984375s user + 0.843750s system = 1.828125s CPU (24.1%)

RUN-1004 : used memory is 1181 MB, reserved memory is 1149 MB, peak memory is 1383 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.890197s wall, 2.859375s user + 1.062500s system = 3.921875s CPU (39.7%)

RUN-1004 : used memory is 1134 MB, reserved memory is 1102 MB, peak memory is 1383 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.941387s wall, 2.890625s user + 0.031250s system = 2.921875s CPU (99.3%)

RUN-1004 : used memory is 1166 MB, reserved memory is 1134 MB, peak memory is 1383 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.885779s wall, 0.937500s user + 0.359375s system = 1.296875s CPU (16.4%)

RUN-1004 : used memory is 1184 MB, reserved memory is 1153 MB, peak memory is 1383 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.604793s wall, 4.187500s user + 0.515625s system = 4.703125s CPU (40.5%)

RUN-1004 : used memory is 1140 MB, reserved memory is 1108 MB, peak memory is 1383 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.588627s wall, 2.468750s user + 0.109375s system = 2.578125s CPU (99.6%)

RUN-1004 : used memory is 1172 MB, reserved memory is 1140 MB, peak memory is 1383 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.906954s wall, 0.765625s user + 0.218750s system = 0.984375s CPU (12.4%)

RUN-1004 : used memory is 1186 MB, reserved memory is 1155 MB, peak memory is 1383 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.298245s wall, 3.578125s user + 0.406250s system = 3.984375s CPU (35.3%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1114 MB, peak memory is 1383 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2099 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.971538s wall, 3.046875s user + 0.125000s system = 3.171875s CPU (106.7%)

RUN-1004 : used memory is 888 MB, reserved memory is 879 MB, peak memory is 1383 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                18
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.191931s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (102.3%)

RUN-1004 : used memory is 891 MB, reserved memory is 881 MB, peak memory is 1383 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 191 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16106/26 useful/useless nets, 12452/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16332/4 useful/useless nets, 12678/4 useful/useless insts
SYN-1032 : 16096/6 useful/useless nets, 12444/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3777 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3786 (3.74), #lev = 14 (8.00)
SYN-3001 : Logic optimization runtime opt =   0.32 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4101 instances into 3794 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11908
  #lut4                2384
  #lut5                1410
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11908   out of  19600   60.76%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11908 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.014959s wall, 8.609375s user + 0.484375s system = 9.093750s CPU (113.5%)

RUN-1004 : used memory is 940 MB, reserved memory is 924 MB, peak memory is 1383 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.662231s wall, 3.156250s user + 0.265625s system = 3.421875s CPU (128.5%)

RUN-1004 : used memory is 964 MB, reserved memory is 948 MB, peak memory is 1383 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7205 instances
RUN-1001 : 3794 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10856 nets
RUN-1001 : 5729 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7203 instances, 3794 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.08949e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7203.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(690): len = 1.75511e+06, overlap = 135.406
PHY-3002 : Step(691): len = 1.15109e+06, overlap = 341.781
PHY-3002 : Step(692): len = 836195, overlap = 547.188
PHY-3002 : Step(693): len = 614766, overlap = 650.406
PHY-3002 : Step(694): len = 511943, overlap = 752.094
PHY-3002 : Step(695): len = 401204, overlap = 883.844
PHY-3002 : Step(696): len = 338864, overlap = 943.094
PHY-3002 : Step(697): len = 307985, overlap = 985.125
PHY-3002 : Step(698): len = 261052, overlap = 1030.5
PHY-3002 : Step(699): len = 236475, overlap = 1061.16
PHY-3002 : Step(700): len = 209250, overlap = 1113.91
PHY-3002 : Step(701): len = 210708, overlap = 1158.34
PHY-3002 : Step(702): len = 196644, overlap = 1223.69
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.4908e-06
PHY-3002 : Step(703): len = 247463, overlap = 1031.56
PHY-3002 : Step(704): len = 257900, overlap = 1013.84
PHY-3002 : Step(705): len = 232206, overlap = 928.094
PHY-3002 : Step(706): len = 253392, overlap = 724.313
PHY-3002 : Step(707): len = 267956, overlap = 648.906
PHY-3002 : Step(708): len = 244777, overlap = 583.969
PHY-3002 : Step(709): len = 247561, overlap = 554.125
PHY-3002 : Step(710): len = 250855, overlap = 552.906
PHY-3002 : Step(711): len = 251601, overlap = 542.375
PHY-3002 : Step(712): len = 253965, overlap = 515.469
PHY-3002 : Step(713): len = 249275, overlap = 500.188
PHY-3002 : Step(714): len = 252706, overlap = 464.906
PHY-3002 : Step(715): len = 256907, overlap = 409.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98161e-06
PHY-3002 : Step(716): len = 250973, overlap = 415.094
PHY-3002 : Step(717): len = 251747, overlap = 407.094
PHY-3002 : Step(718): len = 255929, overlap = 372.313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96321e-06
PHY-3002 : Step(719): len = 271767, overlap = 320.688
PHY-3002 : Step(720): len = 276882, overlap = 305.656
PHY-3002 : Step(721): len = 285110, overlap = 242.5
PHY-3002 : Step(722): len = 290824, overlap = 235.75
PHY-3002 : Step(723): len = 285627, overlap = 197.688
PHY-3002 : Step(724): len = 288939, overlap = 172.719
PHY-3002 : Step(725): len = 281922, overlap = 169.344
PHY-3002 : Step(726): len = 280811, overlap = 166.844
PHY-3002 : Step(727): len = 282633, overlap = 156.25
PHY-3002 : Step(728): len = 279467, overlap = 161.094
PHY-3002 : Step(729): len = 281599, overlap = 165.844
PHY-3002 : Step(730): len = 277449, overlap = 190.469
PHY-3002 : Step(731): len = 275736, overlap = 187.656
PHY-3002 : Step(732): len = 271748, overlap = 170.406
PHY-3002 : Step(733): len = 267780, overlap = 170.469
PHY-3002 : Step(734): len = 264049, overlap = 144.75
PHY-3002 : Step(735): len = 259885, overlap = 134.844
PHY-3002 : Step(736): len = 261428, overlap = 116.938
PHY-3002 : Step(737): len = 254619, overlap = 127.875
PHY-3002 : Step(738): len = 251484, overlap = 149.75
PHY-3002 : Step(739): len = 242457, overlap = 155.906
PHY-3002 : Step(740): len = 241697, overlap = 169.813
PHY-3002 : Step(741): len = 239965, overlap = 174.844
PHY-3002 : Step(742): len = 231108, overlap = 184.656
PHY-3002 : Step(743): len = 231713, overlap = 186.281
PHY-3002 : Step(744): len = 228680, overlap = 177.406
PHY-3002 : Step(745): len = 230033, overlap = 171.281
PHY-3002 : Step(746): len = 227030, overlap = 182.094
PHY-3002 : Step(747): len = 227732, overlap = 170.875
PHY-3002 : Step(748): len = 228080, overlap = 170.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19264e-05
PHY-3002 : Step(749): len = 223346, overlap = 172.406
PHY-3002 : Step(750): len = 223952, overlap = 171.781
PHY-3002 : Step(751): len = 228007, overlap = 166.188
PHY-3002 : Step(752): len = 229885, overlap = 167.156
PHY-3002 : Step(753): len = 231752, overlap = 152.625
PHY-3002 : Step(754): len = 233128, overlap = 161.938
PHY-3002 : Step(755): len = 227869, overlap = 159.844
PHY-3002 : Step(756): len = 228138, overlap = 163.125
PHY-3002 : Step(757): len = 228009, overlap = 158.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38528e-05
PHY-3002 : Step(758): len = 229147, overlap = 150.781
PHY-3002 : Step(759): len = 230317, overlap = 149.688
PHY-3002 : Step(760): len = 238216, overlap = 133.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005042s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (619.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 425200, over cnt = 1794(5%), over = 3172, worst = 7
PHY-1002 : len = 451896, over cnt = 1143(3%), over = 1700, worst = 7
PHY-1002 : len = 468512, over cnt = 652(1%), over = 907, worst = 5
PHY-1002 : len = 480304, over cnt = 250(0%), over = 345, worst = 5
PHY-1002 : len = 481704, over cnt = 87(0%), over = 120, worst = 3
PHY-1001 : End global iterations;  0.124271s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (326.9%)

PHY-3001 : End congestion estimation;  0.310597s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (196.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26531e-06
PHY-3002 : Step(761): len = 228104, overlap = 221.813
PHY-3002 : Step(762): len = 228104, overlap = 221.813
PHY-3002 : Step(763): len = 226028, overlap = 235.063
PHY-3002 : Step(764): len = 226028, overlap = 235.063
PHY-3002 : Step(765): len = 222695, overlap = 245.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53062e-06
PHY-3002 : Step(766): len = 222379, overlap = 247.188
PHY-3002 : Step(767): len = 222379, overlap = 247.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.06123e-06
PHY-3002 : Step(768): len = 222508, overlap = 245.969
PHY-3002 : Step(769): len = 222508, overlap = 245.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76573e-05
PHY-3002 : Step(770): len = 233943, overlap = 219.156
PHY-3002 : Step(771): len = 233943, overlap = 219.156
PHY-3002 : Step(772): len = 230261, overlap = 222.188
PHY-3002 : Step(773): len = 230617, overlap = 224.125
PHY-3002 : Step(774): len = 231586, overlap = 208.813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.53145e-05
PHY-3002 : Step(775): len = 241794, overlap = 184.5
PHY-3002 : Step(776): len = 243442, overlap = 182.125
PHY-3002 : Step(777): len = 251947, overlap = 158.469
PHY-3002 : Step(778): len = 260375, overlap = 149.031
PHY-3002 : Step(779): len = 262675, overlap = 145.344
PHY-3002 : Step(780): len = 259484, overlap = 128.906
PHY-3002 : Step(781): len = 260157, overlap = 129.688
PHY-3002 : Step(782): len = 253141, overlap = 131.281
PHY-3002 : Step(783): len = 253310, overlap = 132.75
PHY-3002 : Step(784): len = 252040, overlap = 134.438
PHY-3002 : Step(785): len = 252809, overlap = 137.344
PHY-3002 : Step(786): len = 254623, overlap = 141.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.0629e-05
PHY-3002 : Step(787): len = 258692, overlap = 131.219
PHY-3002 : Step(788): len = 259461, overlap = 130.344
PHY-3002 : Step(789): len = 260344, overlap = 122.125
PHY-3002 : Step(790): len = 261737, overlap = 117.781
PHY-3002 : Step(791): len = 263617, overlap = 119.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000141258
PHY-3002 : Step(792): len = 264848, overlap = 111.906
PHY-3002 : Step(793): len = 265382, overlap = 112.063
PHY-3002 : Step(794): len = 271967, overlap = 111.313
PHY-3002 : Step(795): len = 275903, overlap = 110.844
PHY-3002 : Step(796): len = 276043, overlap = 102.094
PHY-3002 : Step(797): len = 273902, overlap = 92
PHY-3002 : Step(798): len = 272407, overlap = 90.4375
PHY-3002 : Step(799): len = 270500, overlap = 89.8125
PHY-3002 : Step(800): len = 270745, overlap = 90.125
PHY-3002 : Step(801): len = 270440, overlap = 89.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000282516
PHY-3002 : Step(802): len = 271583, overlap = 87.8125
PHY-3002 : Step(803): len = 272113, overlap = 82.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 484512, over cnt = 1607(4%), over = 2774, worst = 6
PHY-1002 : len = 508624, over cnt = 1016(2%), over = 1524, worst = 4
PHY-1002 : len = 520976, over cnt = 566(1%), over = 838, worst = 4
PHY-1002 : len = 523088, over cnt = 229(0%), over = 346, worst = 4
PHY-1002 : len = 521808, over cnt = 121(0%), over = 196, worst = 4
PHY-1001 : End global iterations;  0.130404s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (239.6%)

PHY-3001 : End congestion estimation;  0.323709s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (168.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69849e-05
PHY-3002 : Step(804): len = 280070, overlap = 315.844
PHY-3002 : Step(805): len = 282005, overlap = 293.531
PHY-3002 : Step(806): len = 280628, overlap = 263.406
PHY-3002 : Step(807): len = 281466, overlap = 265.656
PHY-3002 : Step(808): len = 276427, overlap = 259.125
PHY-3002 : Step(809): len = 272860, overlap = 275.344
PHY-3002 : Step(810): len = 269276, overlap = 297.656
PHY-3002 : Step(811): len = 266007, overlap = 301.813
PHY-3002 : Step(812): len = 265002, overlap = 290.031
PHY-3002 : Step(813): len = 262135, overlap = 281
PHY-3002 : Step(814): len = 261599, overlap = 277.906
PHY-3002 : Step(815): len = 257707, overlap = 282.781
PHY-3002 : Step(816): len = 255069, overlap = 298.844
PHY-3002 : Step(817): len = 252873, overlap = 306.313
PHY-3002 : Step(818): len = 251956, overlap = 295.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39698e-05
PHY-3002 : Step(819): len = 258337, overlap = 274.063
PHY-3002 : Step(820): len = 262205, overlap = 246.281
PHY-3002 : Step(821): len = 264441, overlap = 239.813
PHY-3002 : Step(822): len = 268677, overlap = 226.813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010794
PHY-3002 : Step(823): len = 272915, overlap = 230.563
PHY-3002 : Step(824): len = 274901, overlap = 222.656
PHY-3002 : Step(825): len = 280163, overlap = 205.844
PHY-3002 : Step(826): len = 282222, overlap = 205.25
PHY-3002 : Step(827): len = 287967, overlap = 205.5
PHY-3002 : Step(828): len = 291092, overlap = 189.375
PHY-3002 : Step(829): len = 292815, overlap = 178.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000215879
PHY-3002 : Step(830): len = 295849, overlap = 171.156
PHY-3002 : Step(831): len = 296840, overlap = 172.688
PHY-3002 : Step(832): len = 304843, overlap = 157.063
PHY-3002 : Step(833): len = 307506, overlap = 153.906
PHY-3002 : Step(834): len = 310485, overlap = 129.844
PHY-3002 : Step(835): len = 311771, overlap = 130.438
PHY-3002 : Step(836): len = 312350, overlap = 122.156
PHY-3002 : Step(837): len = 311379, overlap = 123.969
PHY-3002 : Step(838): len = 310229, overlap = 126.219
PHY-3002 : Step(839): len = 309129, overlap = 126.125
PHY-3002 : Step(840): len = 308919, overlap = 129.563
PHY-3002 : Step(841): len = 309641, overlap = 136.813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000411798
PHY-3002 : Step(842): len = 314720, overlap = 120
PHY-3002 : Step(843): len = 319870, overlap = 123.094
PHY-3002 : Step(844): len = 324249, overlap = 113.5
PHY-3002 : Step(845): len = 326720, overlap = 107.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000823596
PHY-3002 : Step(846): len = 329690, overlap = 112.813
PHY-3002 : Step(847): len = 333394, overlap = 110.406
PHY-3002 : Step(848): len = 340959, overlap = 103.25
PHY-3002 : Step(849): len = 344495, overlap = 98.5
PHY-3002 : Step(850): len = 346381, overlap = 86.875
PHY-3002 : Step(851): len = 347313, overlap = 88.5938
PHY-3002 : Step(852): len = 347602, overlap = 89.6563
PHY-3002 : Step(853): len = 347093, overlap = 89.0938
PHY-3002 : Step(854): len = 346602, overlap = 89.4063
PHY-3002 : Step(855): len = 346261, overlap = 89.9688
PHY-3002 : Step(856): len = 345930, overlap = 87.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00154968
PHY-3002 : Step(857): len = 348078, overlap = 83.3438
PHY-3002 : Step(858): len = 350354, overlap = 86.2813
PHY-3002 : Step(859): len = 351296, overlap = 88.5313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00264567
PHY-3002 : Step(860): len = 352731, overlap = 88.375
PHY-3002 : Step(861): len = 357395, overlap = 83.3125
PHY-3002 : Step(862): len = 360745, overlap = 80.125
PHY-3002 : Step(863): len = 361933, overlap = 80.3125
PHY-3002 : Step(864): len = 362561, overlap = 80
PHY-3002 : Step(865): len = 363357, overlap = 77.8125
PHY-3002 : Step(866): len = 364258, overlap = 76.25
PHY-3002 : Step(867): len = 365354, overlap = 74.9688
PHY-3002 : Step(868): len = 366705, overlap = 73.4375
PHY-3002 : Step(869): len = 367439, overlap = 73.75
PHY-3002 : Step(870): len = 367745, overlap = 73.75
PHY-3002 : Step(871): len = 368159, overlap = 73.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00428069
PHY-3002 : Step(872): len = 368953, overlap = 73.1563
PHY-3002 : Step(873): len = 369617, overlap = 74.25
PHY-3002 : Step(874): len = 370314, overlap = 74.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 390.81 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 610808, over cnt = 1065(3%), over = 1500, worst = 5
PHY-1002 : len = 618552, over cnt = 679(1%), over = 912, worst = 5
PHY-1002 : len = 619888, over cnt = 452(1%), over = 621, worst = 5
PHY-1002 : len = 619912, over cnt = 237(0%), over = 327, worst = 5
PHY-1002 : len = 618000, over cnt = 130(0%), over = 199, worst = 5
PHY-1001 : End global iterations;  0.149063s wall, 0.375000s user + 0.109375s system = 0.484375s CPU (324.9%)

PHY-1001 : End incremental global routing;  0.336226s wall, 0.562500s user + 0.109375s system = 0.671875s CPU (199.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36434, tnet num: 10854, tinst num: 7203, tnode num: 37028, tedge num: 64976.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.719251s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.533473s wall, 1.734375s user + 0.109375s system = 1.843750s CPU (120.2%)

OPT-1001 : End physical optimization;  1.616005s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (119.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3794 LUT to BLE ...
SYN-4008 : Packed 3794 LUT and 87 SEQ to BLE.
SYN-4003 : Packing 94 remaining SEQ's ...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 3661 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3828/7058 primitive instances ...
PHY-3001 : End packing;  0.437426s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (103.6%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5196 instances
RUN-1001 : 2573 mslices, 2574 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10771 nets
RUN-1001 : 5645 nets have 2 pins
RUN-1001 : 4871 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5194 instances, 5147 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 371683, Over = 129
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 610104, over cnt = 1028(2%), over = 1390, worst = 4
PHY-1002 : len = 617840, over cnt = 614(1%), over = 783, worst = 3
PHY-1002 : len = 619240, over cnt = 369(1%), over = 468, worst = 3
PHY-1002 : len = 619376, over cnt = 263(0%), over = 334, worst = 2
PHY-1002 : len = 618336, over cnt = 86(0%), over = 104, worst = 2
PHY-1001 : End global iterations;  0.140907s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (166.3%)

PHY-3001 : End congestion estimation;  0.353262s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (128.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.29537e-05
PHY-3002 : Step(875): len = 325987, overlap = 170
PHY-3002 : Step(876): len = 312600, overlap = 203.75
PHY-3002 : Step(877): len = 311353, overlap = 211.5
PHY-3002 : Step(878): len = 315843, overlap = 190.25
PHY-3002 : Step(879): len = 317564, overlap = 183.5
PHY-3002 : Step(880): len = 318727, overlap = 176.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105907
PHY-3002 : Step(881): len = 327798, overlap = 165
PHY-3002 : Step(882): len = 329829, overlap = 160.5
PHY-3002 : Step(883): len = 333359, overlap = 147.5
PHY-3002 : Step(884): len = 334400, overlap = 144.75
PHY-3002 : Step(885): len = 334472, overlap = 149
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000211815
PHY-3002 : Step(886): len = 343546, overlap = 141.25
PHY-3002 : Step(887): len = 347996, overlap = 133
PHY-3002 : Step(888): len = 351773, overlap = 129
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.819288s wall, 0.750000s user + 0.453125s system = 1.203125s CPU (146.9%)

PHY-3001 : Trial Legalized: Len = 403105
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 672760, over cnt = 626(1%), over = 759, worst = 3
PHY-1002 : len = 676512, over cnt = 327(0%), over = 388, worst = 3
PHY-1002 : len = 677088, over cnt = 170(0%), over = 199, worst = 2
PHY-1002 : len = 677504, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 677240, over cnt = 23(0%), over = 27, worst = 2
PHY-1001 : End global iterations;  0.162935s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (364.4%)

PHY-3001 : End congestion estimation;  0.391942s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (211.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.9944e-05
PHY-3002 : Step(889): len = 359977, overlap = 39.25
PHY-3002 : Step(890): len = 352301, overlap = 65.75
PHY-3002 : Step(891): len = 354134, overlap = 63.75
PHY-3002 : Step(892): len = 355215, overlap = 61.75
PHY-3002 : Step(893): len = 354901, overlap = 61.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020064s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.9%)

PHY-3001 : Legalized: Len = 371768, Over = 0
PHY-3001 : End spreading;  0.014771s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.8%)

PHY-3001 : Final: Len = 371768, Over = 0
RUN-1003 : finish command "place" in  15.680281s wall, 46.953125s user + 5.000000s system = 51.953125s CPU (331.3%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1008 MB, peak memory is 1383 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5196 instances
RUN-1001 : 2573 mslices, 2574 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10771 nets
RUN-1001 : 5645 nets have 2 pins
RUN-1001 : 4871 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 632344, over cnt = 761(2%), over = 910, worst = 3
PHY-1002 : len = 637080, over cnt = 409(1%), over = 476, worst = 2
PHY-1002 : len = 638368, over cnt = 206(0%), over = 243, worst = 2
PHY-1002 : len = 639160, over cnt = 53(0%), over = 66, worst = 2
PHY-1002 : len = 637808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.138383s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (282.3%)

PHY-1001 : End global routing;  0.764836s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (130.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.087856s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 880976, over cnt = 301(0%), over = 301, worst = 1
PHY-1001 : End Routed; 5.338251s wall, 16.234375s user + 1.218750s system = 17.453125s CPU (326.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 877440, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End DR Iter 1; 0.109886s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (199.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 877280, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.100334s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (124.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 877384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 877384
PHY-1001 : End DR Iter 3; 0.069489s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (157.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.372644s wall, 20.281250s user + 1.468750s system = 21.750000s CPU (232.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.993699s wall, 22.093750s user + 1.562500s system = 23.656250s CPU (215.2%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1083 MB, peak memory is 1425 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10156   out of  19600   51.82%
#reg                    181   out of  19600    0.92%
#le                   10190
  #lut only           10009   out of  10190   98.22%
  #reg only              34   out of  10190    0.33%
  #lut&reg              147   out of  10190    1.44%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.890642s wall, 2.828125s user + 0.125000s system = 2.953125s CPU (102.2%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1083 MB, peak memory is 1425 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5196
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10771, pip num: 80096
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3075 valid insts, and 292573 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  11.004216s wall, 78.031250s user + 0.187500s system = 78.218750s CPU (710.8%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1113 MB, peak memory is 1425 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.573094s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (99.3%)

RUN-1004 : used memory is 1187 MB, reserved memory is 1163 MB, peak memory is 1425 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.665772s wall, 0.859375s user + 0.453125s system = 1.312500s CPU (17.1%)

RUN-1004 : used memory is 1216 MB, reserved memory is 1193 MB, peak memory is 1425 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.026273s wall, 2.687500s user + 0.671875s system = 3.359375s CPU (33.5%)

RUN-1004 : used memory is 1161 MB, reserved memory is 1138 MB, peak memory is 1425 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.518892s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (97.7%)

RUN-1004 : used memory is 1189 MB, reserved memory is 1168 MB, peak memory is 1425 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.799527s wall, 1.000000s user + 0.328125s system = 1.328125s CPU (17.0%)

RUN-1004 : used memory is 1214 MB, reserved memory is 1195 MB, peak memory is 1425 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.130769s wall, 2.812500s user + 0.500000s system = 3.312500s CPU (32.7%)

RUN-1004 : used memory is 1158 MB, reserved memory is 1138 MB, peak memory is 1425 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-8007 ERROR: 'a' is not declared in source/rtl/Display.v(156)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(265)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near ''' in source/rtl/Display.v(156)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(265)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.952138s wall, 2.984375s user + 0.062500s system = 3.046875s CPU (103.2%)

RUN-1004 : used memory is 926 MB, reserved memory is 930 MB, peak memory is 1425 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                18
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.191929s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (93.1%)

RUN-1004 : used memory is 928 MB, reserved memory is 932 MB, peak memory is 1425 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 191 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16108/26 useful/useless nets, 12454/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16334/4 useful/useless nets, 12680/4 useful/useless insts
SYN-1032 : 16098/6 useful/useless nets, 12446/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3777 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3786 (3.74), #lev = 14 (8.00)
SYN-3001 : Logic optimization runtime opt =   0.34 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4103 instances into 3794 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11908
  #lut4                2384
  #lut5                1410
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11908   out of  19600   60.76%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11908 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.581097s wall, 8.250000s user + 0.281250s system = 8.531250s CPU (99.4%)

RUN-1004 : used memory is 977 MB, reserved memory is 975 MB, peak memory is 1425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.777897s wall, 2.640625s user + 0.156250s system = 2.796875s CPU (100.7%)

RUN-1004 : used memory is 997 MB, reserved memory is 994 MB, peak memory is 1425 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7205 instances
RUN-1001 : 3794 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10856 nets
RUN-1001 : 5729 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7203 instances, 3794 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.08958e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7203.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(894): len = 1.75523e+06, overlap = 135.25
PHY-3002 : Step(895): len = 1.15187e+06, overlap = 342.063
PHY-3002 : Step(896): len = 837324, overlap = 544.844
PHY-3002 : Step(897): len = 614568, overlap = 652.813
PHY-3002 : Step(898): len = 511435, overlap = 752.875
PHY-3002 : Step(899): len = 400762, overlap = 892.344
PHY-3002 : Step(900): len = 338921, overlap = 942.969
PHY-3002 : Step(901): len = 308291, overlap = 985.125
PHY-3002 : Step(902): len = 260477, overlap = 1030.03
PHY-3002 : Step(903): len = 236226, overlap = 1061.09
PHY-3002 : Step(904): len = 209169, overlap = 1114.78
PHY-3002 : Step(905): len = 209700, overlap = 1159.28
PHY-3002 : Step(906): len = 194460, overlap = 1224.56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43125e-06
PHY-3002 : Step(907): len = 245506, overlap = 1038.09
PHY-3002 : Step(908): len = 256003, overlap = 1016.25
PHY-3002 : Step(909): len = 230855, overlap = 939.563
PHY-3002 : Step(910): len = 250423, overlap = 741.344
PHY-3002 : Step(911): len = 263695, overlap = 664.75
PHY-3002 : Step(912): len = 241214, overlap = 611.938
PHY-3002 : Step(913): len = 244509, overlap = 572.125
PHY-3002 : Step(914): len = 249094, overlap = 555.406
PHY-3002 : Step(915): len = 251254, overlap = 546
PHY-3002 : Step(916): len = 252382, overlap = 512.406
PHY-3002 : Step(917): len = 248131, overlap = 504.5
PHY-3002 : Step(918): len = 250039, overlap = 485.375
PHY-3002 : Step(919): len = 254356, overlap = 427.281
PHY-3002 : Step(920): len = 257075, overlap = 362.406
PHY-3002 : Step(921): len = 252068, overlap = 348.5
PHY-3002 : Step(922): len = 250362, overlap = 344.188
PHY-3002 : Step(923): len = 244947, overlap = 319.188
PHY-3002 : Step(924): len = 245454, overlap = 313.625
PHY-3002 : Step(925): len = 234915, overlap = 343.188
PHY-3002 : Step(926): len = 229542, overlap = 353.5
PHY-3002 : Step(927): len = 229906, overlap = 362.781
PHY-3002 : Step(928): len = 226082, overlap = 355.625
PHY-3002 : Step(929): len = 221708, overlap = 353.281
PHY-3002 : Step(930): len = 213175, overlap = 345.219
PHY-3002 : Step(931): len = 213657, overlap = 346.406
PHY-3002 : Step(932): len = 214524, overlap = 337.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8625e-06
PHY-3002 : Step(933): len = 209402, overlap = 321.719
PHY-3002 : Step(934): len = 209785, overlap = 322.531
PHY-3002 : Step(935): len = 214140, overlap = 314.531
PHY-3002 : Step(936): len = 215871, overlap = 313.375
PHY-3002 : Step(937): len = 216305, overlap = 285.406
PHY-3002 : Step(938): len = 214648, overlap = 271.25
PHY-3002 : Step(939): len = 210180, overlap = 248.844
PHY-3002 : Step(940): len = 210314, overlap = 240.625
PHY-3002 : Step(941): len = 209247, overlap = 226.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.72499e-06
PHY-3002 : Step(942): len = 211897, overlap = 197.594
PHY-3002 : Step(943): len = 213360, overlap = 193.938
PHY-3002 : Step(944): len = 221164, overlap = 167.625
PHY-3002 : Step(945): len = 224392, overlap = 164.438
PHY-3002 : Step(946): len = 221593, overlap = 163.781
PHY-3002 : Step(947): len = 218834, overlap = 158.563
PHY-3002 : Step(948): len = 220203, overlap = 153.25
PHY-3002 : Step(949): len = 221132, overlap = 155.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.145e-05
PHY-3002 : Step(950): len = 223409, overlap = 141.438
PHY-3002 : Step(951): len = 226184, overlap = 138.969
PHY-3002 : Step(952): len = 230437, overlap = 126.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 406056, over cnt = 1765(5%), over = 3053, worst = 6
PHY-1002 : len = 429664, over cnt = 1225(3%), over = 1810, worst = 6
PHY-1002 : len = 454296, over cnt = 508(1%), over = 732, worst = 5
PHY-1002 : len = 464752, over cnt = 227(0%), over = 327, worst = 5
PHY-1002 : len = 471224, over cnt = 31(0%), over = 44, worst = 4
PHY-1001 : End global iterations;  0.225357s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (159.5%)

PHY-3001 : End congestion estimation;  0.497332s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (122.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04293e-06
PHY-3002 : Step(953): len = 219911, overlap = 222.469
PHY-3002 : Step(954): len = 219835, overlap = 223.281
PHY-3002 : Step(955): len = 219438, overlap = 227.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.08586e-06
PHY-3002 : Step(956): len = 216373, overlap = 231.5
PHY-3002 : Step(957): len = 216373, overlap = 231.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.17172e-06
PHY-3002 : Step(958): len = 221694, overlap = 209.75
PHY-3002 : Step(959): len = 221694, overlap = 209.75
PHY-3002 : Step(960): len = 220637, overlap = 204.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32218e-05
PHY-3002 : Step(961): len = 232903, overlap = 184.125
PHY-3002 : Step(962): len = 234594, overlap = 179.938
PHY-3002 : Step(963): len = 232908, overlap = 164.594
PHY-3002 : Step(964): len = 237656, overlap = 164.906
PHY-3002 : Step(965): len = 242730, overlap = 143.844
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 428264, over cnt = 1769(5%), over = 3068, worst = 6
PHY-1002 : len = 452224, over cnt = 1139(3%), over = 1718, worst = 6
PHY-1002 : len = 474072, over cnt = 548(1%), over = 772, worst = 5
PHY-1002 : len = 483232, over cnt = 263(0%), over = 375, worst = 5
PHY-1002 : len = 487064, over cnt = 87(0%), over = 120, worst = 3
PHY-1001 : End global iterations;  0.294973s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (222.5%)

PHY-3001 : End congestion estimation;  0.706048s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (150.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70142e-05
PHY-3002 : Step(966): len = 242173, overlap = 436.469
PHY-3002 : Step(967): len = 244354, overlap = 422.156
PHY-3002 : Step(968): len = 248153, overlap = 366.281
PHY-3002 : Step(969): len = 245445, overlap = 352.719
PHY-3002 : Step(970): len = 244658, overlap = 347.281
PHY-3002 : Step(971): len = 244705, overlap = 349.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40284e-05
PHY-3002 : Step(972): len = 246601, overlap = 337.313
PHY-3002 : Step(973): len = 248357, overlap = 326.844
PHY-3002 : Step(974): len = 251248, overlap = 311.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.80568e-05
PHY-3002 : Step(975): len = 257443, overlap = 286.969
PHY-3002 : Step(976): len = 265811, overlap = 264.375
PHY-3002 : Step(977): len = 272944, overlap = 254.281
PHY-3002 : Step(978): len = 278279, overlap = 229.688
PHY-3002 : Step(979): len = 280972, overlap = 216.594
PHY-3002 : Step(980): len = 280140, overlap = 207.156
PHY-3002 : Step(981): len = 275344, overlap = 206.5
PHY-3002 : Step(982): len = 272070, overlap = 215.406
PHY-3002 : Step(983): len = 271108, overlap = 210.094
PHY-3002 : Step(984): len = 270764, overlap = 221.063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 569.81 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477864, over cnt = 1643(4%), over = 2613, worst = 4
PHY-1002 : len = 493920, over cnt = 1085(3%), over = 1594, worst = 4
PHY-1002 : len = 506768, over cnt = 422(1%), over = 610, worst = 4
PHY-1002 : len = 507880, over cnt = 169(0%), over = 238, worst = 4
PHY-1002 : len = 508704, over cnt = 96(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.289939s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (215.6%)

PHY-1001 : End incremental global routing;  0.690307s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (144.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36434, tnet num: 10854, tinst num: 7203, tnode num: 37028, tedge num: 64976.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.838392s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (101.1%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1034 MB, peak memory is 1425 MB
OPT-1001 : End timing update;  1.878670s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.858183s wall, 4.140625s user + 0.062500s system = 4.203125s CPU (108.9%)

OPT-1001 : End physical optimization;  4.035667s wall, 4.437500s user + 0.078125s system = 4.515625s CPU (111.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3794 LUT to BLE ...
SYN-4008 : Packed 3794 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 3642 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3811/7041 primitive instances ...
PHY-3001 : End packing;  1.082265s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (102.5%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5156 instances
RUN-1001 : 2553 mslices, 2554 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10772 nets
RUN-1001 : 5646 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5154 instances, 5107 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 272769, Over = 285.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 475304, over cnt = 1630(4%), over = 2546, worst = 4
PHY-1002 : len = 491768, over cnt = 1051(2%), over = 1495, worst = 4
PHY-1002 : len = 503456, over cnt = 499(1%), over = 696, worst = 4
PHY-1002 : len = 509168, over cnt = 209(0%), over = 277, worst = 3
PHY-1002 : len = 508720, over cnt = 96(0%), over = 131, worst = 3
PHY-1001 : End global iterations;  0.287771s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (249.8%)

PHY-3001 : End congestion estimation;  0.742378s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (160.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11491e-05
PHY-3002 : Step(985): len = 258091, overlap = 308.5
PHY-3002 : Step(986): len = 258091, overlap = 308.5
PHY-3002 : Step(987): len = 255649, overlap = 317
PHY-3002 : Step(988): len = 255892, overlap = 314.25
PHY-3002 : Step(989): len = 256282, overlap = 317.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22982e-05
PHY-3002 : Step(990): len = 261849, overlap = 302.5
PHY-3002 : Step(991): len = 263985, overlap = 296.5
PHY-3002 : Step(992): len = 265948, overlap = 290.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.45964e-05
PHY-3002 : Step(993): len = 285646, overlap = 231.75
PHY-3002 : Step(994): len = 290040, overlap = 224.5
PHY-3002 : Step(995): len = 304041, overlap = 194.5
PHY-3002 : Step(996): len = 312211, overlap = 176
PHY-3002 : Step(997): len = 308211, overlap = 177
PHY-3002 : Step(998): len = 306380, overlap = 197
PHY-3002 : Step(999): len = 306621, overlap = 202.75
PHY-3002 : Step(1000): len = 311817, overlap = 194.5
PHY-3002 : Step(1001): len = 316993, overlap = 183.75
PHY-3002 : Step(1002): len = 318304, overlap = 180.25
PHY-3002 : Step(1003): len = 316385, overlap = 182.75
PHY-3002 : Step(1004): len = 315491, overlap = 179.25
PHY-3002 : Step(1005): len = 313453, overlap = 180.75
PHY-3002 : Step(1006): len = 313950, overlap = 181.5
PHY-3002 : Step(1007): len = 314472, overlap = 178
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.91927e-05
PHY-3002 : Step(1008): len = 330472, overlap = 141
PHY-3002 : Step(1009): len = 336705, overlap = 129
PHY-3002 : Step(1010): len = 339856, overlap = 123
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000178385
PHY-3002 : Step(1011): len = 350394, overlap = 117.75
PHY-3002 : Step(1012): len = 354846, overlap = 116.5
PHY-3002 : Step(1013): len = 363529, overlap = 104.75
PHY-3002 : Step(1014): len = 362346, overlap = 101.75
PHY-3002 : Step(1015): len = 360539, overlap = 100.75
PHY-3002 : Step(1016): len = 361211, overlap = 99.75
PHY-3002 : Step(1017): len = 363486, overlap = 96.25
PHY-3002 : Step(1018): len = 364014, overlap = 92
PHY-3002 : Step(1019): len = 362892, overlap = 87.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000356771
PHY-3002 : Step(1020): len = 371042, overlap = 88.75
PHY-3002 : Step(1021): len = 375492, overlap = 89
PHY-3002 : Step(1022): len = 377899, overlap = 89
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000713542
PHY-3002 : Step(1023): len = 382258, overlap = 88.5
PHY-3002 : Step(1024): len = 386383, overlap = 85.5
PHY-3002 : Step(1025): len = 390647, overlap = 81.5
PHY-3002 : Step(1026): len = 392048, overlap = 83.75
PHY-3002 : Step(1027): len = 393630, overlap = 86.75
PHY-3002 : Step(1028): len = 395039, overlap = 83
PHY-3002 : Step(1029): len = 395672, overlap = 86.5
PHY-3002 : Step(1030): len = 396060, overlap = 86.25
PHY-3002 : Step(1031): len = 396598, overlap = 86.75
PHY-3002 : Step(1032): len = 397245, overlap = 86.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00137962
PHY-3002 : Step(1033): len = 399996, overlap = 83
PHY-3002 : Step(1034): len = 402034, overlap = 84
PHY-3002 : Step(1035): len = 403855, overlap = 81.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00246084
PHY-3002 : Step(1036): len = 405088, overlap = 80.75
PHY-3002 : Step(1037): len = 407187, overlap = 77
PHY-3002 : Step(1038): len = 409831, overlap = 74.5
PHY-3002 : Step(1039): len = 413851, overlap = 72.75
PHY-3002 : Step(1040): len = 414903, overlap = 72
PHY-3002 : Step(1041): len = 415556, overlap = 72.75
PHY-3002 : Step(1042): len = 415770, overlap = 72.5
PHY-3002 : Step(1043): len = 415972, overlap = 72.25
PHY-3002 : Step(1044): len = 416348, overlap = 72.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00444224
PHY-3002 : Step(1045): len = 417029, overlap = 72
PHY-3002 : Step(1046): len = 418067, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.047775s wall, 1.078125s user + 0.625000s system = 1.703125s CPU (162.5%)

PHY-3001 : Trial Legalized: Len = 450006
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 727600, over cnt = 638(1%), over = 797, worst = 4
PHY-1002 : len = 731088, over cnt = 349(0%), over = 423, worst = 3
PHY-1002 : len = 731920, over cnt = 144(0%), over = 174, worst = 3
PHY-1002 : len = 732024, over cnt = 78(0%), over = 93, worst = 2
PHY-1002 : len = 731624, over cnt = 33(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  0.132185s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (212.8%)

PHY-3001 : End congestion estimation;  0.331204s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (146.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000118192
PHY-3002 : Step(1047): len = 404715, overlap = 32.75
PHY-3002 : Step(1048): len = 394083, overlap = 59.75
PHY-3002 : Step(1049): len = 396787, overlap = 57.25
PHY-3002 : Step(1050): len = 397977, overlap = 52.25
PHY-3002 : Step(1051): len = 396724, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017119s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.3%)

PHY-3001 : Legalized: Len = 409609, Over = 0
PHY-3001 : End spreading;  0.013900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.4%)

PHY-3001 : Final: Len = 409609, Over = 0
RUN-1003 : finish command "place" in  22.981157s wall, 51.531250s user + 6.390625s system = 57.921875s CPU (252.0%)

RUN-1004 : used memory is 1041 MB, reserved memory is 1037 MB, peak memory is 1425 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5156 instances
RUN-1001 : 2553 mslices, 2554 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10772 nets
RUN-1001 : 5646 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 669144, over cnt = 851(2%), over = 1023, worst = 3
PHY-1002 : len = 674040, over cnt = 452(1%), over = 523, worst = 3
PHY-1002 : len = 675312, over cnt = 234(0%), over = 265, worst = 2
PHY-1002 : len = 673568, over cnt = 87(0%), over = 101, worst = 2
PHY-1002 : len = 672992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124710s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (150.3%)

PHY-1001 : End global routing;  0.736604s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.129245s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 937040, over cnt = 309(0%), over = 309, worst = 1
PHY-1001 : End Routed; 5.268510s wall, 20.375000s user + 0.125000s system = 20.500000s CPU (389.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 933736, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 1; 0.094348s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (165.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 933456, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.064225s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (146.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 933376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.058320s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 933392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 933392
PHY-1001 : End DR Iter 4; 0.054976s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.348497s wall, 24.421875s user + 0.265625s system = 24.687500s CPU (264.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.944237s wall, 26.046875s user + 0.359375s system = 26.406250s CPU (241.3%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1097 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10156   out of  19600   51.82%
#reg                    181   out of  19600    0.92%
#le                   10173
  #lut only            9992   out of  10173   98.22%
  #reg only              17   out of  10173    0.17%
  #lut&reg              164   out of  10173    1.61%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.786023s wall, 2.687500s user + 0.171875s system = 2.859375s CPU (102.6%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1098 MB, peak memory is 1439 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5156
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10772, pip num: 81838
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3063 valid insts, and 296242 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.208334s wall, 75.062500s user + 0.078125s system = 75.140625s CPU (736.1%)

RUN-1004 : used memory is 1167 MB, reserved memory is 1150 MB, peak memory is 1439 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.490149s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (102.8%)

RUN-1004 : used memory is 1225 MB, reserved memory is 1209 MB, peak memory is 1439 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.646644s wall, 0.546875s user + 0.375000s system = 0.921875s CPU (12.1%)

RUN-1004 : used memory is 1255 MB, reserved memory is 1240 MB, peak memory is 1439 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.738108s wall, 2.171875s user + 0.468750s system = 2.640625s CPU (27.1%)

RUN-1004 : used memory is 1200 MB, reserved memory is 1185 MB, peak memory is 1439 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.716744s wall, 2.734375s user + 0.015625s system = 2.750000s CPU (101.2%)

RUN-1004 : used memory is 877 MB, reserved memory is 964 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                18
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.137379s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (100.3%)

RUN-1004 : used memory is 880 MB, reserved memory is 966 MB, peak memory is 1439 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 191 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16108/26 useful/useless nets, 12454/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16334/4 useful/useless nets, 12680/4 useful/useless insts
SYN-1032 : 16098/6 useful/useless nets, 12446/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3777 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3786 (3.74), #lev = 14 (8.00)
SYN-3001 : Logic optimization runtime opt =   0.33 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4103 instances into 3794 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11908
  #lut4                2384
  #lut5                1410
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8114

Utilization Statistics
#lut                  11908   out of  19600   60.76%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11908 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4234 adder to BLE ...
SYN-4008 : Packed 4234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  8.195180s wall, 8.140625s user + 0.109375s system = 8.250000s CPU (100.7%)

RUN-1004 : used memory is 931 MB, reserved memory is 1012 MB, peak memory is 1439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.449969s wall, 2.343750s user + 0.109375s system = 2.453125s CPU (100.1%)

RUN-1004 : used memory is 922 MB, reserved memory is 1023 MB, peak memory is 1439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7205 instances
RUN-1001 : 3794 luts, 181 seqs, 2121 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10856 nets
RUN-1001 : 5729 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7203 instances, 3794 luts, 181 seqs, 3181 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.08958e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7203.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1052): len = 1.75523e+06, overlap = 135.25
PHY-3002 : Step(1053): len = 1.15187e+06, overlap = 342.063
PHY-3002 : Step(1054): len = 837324, overlap = 544.844
PHY-3002 : Step(1055): len = 614568, overlap = 652.813
PHY-3002 : Step(1056): len = 511435, overlap = 752.875
PHY-3002 : Step(1057): len = 400762, overlap = 892.344
PHY-3002 : Step(1058): len = 338921, overlap = 942.969
PHY-3002 : Step(1059): len = 308291, overlap = 985.125
PHY-3002 : Step(1060): len = 260477, overlap = 1030.03
PHY-3002 : Step(1061): len = 236226, overlap = 1061.09
PHY-3002 : Step(1062): len = 209169, overlap = 1114.78
PHY-3002 : Step(1063): len = 209700, overlap = 1159.28
PHY-3002 : Step(1064): len = 194460, overlap = 1224.56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43125e-06
PHY-3002 : Step(1065): len = 245506, overlap = 1038.09
PHY-3002 : Step(1066): len = 256003, overlap = 1016.25
PHY-3002 : Step(1067): len = 230855, overlap = 939.563
PHY-3002 : Step(1068): len = 250423, overlap = 741.344
PHY-3002 : Step(1069): len = 263695, overlap = 664.75
PHY-3002 : Step(1070): len = 241214, overlap = 611.938
PHY-3002 : Step(1071): len = 244509, overlap = 572.125
PHY-3002 : Step(1072): len = 249094, overlap = 555.406
PHY-3002 : Step(1073): len = 251254, overlap = 546
PHY-3002 : Step(1074): len = 252382, overlap = 512.406
PHY-3002 : Step(1075): len = 248131, overlap = 504.5
PHY-3002 : Step(1076): len = 250039, overlap = 485.375
PHY-3002 : Step(1077): len = 254356, overlap = 427.281
PHY-3002 : Step(1078): len = 257075, overlap = 362.406
PHY-3002 : Step(1079): len = 252068, overlap = 348.5
PHY-3002 : Step(1080): len = 250362, overlap = 344.188
PHY-3002 : Step(1081): len = 244947, overlap = 319.188
PHY-3002 : Step(1082): len = 245454, overlap = 313.625
PHY-3002 : Step(1083): len = 234915, overlap = 343.188
PHY-3002 : Step(1084): len = 229542, overlap = 353.5
PHY-3002 : Step(1085): len = 229906, overlap = 362.781
PHY-3002 : Step(1086): len = 226082, overlap = 355.625
PHY-3002 : Step(1087): len = 221708, overlap = 353.281
PHY-3002 : Step(1088): len = 213175, overlap = 345.219
PHY-3002 : Step(1089): len = 213657, overlap = 346.406
PHY-3002 : Step(1090): len = 214524, overlap = 337.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8625e-06
PHY-3002 : Step(1091): len = 209402, overlap = 321.719
PHY-3002 : Step(1092): len = 209785, overlap = 322.531
PHY-3002 : Step(1093): len = 214140, overlap = 314.531
PHY-3002 : Step(1094): len = 215871, overlap = 313.375
PHY-3002 : Step(1095): len = 216305, overlap = 285.406
PHY-3002 : Step(1096): len = 214648, overlap = 271.25
PHY-3002 : Step(1097): len = 210180, overlap = 248.844
PHY-3002 : Step(1098): len = 210314, overlap = 240.625
PHY-3002 : Step(1099): len = 209247, overlap = 226.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.72499e-06
PHY-3002 : Step(1100): len = 211897, overlap = 197.594
PHY-3002 : Step(1101): len = 213360, overlap = 193.938
PHY-3002 : Step(1102): len = 221164, overlap = 167.625
PHY-3002 : Step(1103): len = 224392, overlap = 164.438
PHY-3002 : Step(1104): len = 221593, overlap = 163.781
PHY-3002 : Step(1105): len = 218834, overlap = 158.563
PHY-3002 : Step(1106): len = 220203, overlap = 153.25
PHY-3002 : Step(1107): len = 221132, overlap = 155.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.145e-05
PHY-3002 : Step(1108): len = 223409, overlap = 141.438
PHY-3002 : Step(1109): len = 226184, overlap = 138.969
PHY-3002 : Step(1110): len = 230437, overlap = 126.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004184s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 406056, over cnt = 1765(5%), over = 3053, worst = 6
PHY-1002 : len = 429664, over cnt = 1225(3%), over = 1810, worst = 6
PHY-1002 : len = 454296, over cnt = 508(1%), over = 732, worst = 5
PHY-1002 : len = 464752, over cnt = 227(0%), over = 327, worst = 5
PHY-1002 : len = 471224, over cnt = 31(0%), over = 44, worst = 4
PHY-1001 : End global iterations;  0.113371s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (179.2%)

PHY-3001 : End congestion estimation;  0.269749s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (127.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04293e-06
PHY-3002 : Step(1111): len = 219911, overlap = 222.469
PHY-3002 : Step(1112): len = 219835, overlap = 223.281
PHY-3002 : Step(1113): len = 219438, overlap = 227.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.08586e-06
PHY-3002 : Step(1114): len = 216373, overlap = 231.5
PHY-3002 : Step(1115): len = 216373, overlap = 231.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.17172e-06
PHY-3002 : Step(1116): len = 221694, overlap = 209.75
PHY-3002 : Step(1117): len = 221694, overlap = 209.75
PHY-3002 : Step(1118): len = 220637, overlap = 204.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32218e-05
PHY-3002 : Step(1119): len = 232903, overlap = 184.125
PHY-3002 : Step(1120): len = 234594, overlap = 179.938
PHY-3002 : Step(1121): len = 232908, overlap = 164.594
PHY-3002 : Step(1122): len = 237656, overlap = 164.906
PHY-3002 : Step(1123): len = 242730, overlap = 143.844
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 428264, over cnt = 1769(5%), over = 3068, worst = 6
PHY-1002 : len = 452224, over cnt = 1139(3%), over = 1718, worst = 6
PHY-1002 : len = 474072, over cnt = 548(1%), over = 772, worst = 5
PHY-1002 : len = 483232, over cnt = 263(0%), over = 375, worst = 5
PHY-1002 : len = 487064, over cnt = 87(0%), over = 120, worst = 3
PHY-1001 : End global iterations;  0.116891s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.3%)

PHY-3001 : End congestion estimation;  0.278200s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (106.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70142e-05
PHY-3002 : Step(1124): len = 242173, overlap = 436.469
PHY-3002 : Step(1125): len = 244354, overlap = 422.156
PHY-3002 : Step(1126): len = 248153, overlap = 366.281
PHY-3002 : Step(1127): len = 245445, overlap = 352.719
PHY-3002 : Step(1128): len = 244658, overlap = 347.281
PHY-3002 : Step(1129): len = 244705, overlap = 349.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40284e-05
PHY-3002 : Step(1130): len = 246601, overlap = 337.313
PHY-3002 : Step(1131): len = 248357, overlap = 326.844
PHY-3002 : Step(1132): len = 251248, overlap = 311.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.80568e-05
PHY-3002 : Step(1133): len = 257443, overlap = 286.969
PHY-3002 : Step(1134): len = 265811, overlap = 264.375
PHY-3002 : Step(1135): len = 272944, overlap = 254.281
PHY-3002 : Step(1136): len = 278279, overlap = 229.688
PHY-3002 : Step(1137): len = 280972, overlap = 216.594
PHY-3002 : Step(1138): len = 280140, overlap = 207.156
PHY-3002 : Step(1139): len = 275344, overlap = 206.5
PHY-3002 : Step(1140): len = 272070, overlap = 215.406
PHY-3002 : Step(1141): len = 271108, overlap = 210.094
PHY-3002 : Step(1142): len = 270764, overlap = 221.063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 569.81 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477864, over cnt = 1643(4%), over = 2613, worst = 4
PHY-1002 : len = 493920, over cnt = 1085(3%), over = 1594, worst = 4
PHY-1002 : len = 506768, over cnt = 422(1%), over = 610, worst = 4
PHY-1002 : len = 507880, over cnt = 169(0%), over = 238, worst = 4
PHY-1002 : len = 508704, over cnt = 96(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.117127s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (146.7%)

PHY-1001 : End incremental global routing;  0.279944s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (122.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36434, tnet num: 10854, tinst num: 7203, tnode num: 37028, tedge num: 64976.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.700070s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (104.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.459993s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (116.7%)

OPT-1001 : End physical optimization;  1.539883s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (122.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3794 LUT to BLE ...
SYN-4008 : Packed 3794 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 3642 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3811/7041 primitive instances ...
PHY-3001 : End packing;  0.394337s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.0%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5156 instances
RUN-1001 : 2553 mslices, 2554 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10772 nets
RUN-1001 : 5646 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5154 instances, 5107 slices, 268 macros(3181 instances: 2121 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 272769, Over = 285.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 475304, over cnt = 1630(4%), over = 2546, worst = 4
PHY-1002 : len = 491768, over cnt = 1051(2%), over = 1495, worst = 4
PHY-1002 : len = 503456, over cnt = 499(1%), over = 696, worst = 4
PHY-1002 : len = 509168, over cnt = 209(0%), over = 277, worst = 3
PHY-1002 : len = 508720, over cnt = 96(0%), over = 131, worst = 3
PHY-1001 : End global iterations;  0.124050s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (289.7%)

PHY-3001 : End congestion estimation;  0.302117s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (175.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11491e-05
PHY-3002 : Step(1143): len = 258091, overlap = 308.5
PHY-3002 : Step(1144): len = 258091, overlap = 308.5
PHY-3002 : Step(1145): len = 255649, overlap = 317
PHY-3002 : Step(1146): len = 255892, overlap = 314.25
PHY-3002 : Step(1147): len = 256282, overlap = 317.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22982e-05
PHY-3002 : Step(1148): len = 261849, overlap = 302.5
PHY-3002 : Step(1149): len = 263985, overlap = 296.5
PHY-3002 : Step(1150): len = 265948, overlap = 290.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.45964e-05
PHY-3002 : Step(1151): len = 285646, overlap = 231.75
PHY-3002 : Step(1152): len = 290040, overlap = 224.5
PHY-3002 : Step(1153): len = 304041, overlap = 194.5
PHY-3002 : Step(1154): len = 312211, overlap = 176
PHY-3002 : Step(1155): len = 308211, overlap = 177
PHY-3002 : Step(1156): len = 306380, overlap = 197
PHY-3002 : Step(1157): len = 306621, overlap = 202.75
PHY-3002 : Step(1158): len = 311817, overlap = 194.5
PHY-3002 : Step(1159): len = 316993, overlap = 183.75
PHY-3002 : Step(1160): len = 318304, overlap = 180.25
PHY-3002 : Step(1161): len = 316385, overlap = 182.75
PHY-3002 : Step(1162): len = 315491, overlap = 179.25
PHY-3002 : Step(1163): len = 313453, overlap = 180.75
PHY-3002 : Step(1164): len = 313950, overlap = 181.5
PHY-3002 : Step(1165): len = 314472, overlap = 178
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.91927e-05
PHY-3002 : Step(1166): len = 330472, overlap = 141
PHY-3002 : Step(1167): len = 336705, overlap = 129
PHY-3002 : Step(1168): len = 339856, overlap = 123
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000178385
PHY-3002 : Step(1169): len = 350394, overlap = 117.75
PHY-3002 : Step(1170): len = 354846, overlap = 116.5
PHY-3002 : Step(1171): len = 363529, overlap = 104.75
PHY-3002 : Step(1172): len = 362346, overlap = 101.75
PHY-3002 : Step(1173): len = 360539, overlap = 100.75
PHY-3002 : Step(1174): len = 361211, overlap = 99.75
PHY-3002 : Step(1175): len = 363486, overlap = 96.25
PHY-3002 : Step(1176): len = 364014, overlap = 92
PHY-3002 : Step(1177): len = 362892, overlap = 87.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000356771
PHY-3002 : Step(1178): len = 371042, overlap = 88.75
PHY-3002 : Step(1179): len = 375492, overlap = 89
PHY-3002 : Step(1180): len = 377899, overlap = 89
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000713542
PHY-3002 : Step(1181): len = 382258, overlap = 88.5
PHY-3002 : Step(1182): len = 386383, overlap = 85.5
PHY-3002 : Step(1183): len = 390647, overlap = 81.5
PHY-3002 : Step(1184): len = 392048, overlap = 83.75
PHY-3002 : Step(1185): len = 393630, overlap = 86.75
PHY-3002 : Step(1186): len = 395039, overlap = 83
PHY-3002 : Step(1187): len = 395672, overlap = 86.5
PHY-3002 : Step(1188): len = 396060, overlap = 86.25
PHY-3002 : Step(1189): len = 396598, overlap = 86.75
PHY-3002 : Step(1190): len = 397245, overlap = 86.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00137962
PHY-3002 : Step(1191): len = 399996, overlap = 83
PHY-3002 : Step(1192): len = 402034, overlap = 84
PHY-3002 : Step(1193): len = 403855, overlap = 81.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00246084
PHY-3002 : Step(1194): len = 405088, overlap = 80.75
PHY-3002 : Step(1195): len = 407187, overlap = 77
PHY-3002 : Step(1196): len = 409831, overlap = 74.5
PHY-3002 : Step(1197): len = 413851, overlap = 72.75
PHY-3002 : Step(1198): len = 414903, overlap = 72
PHY-3002 : Step(1199): len = 415556, overlap = 72.75
PHY-3002 : Step(1200): len = 415770, overlap = 72.5
PHY-3002 : Step(1201): len = 415972, overlap = 72.25
PHY-3002 : Step(1202): len = 416348, overlap = 72.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00444224
PHY-3002 : Step(1203): len = 417029, overlap = 72
PHY-3002 : Step(1204): len = 418067, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.047018s wall, 1.046875s user + 0.781250s system = 1.828125s CPU (174.6%)

PHY-3001 : Trial Legalized: Len = 450006
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 727600, over cnt = 638(1%), over = 797, worst = 4
PHY-1002 : len = 731088, over cnt = 349(0%), over = 423, worst = 3
PHY-1002 : len = 731920, over cnt = 144(0%), over = 174, worst = 3
PHY-1002 : len = 732024, over cnt = 78(0%), over = 93, worst = 2
PHY-1002 : len = 731624, over cnt = 33(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  0.137767s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (192.8%)

PHY-3001 : End congestion estimation;  0.333501s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (135.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000118192
PHY-3002 : Step(1205): len = 404715, overlap = 32.75
PHY-3002 : Step(1206): len = 394083, overlap = 59.75
PHY-3002 : Step(1207): len = 396787, overlap = 57.25
PHY-3002 : Step(1208): len = 397977, overlap = 52.25
PHY-3002 : Step(1209): len = 396724, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.6%)

PHY-3001 : Legalized: Len = 409609, Over = 0
PHY-3001 : End spreading;  0.013730s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.8%)

PHY-3001 : Final: Len = 409609, Over = 0
RUN-1003 : finish command "place" in  11.056766s wall, 28.281250s user + 3.046875s system = 31.328125s CPU (283.3%)

RUN-1004 : used memory is 962 MB, reserved memory is 1073 MB, peak memory is 1439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5156 instances
RUN-1001 : 2553 mslices, 2554 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10772 nets
RUN-1001 : 5646 nets have 2 pins
RUN-1001 : 4872 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 669144, over cnt = 851(2%), over = 1023, worst = 3
PHY-1002 : len = 674040, over cnt = 452(1%), over = 523, worst = 3
PHY-1002 : len = 675312, over cnt = 234(0%), over = 265, worst = 2
PHY-1002 : len = 673568, over cnt = 87(0%), over = 101, worst = 2
PHY-1002 : len = 672992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125538s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (199.1%)

PHY-1001 : End global routing;  0.732238s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (117.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126149s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 937040, over cnt = 309(0%), over = 309, worst = 1
PHY-1001 : End Routed; 5.330582s wall, 20.437500s user + 0.109375s system = 20.546875s CPU (385.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 933736, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 1; 0.095092s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (213.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 933456, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.066654s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (187.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 933376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.060152s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 933392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 933392
PHY-1001 : End DR Iter 4; 0.055027s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (142.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.389535s wall, 24.640625s user + 0.171875s system = 24.812500s CPU (264.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.953985s wall, 26.296875s user + 0.187500s system = 26.484375s CPU (241.8%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1133 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10156   out of  19600   51.82%
#reg                    181   out of  19600    0.92%
#le                   10173
  #lut only            9992   out of  10173   98.22%
  #reg only              17   out of  10173    0.17%
  #lut&reg              164   out of  10173    1.61%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.761269s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (100.7%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1133 MB, peak memory is 1439 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5156
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10772, pip num: 81838
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3063 valid insts, and 296242 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.159604s wall, 73.328125s user + 0.078125s system = 73.406250s CPU (722.5%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1166 MB, peak memory is 1439 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.485202s wall, 1.421875s user + 0.140625s system = 1.562500s CPU (105.2%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1221 MB, peak memory is 1439 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.492270s wall, 0.625000s user + 0.640625s system = 1.265625s CPU (16.9%)

RUN-1004 : used memory is 1152 MB, reserved memory is 1251 MB, peak memory is 1439 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.539124s wall, 2.156250s user + 0.796875s system = 2.953125s CPU (31.0%)

RUN-1004 : used memory is 1100 MB, reserved memory is 1199 MB, peak memory is 1439 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.910674s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (102.0%)

RUN-1004 : used memory is 857 MB, reserved memory is 996 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              272
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.155457s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (101.4%)

RUN-1004 : used memory is 860 MB, reserved memory is 998 MB, peak memory is 1439 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 272 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16115/26 useful/useless nets, 12461/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16341/4 useful/useless nets, 12687/4 useful/useless insts
SYN-1032 : 16105/6 useful/useless nets, 12453/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3784 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.35 sec, map =   0.00 sec
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
SYN-3001 : Mapper mapped 4100 instances into 3792 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11916
  #lut4                2355
  #lut5                1437
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8124

Utilization Statistics
#lut                  11916   out of  19600   60.80%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11916 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  9.439722s wall, 10.953125s user + 0.140625s system = 11.093750s CPU (117.5%)

RUN-1004 : used memory is 952 MB, reserved memory is 1085 MB, peak memory is 1439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.566134s wall, 2.656250s user + 0.125000s system = 2.781250s CPU (108.4%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1149 MB, peak memory is 1439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7208 instances
RUN-1001 : 3792 luts, 181 seqs, 2126 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10859 nets
RUN-1001 : 5703 nets have 2 pins
RUN-1001 : 4902 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7206 instances, 3792 luts, 181 seqs, 3186 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.460262s wall, 6.718750s user + 0.156250s system = 6.875000s CPU (106.4%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1151 MB, peak memory is 1439 MB
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.25336e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1210): len = 1.79401e+06, overlap = 159
PHY-3002 : Step(1211): len = 1.15124e+06, overlap = 393.656
PHY-3002 : Step(1212): len = 791685, overlap = 589.406
PHY-3002 : Step(1213): len = 607690, overlap = 703.719
PHY-3002 : Step(1214): len = 487783, overlap = 790.25
PHY-3002 : Step(1215): len = 398584, overlap = 911.063
PHY-3002 : Step(1216): len = 332381, overlap = 1002.28
PHY-3002 : Step(1217): len = 276336, overlap = 1051.22
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.572007s wall, 11.218750s user + 0.328125s system = 11.546875s CPU (134.7%)

RUN-1004 : used memory is 969 MB, reserved memory is 1110 MB, peak memory is 1439 MB
GUI-1001 : Download success!
PHY-3002 : Step(1218): len = 261645, overlap = 1118.75
PHY-3002 : Step(1219): len = 237219, overlap = 1193.38
PHY-3002 : Step(1220): len = 222723, overlap = 1268.16
PHY-3002 : Step(1221): len = 190866, overlap = 1323.78
PHY-3002 : Step(1222): len = 189067, overlap = 1332.44
PHY-3002 : Step(1223): len = 179629, overlap = 1342.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13247e-06
PHY-3002 : Step(1224): len = 222683, overlap = 1210.91
PHY-3002 : Step(1225): len = 232027, overlap = 1194.94
PHY-3002 : Step(1226): len = 217175, overlap = 1099.44
PHY-3002 : Step(1227): len = 254511, overlap = 816.063
PHY-3002 : Step(1228): len = 259302, overlap = 702.156
PHY-3002 : Step(1229): len = 242438, overlap = 658
PHY-3002 : Step(1230): len = 243117, overlap = 645.281
PHY-3002 : Step(1231): len = 239833, overlap = 624.5
PHY-3002 : Step(1232): len = 235296, overlap = 598.719
PHY-3002 : Step(1233): len = 233356, overlap = 584.188
PHY-3002 : Step(1234): len = 229640, overlap = 568.406
PHY-3002 : Step(1235): len = 233752, overlap = 567.594
PHY-3002 : Step(1236): len = 238477, overlap = 541.094
PHY-3002 : Step(1237): len = 241236, overlap = 513.344
PHY-3002 : Step(1238): len = 235099, overlap = 477.438
PHY-3002 : Step(1239): len = 233556, overlap = 461.75
PHY-3002 : Step(1240): len = 231826, overlap = 453.188
PHY-3002 : Step(1241): len = 223683, overlap = 436.219
PHY-3002 : Step(1242): len = 208709, overlap = 427.906
PHY-3002 : Step(1243): len = 201258, overlap = 395.719
PHY-3002 : Step(1244): len = 201876, overlap = 387.438
PHY-3002 : Step(1245): len = 201130, overlap = 365.719
PHY-3002 : Step(1246): len = 203293, overlap = 363.438
PHY-3002 : Step(1247): len = 195528, overlap = 362.281
PHY-3002 : Step(1248): len = 196011, overlap = 354.063
PHY-3002 : Step(1249): len = 196796, overlap = 340.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26494e-06
PHY-3002 : Step(1250): len = 189354, overlap = 333.875
PHY-3002 : Step(1251): len = 190704, overlap = 330.719
PHY-3002 : Step(1252): len = 192154, overlap = 323.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.52987e-06
PHY-3002 : Step(1253): len = 201179, overlap = 286.281
PHY-3002 : Step(1254): len = 203613, overlap = 275.094
PHY-3002 : Step(1255): len = 214819, overlap = 182.781
PHY-3002 : Step(1256): len = 219826, overlap = 162.469
PHY-3002 : Step(1257): len = 214199, overlap = 153.75
PHY-3002 : Step(1258): len = 215544, overlap = 144.906
PHY-3002 : Step(1259): len = 214444, overlap = 144.281
PHY-3002 : Step(1260): len = 213111, overlap = 154.531
PHY-3002 : Step(1261): len = 210562, overlap = 157.375
PHY-3002 : Step(1262): len = 208839, overlap = 149.938
PHY-3002 : Step(1263): len = 209284, overlap = 145.219
PHY-3002 : Step(1264): len = 209789, overlap = 141.625
PHY-3002 : Step(1265): len = 209789, overlap = 141.625
PHY-3002 : Step(1266): len = 206729, overlap = 146.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.05974e-06
PHY-3002 : Step(1267): len = 212893, overlap = 130.438
PHY-3002 : Step(1268): len = 212893, overlap = 130.438
PHY-3002 : Step(1269): len = 210027, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49303e-05
PHY-3002 : Step(1270): len = 228838, overlap = 103.281
PHY-3002 : Step(1271): len = 231163, overlap = 100.188
PHY-3002 : Step(1272): len = 226320, overlap = 94.5313
PHY-3002 : Step(1273): len = 230570, overlap = 91.8125
PHY-3002 : Step(1274): len = 237947, overlap = 92.0313
PHY-3002 : Step(1275): len = 237736, overlap = 84.4375
PHY-3002 : Step(1276): len = 231815, overlap = 78.25
PHY-3002 : Step(1277): len = 233003, overlap = 74.9688
PHY-3002 : Step(1278): len = 234741, overlap = 75.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.98606e-05
PHY-3002 : Step(1279): len = 229685, overlap = 71.5
PHY-3002 : Step(1280): len = 231384, overlap = 67.0625
PHY-3002 : Step(1281): len = 235816, overlap = 59.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.97211e-05
PHY-3002 : Step(1282): len = 239742, overlap = 51.6875
PHY-3002 : Step(1283): len = 241468, overlap = 51.3125
PHY-3002 : Step(1284): len = 253884, overlap = 32.4375
PHY-3002 : Step(1285): len = 260080, overlap = 22.9375
PHY-3002 : Step(1286): len = 252504, overlap = 17.5625
PHY-3002 : Step(1287): len = 251287, overlap = 27.875
PHY-3002 : Step(1288): len = 252441, overlap = 32.0625
PHY-3002 : Step(1289): len = 252970, overlap = 39.0313
PHY-3002 : Step(1290): len = 250927, overlap = 48.375
PHY-3002 : Step(1291): len = 247796, overlap = 43.8438
PHY-3002 : Step(1292): len = 247737, overlap = 44.2188
PHY-3002 : Step(1293): len = 248426, overlap = 42.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000119442
PHY-3002 : Step(1294): len = 250235, overlap = 42.4688
PHY-3002 : Step(1295): len = 251641, overlap = 40.3438
PHY-3002 : Step(1296): len = 253163, overlap = 38.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000217485
PHY-3002 : Step(1297): len = 254080, overlap = 38.1563
PHY-3002 : Step(1298): len = 254789, overlap = 37.625
PHY-3002 : Step(1299): len = 257624, overlap = 34.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (393.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477072, over cnt = 1610(4%), over = 2718, worst = 6
PHY-1002 : len = 499592, over cnt = 965(2%), over = 1463, worst = 6
PHY-1002 : len = 513712, over cnt = 485(1%), over = 721, worst = 6
PHY-1002 : len = 519320, over cnt = 207(0%), over = 310, worst = 6
PHY-1002 : len = 517168, over cnt = 76(0%), over = 139, worst = 6
PHY-1001 : End global iterations;  0.111421s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (126.2%)

PHY-3001 : End congestion estimation;  0.271366s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83518e-06
PHY-3002 : Step(1300): len = 248592, overlap = 91.9063
PHY-3002 : Step(1301): len = 248916, overlap = 91.8438
PHY-3002 : Step(1302): len = 242654, overlap = 101.781
PHY-3002 : Step(1303): len = 243569, overlap = 105.219
PHY-3002 : Step(1304): len = 244076, overlap = 123.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(1305): len = 234433, overlap = 121.063
PHY-3002 : Step(1306): len = 234433, overlap = 121.063
PHY-3002 : Step(1307): len = 236578, overlap = 109.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73407e-05
PHY-3002 : Step(1308): len = 238407, overlap = 98.125
PHY-3002 : Step(1309): len = 238407, overlap = 98.125
PHY-3002 : Step(1310): len = 238254, overlap = 97.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447904, over cnt = 1530(4%), over = 2664, worst = 6
PHY-1002 : len = 472912, over cnt = 889(2%), over = 1326, worst = 6
PHY-1002 : len = 488504, over cnt = 510(1%), over = 708, worst = 5
PHY-1002 : len = 493928, over cnt = 196(0%), over = 283, worst = 4
PHY-1002 : len = 493376, over cnt = 82(0%), over = 132, worst = 4
PHY-1001 : End global iterations;  0.115972s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (161.7%)

PHY-3001 : End congestion estimation;  0.283967s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (126.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17066e-05
PHY-3002 : Step(1311): len = 241757, overlap = 376.75
PHY-3002 : Step(1312): len = 241757, overlap = 376.75
PHY-3002 : Step(1313): len = 238533, overlap = 398.313
PHY-3002 : Step(1314): len = 239267, overlap = 396.5
PHY-3002 : Step(1315): len = 239683, overlap = 396.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(1316): len = 240167, overlap = 362.281
PHY-3002 : Step(1317): len = 241078, overlap = 357.719
PHY-3002 : Step(1318): len = 242730, overlap = 350.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68265e-05
PHY-3002 : Step(1319): len = 254081, overlap = 326.813
PHY-3002 : Step(1320): len = 258083, overlap = 323.906
PHY-3002 : Step(1321): len = 263084, overlap = 269.688
PHY-3002 : Step(1322): len = 264071, overlap = 267.531
PHY-3002 : Step(1323): len = 264802, overlap = 239.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.36531e-05
PHY-3002 : Step(1324): len = 270935, overlap = 217.813
PHY-3002 : Step(1325): len = 270935, overlap = 217.813
PHY-3002 : Step(1326): len = 271982, overlap = 215.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016854
PHY-3002 : Step(1327): len = 284415, overlap = 197.531
PHY-3002 : Step(1328): len = 290683, overlap = 191.031
PHY-3002 : Step(1329): len = 296238, overlap = 175.094
PHY-3002 : Step(1330): len = 297846, overlap = 172.813
PHY-3002 : Step(1331): len = 300499, overlap = 147.688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 498.59 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 527504, over cnt = 1415(4%), over = 2069, worst = 6
PHY-1002 : len = 539376, over cnt = 888(2%), over = 1220, worst = 4
PHY-1002 : len = 545856, over cnt = 411(1%), over = 565, worst = 4
PHY-1002 : len = 546264, over cnt = 202(0%), over = 292, worst = 4
PHY-1002 : len = 547456, over cnt = 91(0%), over = 139, worst = 4
PHY-1001 : End global iterations;  0.116783s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (227.5%)

PHY-1001 : End incremental global routing;  0.286582s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (152.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36499, tnet num: 10857, tinst num: 7206, tnode num: 37093, tedge num: 65100.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.659039s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.405460s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (110.1%)

OPT-1001 : End physical optimization;  1.486804s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (109.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3792 LUT to BLE ...
SYN-4008 : Packed 3792 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 3670 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7072 primitive instances ...
PHY-3001 : End packing;  0.382092s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.2%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5182 instances, 5135 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 301895, Over = 214.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 526848, over cnt = 1370(3%), over = 2002, worst = 5
PHY-1002 : len = 538776, over cnt = 813(2%), over = 1118, worst = 4
PHY-1002 : len = 543480, over cnt = 420(1%), over = 558, worst = 4
PHY-1002 : len = 546208, over cnt = 148(0%), over = 199, worst = 4
PHY-1002 : len = 545800, over cnt = 72(0%), over = 94, worst = 4
PHY-1001 : End global iterations;  0.125881s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (124.1%)

PHY-3001 : End congestion estimation;  0.312974s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (109.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27859e-05
PHY-3002 : Step(1332): len = 269318, overlap = 251
PHY-3002 : Step(1333): len = 264827, overlap = 264
PHY-3002 : Step(1334): len = 259529, overlap = 282.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7919e-05
PHY-3002 : Step(1335): len = 278240, overlap = 244.75
PHY-3002 : Step(1336): len = 280861, overlap = 240.75
PHY-3002 : Step(1337): len = 286278, overlap = 226
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58381e-05
PHY-3002 : Step(1338): len = 303145, overlap = 189.5
PHY-3002 : Step(1339): len = 308081, overlap = 181.25
PHY-3002 : Step(1340): len = 318933, overlap = 162.25
PHY-3002 : Step(1341): len = 323193, overlap = 156.5
PHY-3002 : Step(1342): len = 319898, overlap = 167.5
PHY-3002 : Step(1343): len = 316908, overlap = 165.5
PHY-3002 : Step(1344): len = 314729, overlap = 166.25
PHY-3002 : Step(1345): len = 316499, overlap = 170.5
PHY-3002 : Step(1346): len = 318450, overlap = 169.75
PHY-3002 : Step(1347): len = 318242, overlap = 161.75
PHY-3002 : Step(1348): len = 318232, overlap = 164
PHY-3002 : Step(1349): len = 316269, overlap = 165.75
PHY-3002 : Step(1350): len = 316269, overlap = 165.75
PHY-3002 : Step(1351): len = 316040, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151483
PHY-3002 : Step(1352): len = 329922, overlap = 150.25
PHY-3002 : Step(1353): len = 336823, overlap = 143.75
PHY-3002 : Step(1354): len = 341185, overlap = 138.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302965
PHY-3002 : Step(1355): len = 346458, overlap = 123.75
PHY-3002 : Step(1356): len = 349085, overlap = 124.5
PHY-3002 : Step(1357): len = 354683, overlap = 118.75
PHY-3002 : Step(1358): len = 359176, overlap = 114
PHY-3002 : Step(1359): len = 362162, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.986946s wall, 1.078125s user + 0.593750s system = 1.671875s CPU (169.4%)

PHY-3001 : Trial Legalized: Len = 404422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 687248, over cnt = 668(1%), over = 810, worst = 3
PHY-1002 : len = 690840, over cnt = 381(1%), over = 452, worst = 3
PHY-1002 : len = 691944, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 690992, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 691008, over cnt = 36(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.144500s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (237.9%)

PHY-3001 : End congestion estimation;  0.346841s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (157.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102008
PHY-3002 : Step(1360): len = 360033, overlap = 39
PHY-3002 : Step(1361): len = 351092, overlap = 62.25
PHY-3002 : Step(1362): len = 354063, overlap = 64.5
PHY-3002 : Step(1363): len = 354664, overlap = 63.5
PHY-3002 : Step(1364): len = 355017, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.5%)

PHY-3001 : Legalized: Len = 370117, Over = 0
PHY-3001 : End spreading;  0.013814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.1%)

PHY-3001 : Final: Len = 370117, Over = 0
RUN-1003 : finish command "place" in  10.836202s wall, 26.421875s user + 2.343750s system = 28.765625s CPU (265.5%)

RUN-1004 : used memory is 980 MB, reserved memory is 1119 MB, peak memory is 1439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636744, over cnt = 830(2%), over = 1024, worst = 3
PHY-1002 : len = 641688, over cnt = 485(1%), over = 570, worst = 3
PHY-1002 : len = 643424, over cnt = 190(0%), over = 230, worst = 3
PHY-1002 : len = 642984, over cnt = 90(0%), over = 110, worst = 2
PHY-1002 : len = 642560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128720s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (194.2%)

PHY-1001 : End global routing;  0.649985s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (125.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.079925s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 893464, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End Routed; 4.962775s wall, 17.500000s user + 0.296875s system = 17.796875s CPU (358.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 889040, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End DR Iter 1; 0.100938s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (139.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 889192, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.067389s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 889216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 889216
PHY-1001 : End DR Iter 3; 0.056633s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.991230s wall, 21.343750s user + 0.625000s system = 21.968750s CPU (244.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.523920s wall, 22.984375s user + 0.703125s system = 23.687500s CPU (225.1%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1171 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10164   out of  19600   51.86%
#reg                    181   out of  19600    0.92%
#le                   10209
  #lut only           10028   out of  10209   98.23%
  #reg only              45   out of  10209    0.44%
  #lut&reg              136   out of  10209    1.33%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.796719s wall, 2.718750s user + 0.093750s system = 2.812500s CPU (100.6%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1171 MB, peak memory is 1439 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5184
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10775, pip num: 80877
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3045 valid insts, and 294269 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.463974s wall, 74.703125s user + 0.562500s system = 75.265625s CPU (719.3%)

RUN-1004 : used memory is 1073 MB, reserved memory is 1197 MB, peak memory is 1439 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.484451s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (103.2%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1235 MB, peak memory is 1439 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.311189s wall, 1.000000s user + 0.750000s system = 1.750000s CPU (23.9%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1261 MB, peak memory is 1439 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.351108s wall, 2.640625s user + 0.828125s system = 3.468750s CPU (37.1%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1219 MB, peak memory is 1439 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.706503s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (101.6%)

RUN-1004 : used memory is 878 MB, reserved memory is 1018 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              272
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.143796s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (103.8%)

RUN-1004 : used memory is 881 MB, reserved memory is 1020 MB, peak memory is 1439 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 272 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16115/26 useful/useless nets, 12461/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16341/4 useful/useless nets, 12687/4 useful/useless insts
SYN-1032 : 16105/6 useful/useless nets, 12453/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3784 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.37 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4100 instances into 3792 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11916
  #lut4                2355
  #lut5                1437
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8124

Utilization Statistics
#lut                  11916   out of  19600   60.80%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11916 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  9.332987s wall, 9.312500s user + 0.312500s system = 9.625000s CPU (103.1%)

RUN-1004 : used memory is 932 MB, reserved memory is 1067 MB, peak memory is 1439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.441478s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (100.5%)

RUN-1004 : used memory is 934 MB, reserved memory is 1068 MB, peak memory is 1439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7208 instances
RUN-1001 : 3792 luts, 181 seqs, 2126 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10859 nets
RUN-1001 : 5703 nets have 2 pins
RUN-1001 : 4902 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7206 instances, 3792 luts, 181 seqs, 3186 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.25336e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1365): len = 1.79401e+06, overlap = 159
PHY-3002 : Step(1366): len = 1.15124e+06, overlap = 393.656
PHY-3002 : Step(1367): len = 791685, overlap = 589.406
PHY-3002 : Step(1368): len = 607690, overlap = 703.719
PHY-3002 : Step(1369): len = 487783, overlap = 790.25
PHY-3002 : Step(1370): len = 398584, overlap = 911.063
PHY-3002 : Step(1371): len = 332381, overlap = 1002.28
PHY-3002 : Step(1372): len = 276336, overlap = 1051.22
PHY-3002 : Step(1373): len = 261645, overlap = 1118.75
PHY-3002 : Step(1374): len = 237219, overlap = 1193.38
PHY-3002 : Step(1375): len = 222723, overlap = 1268.16
PHY-3002 : Step(1376): len = 190866, overlap = 1323.78
PHY-3002 : Step(1377): len = 189067, overlap = 1332.44
PHY-3002 : Step(1378): len = 179629, overlap = 1342.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13247e-06
PHY-3002 : Step(1379): len = 222683, overlap = 1210.91
PHY-3002 : Step(1380): len = 232027, overlap = 1194.94
PHY-3002 : Step(1381): len = 217175, overlap = 1099.44
PHY-3002 : Step(1382): len = 254511, overlap = 816.063
PHY-3002 : Step(1383): len = 259302, overlap = 702.156
PHY-3002 : Step(1384): len = 242438, overlap = 658
PHY-3002 : Step(1385): len = 243117, overlap = 645.281
PHY-3002 : Step(1386): len = 239833, overlap = 624.5
PHY-3002 : Step(1387): len = 235296, overlap = 598.719
PHY-3002 : Step(1388): len = 233356, overlap = 584.188
PHY-3002 : Step(1389): len = 229640, overlap = 568.406
PHY-3002 : Step(1390): len = 233752, overlap = 567.594
PHY-3002 : Step(1391): len = 238477, overlap = 541.094
PHY-3002 : Step(1392): len = 241236, overlap = 513.344
PHY-3002 : Step(1393): len = 235099, overlap = 477.438
PHY-3002 : Step(1394): len = 233556, overlap = 461.75
PHY-3002 : Step(1395): len = 231826, overlap = 453.188
PHY-3002 : Step(1396): len = 223683, overlap = 436.219
PHY-3002 : Step(1397): len = 208709, overlap = 427.906
PHY-3002 : Step(1398): len = 201258, overlap = 395.719
PHY-3002 : Step(1399): len = 201876, overlap = 387.438
PHY-3002 : Step(1400): len = 201130, overlap = 365.719
PHY-3002 : Step(1401): len = 203293, overlap = 363.438
PHY-3002 : Step(1402): len = 195528, overlap = 362.281
PHY-3002 : Step(1403): len = 196011, overlap = 354.063
PHY-3002 : Step(1404): len = 196796, overlap = 340.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26494e-06
PHY-3002 : Step(1405): len = 189354, overlap = 333.875
PHY-3002 : Step(1406): len = 190704, overlap = 330.719
PHY-3002 : Step(1407): len = 192154, overlap = 323.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.52987e-06
PHY-3002 : Step(1408): len = 201179, overlap = 286.281
PHY-3002 : Step(1409): len = 203613, overlap = 275.094
PHY-3002 : Step(1410): len = 214819, overlap = 182.781
PHY-3002 : Step(1411): len = 219826, overlap = 162.469
PHY-3002 : Step(1412): len = 214199, overlap = 153.75
PHY-3002 : Step(1413): len = 215544, overlap = 144.906
PHY-3002 : Step(1414): len = 214444, overlap = 144.281
PHY-3002 : Step(1415): len = 213111, overlap = 154.531
PHY-3002 : Step(1416): len = 210562, overlap = 157.375
PHY-3002 : Step(1417): len = 208839, overlap = 149.938
PHY-3002 : Step(1418): len = 209284, overlap = 145.219
PHY-3002 : Step(1419): len = 209789, overlap = 141.625
PHY-3002 : Step(1420): len = 209789, overlap = 141.625
PHY-3002 : Step(1421): len = 206729, overlap = 146.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.05974e-06
PHY-3002 : Step(1422): len = 212893, overlap = 130.438
PHY-3002 : Step(1423): len = 212893, overlap = 130.438
PHY-3002 : Step(1424): len = 210027, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49303e-05
PHY-3002 : Step(1425): len = 228838, overlap = 103.281
PHY-3002 : Step(1426): len = 231163, overlap = 100.188
PHY-3002 : Step(1427): len = 226320, overlap = 94.5313
PHY-3002 : Step(1428): len = 230570, overlap = 91.8125
PHY-3002 : Step(1429): len = 237947, overlap = 92.0313
PHY-3002 : Step(1430): len = 237736, overlap = 84.4375
PHY-3002 : Step(1431): len = 231815, overlap = 78.25
PHY-3002 : Step(1432): len = 233003, overlap = 74.9688
PHY-3002 : Step(1433): len = 234741, overlap = 75.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.98606e-05
PHY-3002 : Step(1434): len = 229685, overlap = 71.5
PHY-3002 : Step(1435): len = 231384, overlap = 67.0625
PHY-3002 : Step(1436): len = 235816, overlap = 59.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.97211e-05
PHY-3002 : Step(1437): len = 239742, overlap = 51.6875
PHY-3002 : Step(1438): len = 241468, overlap = 51.3125
PHY-3002 : Step(1439): len = 253884, overlap = 32.4375
PHY-3002 : Step(1440): len = 260080, overlap = 22.9375
PHY-3002 : Step(1441): len = 252504, overlap = 17.5625
PHY-3002 : Step(1442): len = 251287, overlap = 27.875
PHY-3002 : Step(1443): len = 252441, overlap = 32.0625
PHY-3002 : Step(1444): len = 252970, overlap = 39.0313
PHY-3002 : Step(1445): len = 250927, overlap = 48.375
PHY-3002 : Step(1446): len = 247796, overlap = 43.8438
PHY-3002 : Step(1447): len = 247737, overlap = 44.2188
PHY-3002 : Step(1448): len = 248426, overlap = 42.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000119442
PHY-3002 : Step(1449): len = 250235, overlap = 42.4688
PHY-3002 : Step(1450): len = 251641, overlap = 40.3438
PHY-3002 : Step(1451): len = 253163, overlap = 38.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000217485
PHY-3002 : Step(1452): len = 254080, overlap = 38.1563
PHY-3002 : Step(1453): len = 254789, overlap = 37.625
PHY-3002 : Step(1454): len = 257624, overlap = 34.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477072, over cnt = 1610(4%), over = 2718, worst = 6
PHY-1002 : len = 499592, over cnt = 965(2%), over = 1463, worst = 6
PHY-1002 : len = 513712, over cnt = 485(1%), over = 721, worst = 6
PHY-1002 : len = 519320, over cnt = 207(0%), over = 310, worst = 6
PHY-1002 : len = 517168, over cnt = 76(0%), over = 139, worst = 6
PHY-1001 : End global iterations;  0.113697s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (274.9%)

PHY-3001 : End congestion estimation;  0.269576s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (173.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83518e-06
PHY-3002 : Step(1455): len = 248592, overlap = 91.9063
PHY-3002 : Step(1456): len = 248916, overlap = 91.8438
PHY-3002 : Step(1457): len = 242654, overlap = 101.781
PHY-3002 : Step(1458): len = 243569, overlap = 105.219
PHY-3002 : Step(1459): len = 244076, overlap = 123.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(1460): len = 234433, overlap = 121.063
PHY-3002 : Step(1461): len = 234433, overlap = 121.063
PHY-3002 : Step(1462): len = 236578, overlap = 109.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73407e-05
PHY-3002 : Step(1463): len = 238407, overlap = 98.125
PHY-3002 : Step(1464): len = 238407, overlap = 98.125
PHY-3002 : Step(1465): len = 238254, overlap = 97.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447904, over cnt = 1530(4%), over = 2664, worst = 6
PHY-1002 : len = 472912, over cnt = 889(2%), over = 1326, worst = 6
PHY-1002 : len = 488504, over cnt = 510(1%), over = 708, worst = 5
PHY-1002 : len = 493928, over cnt = 196(0%), over = 283, worst = 4
PHY-1002 : len = 493376, over cnt = 82(0%), over = 132, worst = 4
PHY-1001 : End global iterations;  0.116537s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (268.2%)

PHY-3001 : End congestion estimation;  0.281323s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (166.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17066e-05
PHY-3002 : Step(1466): len = 241757, overlap = 376.75
PHY-3002 : Step(1467): len = 241757, overlap = 376.75
PHY-3002 : Step(1468): len = 238533, overlap = 398.313
PHY-3002 : Step(1469): len = 239267, overlap = 396.5
PHY-3002 : Step(1470): len = 239683, overlap = 396.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(1471): len = 240167, overlap = 362.281
PHY-3002 : Step(1472): len = 241078, overlap = 357.719
PHY-3002 : Step(1473): len = 242730, overlap = 350.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68265e-05
PHY-3002 : Step(1474): len = 254081, overlap = 326.813
PHY-3002 : Step(1475): len = 258083, overlap = 323.906
PHY-3002 : Step(1476): len = 263084, overlap = 269.688
PHY-3002 : Step(1477): len = 264071, overlap = 267.531
PHY-3002 : Step(1478): len = 264802, overlap = 239.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.36531e-05
PHY-3002 : Step(1479): len = 270935, overlap = 217.813
PHY-3002 : Step(1480): len = 270935, overlap = 217.813
PHY-3002 : Step(1481): len = 271982, overlap = 215.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016854
PHY-3002 : Step(1482): len = 284415, overlap = 197.531
PHY-3002 : Step(1483): len = 290683, overlap = 191.031
PHY-3002 : Step(1484): len = 296238, overlap = 175.094
PHY-3002 : Step(1485): len = 297846, overlap = 172.813
PHY-3002 : Step(1486): len = 300499, overlap = 147.688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 498.59 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 527504, over cnt = 1415(4%), over = 2069, worst = 6
PHY-1002 : len = 539376, over cnt = 888(2%), over = 1220, worst = 4
PHY-1002 : len = 545856, over cnt = 411(1%), over = 565, worst = 4
PHY-1002 : len = 546264, over cnt = 202(0%), over = 292, worst = 4
PHY-1002 : len = 547456, over cnt = 91(0%), over = 139, worst = 4
PHY-1001 : End global iterations;  0.119304s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (157.2%)

PHY-1001 : End incremental global routing;  0.289806s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (124.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36499, tnet num: 10857, tinst num: 7206, tnode num: 37093, tedge num: 65100.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.696036s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.460613s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (107.0%)

OPT-1001 : End physical optimization;  1.543746s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (106.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3792 LUT to BLE ...
SYN-4008 : Packed 3792 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 3670 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7072 primitive instances ...
PHY-3001 : End packing;  0.387996s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (100.7%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5182 instances, 5135 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 301895, Over = 214.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 526848, over cnt = 1370(3%), over = 2002, worst = 5
PHY-1002 : len = 538776, over cnt = 813(2%), over = 1118, worst = 4
PHY-1002 : len = 543480, over cnt = 420(1%), over = 558, worst = 4
PHY-1002 : len = 546208, over cnt = 148(0%), over = 199, worst = 4
PHY-1002 : len = 545800, over cnt = 72(0%), over = 94, worst = 4
PHY-1001 : End global iterations;  0.127302s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (208.7%)

PHY-3001 : End congestion estimation;  0.323533s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27859e-05
PHY-3002 : Step(1487): len = 269318, overlap = 251
PHY-3002 : Step(1488): len = 264827, overlap = 264
PHY-3002 : Step(1489): len = 259529, overlap = 282.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7919e-05
PHY-3002 : Step(1490): len = 278240, overlap = 244.75
PHY-3002 : Step(1491): len = 280861, overlap = 240.75
PHY-3002 : Step(1492): len = 286278, overlap = 226
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58381e-05
PHY-3002 : Step(1493): len = 303145, overlap = 189.5
PHY-3002 : Step(1494): len = 308081, overlap = 181.25
PHY-3002 : Step(1495): len = 318933, overlap = 162.25
PHY-3002 : Step(1496): len = 323193, overlap = 156.5
PHY-3002 : Step(1497): len = 319898, overlap = 167.5
PHY-3002 : Step(1498): len = 316908, overlap = 165.5
PHY-3002 : Step(1499): len = 314729, overlap = 166.25
PHY-3002 : Step(1500): len = 316499, overlap = 170.5
PHY-3002 : Step(1501): len = 318450, overlap = 169.75
PHY-3002 : Step(1502): len = 318242, overlap = 161.75
PHY-3002 : Step(1503): len = 318232, overlap = 164
PHY-3002 : Step(1504): len = 316269, overlap = 165.75
PHY-3002 : Step(1505): len = 316269, overlap = 165.75
PHY-3002 : Step(1506): len = 316040, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151483
PHY-3002 : Step(1507): len = 329922, overlap = 150.25
PHY-3002 : Step(1508): len = 336823, overlap = 143.75
PHY-3002 : Step(1509): len = 341185, overlap = 138.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302965
PHY-3002 : Step(1510): len = 346458, overlap = 123.75
PHY-3002 : Step(1511): len = 349085, overlap = 124.5
PHY-3002 : Step(1512): len = 354683, overlap = 118.75
PHY-3002 : Step(1513): len = 359176, overlap = 114
PHY-3002 : Step(1514): len = 362162, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.079276s wall, 1.093750s user + 0.484375s system = 1.578125s CPU (146.2%)

PHY-3001 : Trial Legalized: Len = 404422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 687248, over cnt = 668(1%), over = 810, worst = 3
PHY-1002 : len = 690840, over cnt = 381(1%), over = 452, worst = 3
PHY-1002 : len = 691944, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 690992, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 691008, over cnt = 36(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.151084s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (206.8%)

PHY-3001 : End congestion estimation;  0.353529s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (145.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102008
PHY-3002 : Step(1515): len = 360033, overlap = 39
PHY-3002 : Step(1516): len = 351092, overlap = 62.25
PHY-3002 : Step(1517): len = 354063, overlap = 64.5
PHY-3002 : Step(1518): len = 354664, overlap = 63.5
PHY-3002 : Step(1519): len = 355017, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-3001 : Legalized: Len = 370117, Over = 0
PHY-3001 : End spreading;  0.014587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.1%)

PHY-3001 : Final: Len = 370117, Over = 0
RUN-1003 : finish command "place" in  11.258719s wall, 26.750000s user + 2.578125s system = 29.328125s CPU (260.5%)

RUN-1004 : used memory is 976 MB, reserved memory is 1113 MB, peak memory is 1439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636744, over cnt = 830(2%), over = 1024, worst = 3
PHY-1002 : len = 641688, over cnt = 485(1%), over = 570, worst = 3
PHY-1002 : len = 643424, over cnt = 190(0%), over = 230, worst = 3
PHY-1002 : len = 642984, over cnt = 90(0%), over = 110, worst = 2
PHY-1002 : len = 642560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128688s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (291.4%)

PHY-1001 : End global routing;  0.671291s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (144.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.081731s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 893464, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End Routed; 5.046291s wall, 17.968750s user + 0.312500s system = 18.281250s CPU (362.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 889040, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End DR Iter 1; 0.108116s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (130.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 889192, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.072648s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (150.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 889216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 889216
PHY-1001 : End DR Iter 3; 0.058668s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.137193s wall, 21.968750s user + 0.531250s system = 22.500000s CPU (246.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.651274s wall, 23.734375s user + 0.593750s system = 24.328125s CPU (228.4%)

RUN-1004 : used memory is 1038 MB, reserved memory is 1163 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10164   out of  19600   51.86%
#reg                    181   out of  19600    0.92%
#le                   10209
  #lut only           10028   out of  10209   98.23%
  #reg only              45   out of  10209    0.44%
  #lut&reg              136   out of  10209    1.33%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.765854s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (100.0%)

RUN-1004 : used memory is 1038 MB, reserved memory is 1163 MB, peak memory is 1439 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5184
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10775, pip num: 80876
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3045 valid insts, and 294267 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.036581s wall, 72.265625s user + 0.562500s system = 72.828125s CPU (725.6%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1200 MB, peak memory is 1439 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.509038s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (103.5%)

RUN-1004 : used memory is 1128 MB, reserved memory is 1246 MB, peak memory is 1439 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.618535s wall, 0.609375s user + 0.265625s system = 0.875000s CPU (11.5%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1276 MB, peak memory is 1439 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.735869s wall, 2.328125s user + 0.296875s system = 2.625000s CPU (27.0%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1234 MB, peak memory is 1439 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '>=' in source/rtl/Display.v(153)
HDL-5007 WARNING: empty statement in sequential block in source/rtl/Display.v(262)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(265)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.807863s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (101.3%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1218 MB, peak memory is 1439 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              272
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.146716s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (99.5%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1218 MB, peak memory is 1439 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 272 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16115/26 useful/useless nets, 12461/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16341/4 useful/useless nets, 12687/4 useful/useless insts
SYN-1032 : 16105/6 useful/useless nets, 12453/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3784 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.36 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4100 instances into 3792 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11916
  #lut4                2355
  #lut5                1437
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8124

Utilization Statistics
#lut                  11916   out of  19600   60.80%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11916 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  9.602690s wall, 10.296875s user + 0.250000s system = 10.546875s CPU (109.8%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1218 MB, peak memory is 1439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.438768s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (100.6%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1218 MB, peak memory is 1439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7208 instances
RUN-1001 : 3792 luts, 181 seqs, 2126 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10859 nets
RUN-1001 : 5703 nets have 2 pins
RUN-1001 : 4902 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7206 instances, 3792 luts, 181 seqs, 3186 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.25336e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1520): len = 1.79401e+06, overlap = 159
PHY-3002 : Step(1521): len = 1.15124e+06, overlap = 393.656
PHY-3002 : Step(1522): len = 791685, overlap = 589.406
PHY-3002 : Step(1523): len = 607690, overlap = 703.719
PHY-3002 : Step(1524): len = 487783, overlap = 790.25
PHY-3002 : Step(1525): len = 398584, overlap = 911.063
PHY-3002 : Step(1526): len = 332381, overlap = 1002.28
PHY-3002 : Step(1527): len = 276336, overlap = 1051.22
PHY-3002 : Step(1528): len = 261645, overlap = 1118.75
PHY-3002 : Step(1529): len = 237219, overlap = 1193.38
PHY-3002 : Step(1530): len = 222723, overlap = 1268.16
PHY-3002 : Step(1531): len = 190866, overlap = 1323.78
PHY-3002 : Step(1532): len = 189067, overlap = 1332.44
PHY-3002 : Step(1533): len = 179629, overlap = 1342.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13247e-06
PHY-3002 : Step(1534): len = 222683, overlap = 1210.91
PHY-3002 : Step(1535): len = 232027, overlap = 1194.94
PHY-3002 : Step(1536): len = 217175, overlap = 1099.44
PHY-3002 : Step(1537): len = 254511, overlap = 816.063
PHY-3002 : Step(1538): len = 259302, overlap = 702.156
PHY-3002 : Step(1539): len = 242438, overlap = 658
PHY-3002 : Step(1540): len = 243117, overlap = 645.281
PHY-3002 : Step(1541): len = 239833, overlap = 624.5
PHY-3002 : Step(1542): len = 235296, overlap = 598.719
PHY-3002 : Step(1543): len = 233356, overlap = 584.188
PHY-3002 : Step(1544): len = 229640, overlap = 568.406
PHY-3002 : Step(1545): len = 233752, overlap = 567.594
PHY-3002 : Step(1546): len = 238477, overlap = 541.094
PHY-3002 : Step(1547): len = 241236, overlap = 513.344
PHY-3002 : Step(1548): len = 235099, overlap = 477.438
PHY-3002 : Step(1549): len = 233556, overlap = 461.75
PHY-3002 : Step(1550): len = 231826, overlap = 453.188
PHY-3002 : Step(1551): len = 223683, overlap = 436.219
PHY-3002 : Step(1552): len = 208709, overlap = 427.906
PHY-3002 : Step(1553): len = 201258, overlap = 395.719
PHY-3002 : Step(1554): len = 201876, overlap = 387.438
PHY-3002 : Step(1555): len = 201130, overlap = 365.719
PHY-3002 : Step(1556): len = 203293, overlap = 363.438
PHY-3002 : Step(1557): len = 195528, overlap = 362.281
PHY-3002 : Step(1558): len = 196011, overlap = 354.063
PHY-3002 : Step(1559): len = 196796, overlap = 340.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26494e-06
PHY-3002 : Step(1560): len = 189354, overlap = 333.875
PHY-3002 : Step(1561): len = 190704, overlap = 330.719
PHY-3002 : Step(1562): len = 192154, overlap = 323.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.52987e-06
PHY-3002 : Step(1563): len = 201179, overlap = 286.281
PHY-3002 : Step(1564): len = 203613, overlap = 275.094
PHY-3002 : Step(1565): len = 214819, overlap = 182.781
PHY-3002 : Step(1566): len = 219826, overlap = 162.469
PHY-3002 : Step(1567): len = 214199, overlap = 153.75
PHY-3002 : Step(1568): len = 215544, overlap = 144.906
PHY-3002 : Step(1569): len = 214444, overlap = 144.281
PHY-3002 : Step(1570): len = 213111, overlap = 154.531
PHY-3002 : Step(1571): len = 210562, overlap = 157.375
PHY-3002 : Step(1572): len = 208839, overlap = 149.938
PHY-3002 : Step(1573): len = 209284, overlap = 145.219
PHY-3002 : Step(1574): len = 209789, overlap = 141.625
PHY-3002 : Step(1575): len = 209789, overlap = 141.625
PHY-3002 : Step(1576): len = 206729, overlap = 146.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.05974e-06
PHY-3002 : Step(1577): len = 212893, overlap = 130.438
PHY-3002 : Step(1578): len = 212893, overlap = 130.438
PHY-3002 : Step(1579): len = 210027, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49303e-05
PHY-3002 : Step(1580): len = 228838, overlap = 103.281
PHY-3002 : Step(1581): len = 231163, overlap = 100.188
PHY-3002 : Step(1582): len = 226320, overlap = 94.5313
PHY-3002 : Step(1583): len = 230570, overlap = 91.8125
PHY-3002 : Step(1584): len = 237947, overlap = 92.0313
PHY-3002 : Step(1585): len = 237736, overlap = 84.4375
PHY-3002 : Step(1586): len = 231815, overlap = 78.25
PHY-3002 : Step(1587): len = 233003, overlap = 74.9688
PHY-3002 : Step(1588): len = 234741, overlap = 75.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.98606e-05
PHY-3002 : Step(1589): len = 229685, overlap = 71.5
PHY-3002 : Step(1590): len = 231384, overlap = 67.0625
PHY-3002 : Step(1591): len = 235816, overlap = 59.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.97211e-05
PHY-3002 : Step(1592): len = 239742, overlap = 51.6875
PHY-3002 : Step(1593): len = 241468, overlap = 51.3125
PHY-3002 : Step(1594): len = 253884, overlap = 32.4375
PHY-3002 : Step(1595): len = 260080, overlap = 22.9375
PHY-3002 : Step(1596): len = 252504, overlap = 17.5625
PHY-3002 : Step(1597): len = 251287, overlap = 27.875
PHY-3002 : Step(1598): len = 252441, overlap = 32.0625
PHY-3002 : Step(1599): len = 252970, overlap = 39.0313
PHY-3002 : Step(1600): len = 250927, overlap = 48.375
PHY-3002 : Step(1601): len = 247796, overlap = 43.8438
PHY-3002 : Step(1602): len = 247737, overlap = 44.2188
PHY-3002 : Step(1603): len = 248426, overlap = 42.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000119442
PHY-3002 : Step(1604): len = 250235, overlap = 42.4688
PHY-3002 : Step(1605): len = 251641, overlap = 40.3438
PHY-3002 : Step(1606): len = 253163, overlap = 38.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000217485
PHY-3002 : Step(1607): len = 254080, overlap = 38.1563
PHY-3002 : Step(1608): len = 254789, overlap = 37.625
PHY-3002 : Step(1609): len = 257624, overlap = 34.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004128s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477072, over cnt = 1610(4%), over = 2718, worst = 6
PHY-1002 : len = 499592, over cnt = 965(2%), over = 1463, worst = 6
PHY-1002 : len = 513712, over cnt = 485(1%), over = 721, worst = 6
PHY-1002 : len = 519320, over cnt = 207(0%), over = 310, worst = 6
PHY-1002 : len = 517168, over cnt = 76(0%), over = 139, worst = 6
PHY-1001 : End global iterations;  0.112864s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (180.0%)

PHY-3001 : End congestion estimation;  0.269141s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83518e-06
PHY-3002 : Step(1610): len = 248592, overlap = 91.9063
PHY-3002 : Step(1611): len = 248916, overlap = 91.8438
PHY-3002 : Step(1612): len = 242654, overlap = 101.781
PHY-3002 : Step(1613): len = 243569, overlap = 105.219
PHY-3002 : Step(1614): len = 244076, overlap = 123.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(1615): len = 234433, overlap = 121.063
PHY-3002 : Step(1616): len = 234433, overlap = 121.063
PHY-3002 : Step(1617): len = 236578, overlap = 109.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73407e-05
PHY-3002 : Step(1618): len = 238407, overlap = 98.125
PHY-3002 : Step(1619): len = 238407, overlap = 98.125
PHY-3002 : Step(1620): len = 238254, overlap = 97.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447904, over cnt = 1530(4%), over = 2664, worst = 6
PHY-1002 : len = 472912, over cnt = 889(2%), over = 1326, worst = 6
PHY-1002 : len = 488504, over cnt = 510(1%), over = 708, worst = 5
PHY-1002 : len = 493928, over cnt = 196(0%), over = 283, worst = 4
PHY-1002 : len = 493376, over cnt = 82(0%), over = 132, worst = 4
PHY-1001 : End global iterations;  0.126539s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (148.2%)

PHY-3001 : End congestion estimation;  0.301430s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (119.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17066e-05
PHY-3002 : Step(1621): len = 241757, overlap = 376.75
PHY-3002 : Step(1622): len = 241757, overlap = 376.75
PHY-3002 : Step(1623): len = 238533, overlap = 398.313
PHY-3002 : Step(1624): len = 239267, overlap = 396.5
PHY-3002 : Step(1625): len = 239683, overlap = 396.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(1626): len = 240167, overlap = 362.281
PHY-3002 : Step(1627): len = 241078, overlap = 357.719
PHY-3002 : Step(1628): len = 242730, overlap = 350.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68265e-05
PHY-3002 : Step(1629): len = 254081, overlap = 326.813
PHY-3002 : Step(1630): len = 258083, overlap = 323.906
PHY-3002 : Step(1631): len = 263084, overlap = 269.688
PHY-3002 : Step(1632): len = 264071, overlap = 267.531
PHY-3002 : Step(1633): len = 264802, overlap = 239.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.36531e-05
PHY-3002 : Step(1634): len = 270935, overlap = 217.813
PHY-3002 : Step(1635): len = 270935, overlap = 217.813
PHY-3002 : Step(1636): len = 271982, overlap = 215.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016854
PHY-3002 : Step(1637): len = 284415, overlap = 197.531
PHY-3002 : Step(1638): len = 290683, overlap = 191.031
PHY-3002 : Step(1639): len = 296238, overlap = 175.094
PHY-3002 : Step(1640): len = 297846, overlap = 172.813
PHY-3002 : Step(1641): len = 300499, overlap = 147.688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 498.59 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 527504, over cnt = 1415(4%), over = 2069, worst = 6
PHY-1002 : len = 539376, over cnt = 888(2%), over = 1220, worst = 4
PHY-1002 : len = 545856, over cnt = 411(1%), over = 565, worst = 4
PHY-1002 : len = 546264, over cnt = 202(0%), over = 292, worst = 4
PHY-1002 : len = 547456, over cnt = 91(0%), over = 139, worst = 4
PHY-1001 : End global iterations;  0.119789s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (287.0%)

PHY-1001 : End incremental global routing;  0.290506s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (172.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36499, tnet num: 10857, tinst num: 7206, tnode num: 37093, tedge num: 65100.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.695729s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.448376s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (116.5%)

OPT-1001 : End physical optimization;  1.532020s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (123.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3792 LUT to BLE ...
SYN-4008 : Packed 3792 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 3670 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7072 primitive instances ...
PHY-3001 : End packing;  0.383507s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.8%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5182 instances, 5135 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 301895, Over = 214.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 526848, over cnt = 1370(3%), over = 2002, worst = 5
PHY-1002 : len = 538776, over cnt = 813(2%), over = 1118, worst = 4
PHY-1002 : len = 543480, over cnt = 420(1%), over = 558, worst = 4
PHY-1002 : len = 546208, over cnt = 148(0%), over = 199, worst = 4
PHY-1002 : len = 545800, over cnt = 72(0%), over = 94, worst = 4
PHY-1001 : End global iterations;  0.131348s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (214.1%)

PHY-3001 : End congestion estimation;  0.313829s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (144.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27859e-05
PHY-3002 : Step(1642): len = 269318, overlap = 251
PHY-3002 : Step(1643): len = 264827, overlap = 264
PHY-3002 : Step(1644): len = 259529, overlap = 282.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7919e-05
PHY-3002 : Step(1645): len = 278240, overlap = 244.75
PHY-3002 : Step(1646): len = 280861, overlap = 240.75
PHY-3002 : Step(1647): len = 286278, overlap = 226
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58381e-05
PHY-3002 : Step(1648): len = 303145, overlap = 189.5
PHY-3002 : Step(1649): len = 308081, overlap = 181.25
PHY-3002 : Step(1650): len = 318933, overlap = 162.25
PHY-3002 : Step(1651): len = 323193, overlap = 156.5
PHY-3002 : Step(1652): len = 319898, overlap = 167.5
PHY-3002 : Step(1653): len = 316908, overlap = 165.5
PHY-3002 : Step(1654): len = 314729, overlap = 166.25
PHY-3002 : Step(1655): len = 316499, overlap = 170.5
PHY-3002 : Step(1656): len = 318450, overlap = 169.75
PHY-3002 : Step(1657): len = 318242, overlap = 161.75
PHY-3002 : Step(1658): len = 318232, overlap = 164
PHY-3002 : Step(1659): len = 316269, overlap = 165.75
PHY-3002 : Step(1660): len = 316269, overlap = 165.75
PHY-3002 : Step(1661): len = 316040, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151483
PHY-3002 : Step(1662): len = 329922, overlap = 150.25
PHY-3002 : Step(1663): len = 336823, overlap = 143.75
PHY-3002 : Step(1664): len = 341185, overlap = 138.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302965
PHY-3002 : Step(1665): len = 346458, overlap = 123.75
PHY-3002 : Step(1666): len = 349085, overlap = 124.5
PHY-3002 : Step(1667): len = 354683, overlap = 118.75
PHY-3002 : Step(1668): len = 359176, overlap = 114
PHY-3002 : Step(1669): len = 362162, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.022930s wall, 1.015625s user + 0.500000s system = 1.515625s CPU (148.2%)

PHY-3001 : Trial Legalized: Len = 404422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 687248, over cnt = 668(1%), over = 810, worst = 3
PHY-1002 : len = 690840, over cnt = 381(1%), over = 452, worst = 3
PHY-1002 : len = 691944, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 690992, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 691008, over cnt = 36(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.143759s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (184.8%)

PHY-3001 : End congestion estimation;  0.343606s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (136.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102008
PHY-3002 : Step(1670): len = 360033, overlap = 39
PHY-3002 : Step(1671): len = 351092, overlap = 62.25
PHY-3002 : Step(1672): len = 354063, overlap = 64.5
PHY-3002 : Step(1673): len = 354664, overlap = 63.5
PHY-3002 : Step(1674): len = 355017, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.4%)

PHY-3001 : Legalized: Len = 370117, Over = 0
PHY-3001 : End spreading;  0.014899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-3001 : Final: Len = 370117, Over = 0
RUN-1003 : finish command "place" in  11.081615s wall, 27.531250s user + 2.687500s system = 30.218750s CPU (272.7%)

RUN-1004 : used memory is 1103 MB, reserved memory is 1216 MB, peak memory is 1439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636744, over cnt = 830(2%), over = 1024, worst = 3
PHY-1002 : len = 641688, over cnt = 485(1%), over = 570, worst = 3
PHY-1002 : len = 643424, over cnt = 190(0%), over = 230, worst = 3
PHY-1002 : len = 642984, over cnt = 90(0%), over = 110, worst = 2
PHY-1002 : len = 642560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130337s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (335.7%)

PHY-1001 : End global routing;  0.647716s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (147.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.080778s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 893616, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End Routed; 4.741377s wall, 17.281250s user + 0.031250s system = 17.312500s CPU (365.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 889208, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End DR Iter 1; 0.093824s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (149.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 889360, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.066724s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 889384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 889384
PHY-1001 : End DR Iter 3; 0.056963s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.678518s wall, 21.109375s user + 0.218750s system = 21.328125s CPU (245.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.166985s wall, 22.906250s user + 0.250000s system = 23.156250s CPU (227.8%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1222 MB, peak memory is 1440 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10164   out of  19600   51.86%
#reg                    181   out of  19600    0.92%
#le                   10209
  #lut only           10028   out of  10209   98.23%
  #reg only              45   out of  10209    0.44%
  #lut&reg              136   out of  10209    1.33%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.805025s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (100.3%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1222 MB, peak memory is 1440 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5184
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10775, pip num: 80883
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3045 valid insts, and 294281 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.603941s wall, 73.906250s user + 0.125000s system = 74.031250s CPU (698.1%)

RUN-1004 : used memory is 1111 MB, reserved memory is 1226 MB, peak memory is 1440 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.507062s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.6%)

RUN-1004 : used memory is 1152 MB, reserved memory is 1267 MB, peak memory is 1440 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.601592s wall, 0.468750s user + 0.359375s system = 0.828125s CPU (10.9%)

RUN-1004 : used memory is 1181 MB, reserved memory is 1298 MB, peak memory is 1440 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.725104s wall, 2.093750s user + 0.437500s system = 2.531250s CPU (26.0%)

RUN-1004 : used memory is 1139 MB, reserved memory is 1256 MB, peak memory is 1440 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.429665s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (101.6%)

RUN-1004 : used memory is 1170 MB, reserved memory is 1289 MB, peak memory is 1440 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.674144s wall, 0.703125s user + 0.312500s system = 1.015625s CPU (13.2%)

RUN-1004 : used memory is 1178 MB, reserved memory is 1297 MB, peak memory is 1440 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.714128s wall, 2.312500s user + 0.343750s system = 2.656250s CPU (27.3%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1255 MB, peak memory is 1440 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.657913s wall, 1.546875s user + 0.171875s system = 1.718750s CPU (103.7%)

RUN-1004 : used memory is 237 MB, reserved memory is 1288 MB, peak memory is 1440 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.965487s wall, 0.312500s user + 0.328125s system = 0.640625s CPU (9.2%)

RUN-1004 : used memory is 264 MB, reserved memory is 1296 MB, peak memory is 1440 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.178044s wall, 1.984375s user + 0.531250s system = 2.515625s CPU (27.4%)

RUN-1004 : used memory is 223 MB, reserved memory is 1254 MB, peak memory is 1440 MB
GUI-1001 : Download success!
