\doxysubsubsection{Peripheral\+\_\+declaration }
\hypertarget{group___peripheral__declaration}{}\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
Collaboration diagram for Peripheral\+\_\+declaration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{group___peripheral__declaration}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}{FSMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}{FSMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a}{CAN3}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6a37df6b96eeb11957c720f453fa1834}{CAN3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09}{UART9}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga64b2f176e780697154032c4bb1699571}{UART9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f}{UART10}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bca806fe1f6787fc437cf5c59f7c23f}{UART10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54}{DFSDM2\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae6ac66a4bd48e8602c76c96e3ba882b7}{DFSDM2\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3}{DFSDM2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ff61c64d6d107f3cb2a539016bbaa69}{DFSDM2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796}{DFSDM2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabcb8139573a1a44b299f81c8788fb3ad}{DFSDM2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59}{DFSDM2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ea80c25b8343798e8594aba9ffbb87a}{DFSDM2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce}{DFSDM2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7d98382096fd766fd2110b2884018e02}{DFSDM2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a}{DFSDM2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga416ffc177d36fc7afc540fbcb3199d68}{DFSDM2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e}{DFSDM2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga76269615f99a1319f77c9e5258c8d1e9}{DFSDM2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a}{DFSDM2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bf2f3d535f160599800b84fd10b3574}{DFSDM2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599}{DFSDM2\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5517ee78f769e02903e598314c0ce3ed}{DFSDM2\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9}{DFSDM2\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae96bdec6e36107060a0fb177d9ece4db}{DFSDM2\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f}{DFSDM2\+\_\+\+Filter2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga17ccaf0ca894121f184dec5a2e00af34}{DFSDM2\+\_\+\+Filter2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44}{DFSDM2\+\_\+\+Filter3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gafb588ea93a2833a52cc683f4e344f45a}{DFSDM2\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}{HASH\+\_\+\+DIGEST}}~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}{FSMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}{HASH\+\_\+\+DIGEST}}~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}{FSMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a}{CAN3}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6a37df6b96eeb11957c720f453fa1834}{CAN3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09}{UART9}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga64b2f176e780697154032c4bb1699571}{UART9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f}{UART10}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bca806fe1f6787fc437cf5c59f7c23f}{UART10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54}{DFSDM2\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae6ac66a4bd48e8602c76c96e3ba882b7}{DFSDM2\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3}{DFSDM2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ff61c64d6d107f3cb2a539016bbaa69}{DFSDM2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796}{DFSDM2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabcb8139573a1a44b299f81c8788fb3ad}{DFSDM2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59}{DFSDM2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ea80c25b8343798e8594aba9ffbb87a}{DFSDM2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce}{DFSDM2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7d98382096fd766fd2110b2884018e02}{DFSDM2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a}{DFSDM2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga416ffc177d36fc7afc540fbcb3199d68}{DFSDM2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e}{DFSDM2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga76269615f99a1319f77c9e5258c8d1e9}{DFSDM2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a}{DFSDM2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bf2f3d535f160599800b84fd10b3574}{DFSDM2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599}{DFSDM2\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5517ee78f769e02903e598314c0ce3ed}{DFSDM2\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9}{DFSDM2\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae96bdec6e36107060a0fb177d9ece4db}{DFSDM2\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f}{DFSDM2\+\_\+\+Filter2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga17ccaf0ca894121f184dec5a2e00af34}{DFSDM2\+\_\+\+Filter2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44}{DFSDM2\+\_\+\+Filter3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gafb588ea93a2833a52cc683f4e344f45a}{DFSDM2\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{AES}}~((\mbox{\hyperlink{struct_a_e_s___type_def}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}{FMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}{FMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}{LTDC\+\_\+\+Layer1}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}{LTDC\+\_\+\+Layer2}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}{FMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}{FMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}{HASH\+\_\+\+DIGEST}}~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}{FMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}{FMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}{LTDC\+\_\+\+Layer1}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}{LTDC\+\_\+\+Layer2}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}{HASH\+\_\+\+DIGEST}}~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}{FMC\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}{FMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}{SPDIFRX}}~((\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{SPDIFRX\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{CEC}}~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}{SAI2}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}{SAI2\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}{SAI2\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}{FMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}{LTDC\+\_\+\+Layer1}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}{LTDC\+\_\+\+Layer2}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac338f377d488cb119493e374e605c157}{DSI}}~((\mbox{\hyperlink{struct_d_s_i___type_def}{DSI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{DSI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}{FMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}{LTDC\+\_\+\+Layer1}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}{LTDC\+\_\+\+Layer2}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac338f377d488cb119493e374e605c157}{DSI}}~((\mbox{\hyperlink{struct_d_s_i___type_def}{DSI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{DSI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}{HASH\+\_\+\+DIGEST}}~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{FMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{FMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}{FMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{FMC\+\_\+\+Bank5\+\_\+6}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___peripheral__declaration_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00770}{770}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00770}{770}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00772}{772}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00957}{957}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01007}{1007}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01063}{1063}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01231}{1231}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01253}{1253}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01304}{1304}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01106}{1106}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01321}{1321}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01394}{1394}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00767}{767}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00767}{767}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00769}{769}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00954}{954}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01007}{1007}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01121}{1121}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01058}{1058}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01173}{1173}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01226}{1226}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01248}{1248}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01299}{1299}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01101}{1101}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01316}{1316}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01389}{1389}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01061}{1061}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01229}{1229}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01251}{1251}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01302}{1302}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01104}{1104}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01319}{1319}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01392}{1392}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00768}{768}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00768}{768}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00770}{770}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00955}{955}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01006}{1006}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2} 
\#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01059}{1059}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01227}{1227}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01249}{1249}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01300}{1300}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01102}{1102}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01317}{1317}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01390}{1390}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01060}{1060}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01175}{1175}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01228}{1228}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01250}{1250}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01301}{1301}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01103}{1103}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01318}{1318}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01391}{1391}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}\index{Peripheral\_declaration@{Peripheral\_declaration}!AES@{AES}}
\index{AES@{AES}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{AES}{AES}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef} 
\#define AES~((\mbox{\hyperlink{struct_a_e_s___type_def}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01080}{1080}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00947}{947}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01049}{1049}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01237}{1237}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01288}{1288}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01305}{1305}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01378}{1378}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01081}{1081}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00948}{948}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01050}{1050}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01238}{1238}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01289}{1289}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01306}{1306}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01379}{1379}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN3@{CAN3}}
\index{CAN3@{CAN3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN3}{CAN3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a} 
\#define CAN3~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6a37df6b96eeb11957c720f453fa1834}{CAN3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN3@{CAN3}}
\index{CAN3@{CAN3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN3}{CAN3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7f7e6a91346348125edf55235dd7b36a} 
\#define CAN3~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6a37df6b96eeb11957c720f453fa1834}{CAN3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}\index{Peripheral\_declaration@{Peripheral\_declaration}!CEC@{CEC}}
\index{CEC@{CEC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CEC}{CEC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3} 
\#define CEC~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01093}{1093}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00785}{785}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00785}{785}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00673}{673}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00788}{788}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00977}{977}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01080}{1080}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01198}{1198}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01203}{1203}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01259}{1259}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01278}{1278}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01332}{1332}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01350}{1350}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01423}{1423}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01101}{1101}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01302}{1302}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01356}{1356}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{CRYP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01447}{1447}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [1/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [2/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [3/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [4/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [5/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00657}{657}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [6/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [7/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01053}{1053}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [8/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [9/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [10/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [11/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [12/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01241}{1241}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [13/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01292}{1292}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [14/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [15/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01309}{1309}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [16/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01382}{1382}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [1/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [2/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [3/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [4/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [5/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00656}{656}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [6/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [7/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [8/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [9/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [10/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [11/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01218}{1218}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [12/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01240}{1240}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [13/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01291}{1291}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [14/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [15/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01308}{1308}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [16/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01381}{1381}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00806}{806}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00806}{806}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00705}{705}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00705}{705}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00809}{809}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01053}{1053}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01055}{1055}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01059}{1059}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01213}{1213}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01224}{1224}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01233}{1233}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01289}{1289}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01311}{1311}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01365}{1365}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01380}{1380}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01456}{1456}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01204}{1204}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01226}{1226}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01282}{1282}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01301}{1301}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01355}{1355}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01373}{1373}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01446}{1446}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00967}{967}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01017}{1017}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00968}{968}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01021}{1021}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00969}{969}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01022}{1022}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00970}{970}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01021}{1021}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01172}{1172}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00971}{971}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01021}{1021}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01022}{1022}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01173}{1173}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00972}{972}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01022}{1022}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01025}{1025}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel0@{DFSDM2\_Channel0}}
\index{DFSDM2\_Channel0@{DFSDM2\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel0}{DFSDM2\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54} 
\#define DFSDM2\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae6ac66a4bd48e8602c76c96e3ba882b7}{DFSDM2\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel0@{DFSDM2\_Channel0}}
\index{DFSDM2\_Channel0@{DFSDM2\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel0}{DFSDM2\_Channel0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e8fd6fa6197a8ddeb5e747b74cd2f54} 
\#define DFSDM2\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae6ac66a4bd48e8602c76c96e3ba882b7}{DFSDM2\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01175}{1175}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel1@{DFSDM2\_Channel1}}
\index{DFSDM2\_Channel1@{DFSDM2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel1}{DFSDM2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3} 
\#define DFSDM2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ff61c64d6d107f3cb2a539016bbaa69}{DFSDM2\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel1@{DFSDM2\_Channel1}}
\index{DFSDM2\_Channel1@{DFSDM2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel1}{DFSDM2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae823a026bfa7b5fd4a4aeb7ceafcfcc3} 
\#define DFSDM2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ff61c64d6d107f3cb2a539016bbaa69}{DFSDM2\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel2@{DFSDM2\_Channel2}}
\index{DFSDM2\_Channel2@{DFSDM2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel2}{DFSDM2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796} 
\#define DFSDM2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabcb8139573a1a44b299f81c8788fb3ad}{DFSDM2\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel2@{DFSDM2\_Channel2}}
\index{DFSDM2\_Channel2@{DFSDM2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel2}{DFSDM2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga714bd78e7560278f322f5467e1503796} 
\#define DFSDM2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabcb8139573a1a44b299f81c8788fb3ad}{DFSDM2\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01177}{1177}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel3@{DFSDM2\_Channel3}}
\index{DFSDM2\_Channel3@{DFSDM2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel3}{DFSDM2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59} 
\#define DFSDM2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ea80c25b8343798e8594aba9ffbb87a}{DFSDM2\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel3@{DFSDM2\_Channel3}}
\index{DFSDM2\_Channel3@{DFSDM2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel3}{DFSDM2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga77252f4c6194730a6772526209c4bb59} 
\#define DFSDM2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ea80c25b8343798e8594aba9ffbb87a}{DFSDM2\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel4@{DFSDM2\_Channel4}}
\index{DFSDM2\_Channel4@{DFSDM2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel4}{DFSDM2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce} 
\#define DFSDM2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7d98382096fd766fd2110b2884018e02}{DFSDM2\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel4@{DFSDM2\_Channel4}}
\index{DFSDM2\_Channel4@{DFSDM2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel4}{DFSDM2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6797407a705ac3f0045b0b6db0aa56ce} 
\#define DFSDM2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7d98382096fd766fd2110b2884018e02}{DFSDM2\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel5@{DFSDM2\_Channel5}}
\index{DFSDM2\_Channel5@{DFSDM2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel5}{DFSDM2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a} 
\#define DFSDM2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga416ffc177d36fc7afc540fbcb3199d68}{DFSDM2\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel5@{DFSDM2\_Channel5}}
\index{DFSDM2\_Channel5@{DFSDM2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel5}{DFSDM2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaec02dba1cd5daa37d37f771bc18d0f7a} 
\#define DFSDM2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga416ffc177d36fc7afc540fbcb3199d68}{DFSDM2\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel6@{DFSDM2\_Channel6}}
\index{DFSDM2\_Channel6@{DFSDM2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel6}{DFSDM2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e} 
\#define DFSDM2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga76269615f99a1319f77c9e5258c8d1e9}{DFSDM2\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel6@{DFSDM2\_Channel6}}
\index{DFSDM2\_Channel6@{DFSDM2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel6}{DFSDM2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef33a117f07372c6259c6502c4350b3e} 
\#define DFSDM2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga76269615f99a1319f77c9e5258c8d1e9}{DFSDM2\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel7@{DFSDM2\_Channel7}}
\index{DFSDM2\_Channel7@{DFSDM2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel7}{DFSDM2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a} 
\#define DFSDM2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bf2f3d535f160599800b84fd10b3574}{DFSDM2\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Channel7@{DFSDM2\_Channel7}}
\index{DFSDM2\_Channel7@{DFSDM2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Channel7}{DFSDM2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9072706389e83dddf7fdd41dcf475d1a} 
\#define DFSDM2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bf2f3d535f160599800b84fd10b3574}{DFSDM2\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter0@{DFSDM2\_Filter0}}
\index{DFSDM2\_Filter0@{DFSDM2\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter0}{DFSDM2\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599} 
\#define DFSDM2\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5517ee78f769e02903e598314c0ce3ed}{DFSDM2\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter0@{DFSDM2\_Filter0}}
\index{DFSDM2\_Filter0@{DFSDM2\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter0}{DFSDM2\_Filter0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga08f76a9cde97d009def296a81adb3599} 
\#define DFSDM2\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5517ee78f769e02903e598314c0ce3ed}{DFSDM2\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter1@{DFSDM2\_Filter1}}
\index{DFSDM2\_Filter1@{DFSDM2\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter1}{DFSDM2\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9} 
\#define DFSDM2\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae96bdec6e36107060a0fb177d9ece4db}{DFSDM2\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter1@{DFSDM2\_Filter1}}
\index{DFSDM2\_Filter1@{DFSDM2\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter1}{DFSDM2\_Filter1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9fe8df625362287bdb886c327c1461f9} 
\#define DFSDM2\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae96bdec6e36107060a0fb177d9ece4db}{DFSDM2\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter2@{DFSDM2\_Filter2}}
\index{DFSDM2\_Filter2@{DFSDM2\_Filter2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter2}{DFSDM2\_Filter2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f} 
\#define DFSDM2\+\_\+\+Filter2~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga17ccaf0ca894121f184dec5a2e00af34}{DFSDM2\+\_\+\+Filter2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter2@{DFSDM2\_Filter2}}
\index{DFSDM2\_Filter2@{DFSDM2\_Filter2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter2}{DFSDM2\_Filter2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga328e067dd95bb923b9dc05d8129dcd5f} 
\#define DFSDM2\+\_\+\+Filter2~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga17ccaf0ca894121f184dec5a2e00af34}{DFSDM2\+\_\+\+Filter2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter3@{DFSDM2\_Filter3}}
\index{DFSDM2\_Filter3@{DFSDM2\_Filter3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter3}{DFSDM2\_Filter3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44} 
\#define DFSDM2\+\_\+\+Filter3~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gafb588ea93a2833a52cc683f4e344f45a}{DFSDM2\+\_\+\+Filter3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM2\_Filter3@{DFSDM2\_Filter3}}
\index{DFSDM2\_Filter3@{DFSDM2\_Filter3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM2\_Filter3}{DFSDM2\_Filter3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf76906b4d608c9c9c45fe8c8b3575c44} 
\#define DFSDM2\+\_\+\+Filter3~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gafb588ea93a2833a52cc683f4e344f45a}{DFSDM2\+\_\+\+Filter3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00788}{788}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00788}{788}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01012}{1012}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01114}{1114}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00686}{686}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00686}{686}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00676}{676}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00791}{791}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01033}{1033}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01201}{1201}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01262}{1262}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01281}{1281}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01335}{1335}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01353}{1353}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01426}{1426}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00789}{789}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00789}{789}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01013}{1013}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00687}{687}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00687}{687}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01038}{1038}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01202}{1202}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01207}{1207}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01263}{1263}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01282}{1282}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01336}{1336}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01354}{1354}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01427}{1427}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00790}{790}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00790}{790}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01116}{1116}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00688}{688}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00688}{688}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00678}{678}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01033}{1033}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01203}{1203}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01208}{1208}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01264}{1264}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01283}{1283}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01337}{1337}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01355}{1355}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01428}{1428}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00791}{791}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00791}{791}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01015}{1015}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00689}{689}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00689}{689}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00679}{679}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00794}{794}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01040}{1040}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01204}{1204}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01209}{1209}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01265}{1265}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01284}{1284}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01338}{1338}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01356}{1356}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01429}{1429}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01016}{1016}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00690}{690}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00690}{690}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00680}{680}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01041}{1041}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01087}{1087}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01210}{1210}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01266}{1266}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01285}{1285}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01339}{1339}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01357}{1357}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01430}{1430}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01017}{1017}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00681}{681}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01038}{1038}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01042}{1042}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01190}{1190}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01211}{1211}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01267}{1267}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01286}{1286}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01340}{1340}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01358}{1358}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01431}{1431}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00794}{794}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00794}{794}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00692}{692}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00692}{692}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00682}{682}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00797}{797}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01043}{1043}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01172}{1172}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01191}{1191}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01207}{1207}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01268}{1268}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01287}{1287}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01341}{1341}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01359}{1359}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01432}{1432}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01121}{1121}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00798}{798}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01038}{1038}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01040}{1040}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01173}{1173}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01192}{1192}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01208}{1208}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01213}{1213}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01269}{1269}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01288}{1288}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01342}{1342}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01360}{1360}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01433}{1433}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00694}{694}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00694}{694}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00799}{799}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01041}{1041}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01045}{1045}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01193}{1193}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01209}{1209}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01270}{1270}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01289}{1289}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01343}{1343}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01361}{1361}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01434}{1434}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00797}{797}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00797}{797}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01021}{1021}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00685}{685}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00800}{800}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01040}{1040}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01042}{1042}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01046}{1046}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01175}{1175}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01194}{1194}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01210}{1210}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01271}{1271}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01290}{1290}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01344}{1344}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01362}{1362}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01435}{1435}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00798}{798}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00798}{798}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01022}{1022}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00696}{696}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00696}{696}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00686}{686}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00801}{801}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01041}{1041}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01043}{1043}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01093}{1093}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01195}{1195}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01211}{1211}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01272}{1272}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01291}{1291}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01345}{1345}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01363}{1363}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01436}{1436}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00799}{799}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00799}{799}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00697}{697}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00697}{697}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00687}{687}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00802}{802}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01042}{1042}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01177}{1177}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01196}{1196}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01217}{1217}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01273}{1273}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01292}{1292}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01346}{1346}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01364}{1364}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01437}{1437}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00800}{800}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00800}{800}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00688}{688}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00803}{803}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01043}{1043}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01045}{1045}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01049}{1049}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01213}{1213}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01218}{1218}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01274}{1274}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01293}{1293}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01347}{1347}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01365}{1365}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01438}{1438}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00801}{801}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00801}{801}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01025}{1025}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00699}{699}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00699}{699}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00689}{689}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00804}{804}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01046}{1046}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01050}{1050}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01198}{1198}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01275}{1275}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01294}{1294}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01348}{1348}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01366}{1366}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01439}{1439}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00802}{802}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00802}{802}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00690}{690}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00805}{805}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01045}{1045}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01051}{1051}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01199}{1199}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01220}{1220}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01276}{1276}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01295}{1295}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01349}{1349}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01367}{1367}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01440}{1440}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00803}{803}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00803}{803}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01027}{1027}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00806}{806}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01046}{1046}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01200}{1200}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01221}{1221}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01277}{1277}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01296}{1296}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01350}{1350}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01368}{1368}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01441}{1441}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00804}{804}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00804}{804}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00702}{702}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00702}{702}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00692}{692}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00807}{807}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01049}{1049}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01053}{1053}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01201}{1201}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01217}{1217}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01278}{1278}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01297}{1297}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01351}{1351}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01369}{1369}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01442}{1442}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00805}{805}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00805}{805}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00703}{703}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00703}{703}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00808}{808}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01050}{1050}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01054}{1054}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01202}{1202}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01218}{1218}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01223}{1223}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01279}{1279}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01298}{1298}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01352}{1352}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01370}{1370}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01443}{1443}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01225}{1225}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01281}{1281}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01300}{1300}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01354}{1354}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01372}{1372}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2D}{DMA2D}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778} 
\#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01445}{1445}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac338f377d488cb119493e374e605c157}\index{Peripheral\_declaration@{Peripheral\_declaration}!DSI@{DSI}}
\index{DSI@{DSI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DSI}{DSI}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac338f377d488cb119493e374e605c157} 
\#define DSI~((\mbox{\hyperlink{struct_d_s_i___type_def}{DSI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{DSI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01338}{1338}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac338f377d488cb119493e374e605c157}\index{Peripheral\_declaration@{Peripheral\_declaration}!DSI@{DSI}}
\index{DSI@{DSI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DSI}{DSI}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac338f377d488cb119493e374e605c157} 
\#define DSI~((\mbox{\hyperlink{struct_d_s_i___type_def}{DSI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{DSI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01411}{1411}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01203}{1203}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01224}{1224}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01280}{1280}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01299}{1299}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01353}{1353}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01371}{1371}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01444}{1444}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00775}{775}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00775}{775}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00675}{675}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00675}{675}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00777}{777}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00962}{962}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01012}{1012}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01013}{1013}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01015}{1015}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01067}{1067}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01164}{1164}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01236}{1236}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01258}{1258}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01309}{1309}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01326}{1326}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01399}{1399}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00787}{787}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00787}{787}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01011}{1011}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01113}{1113}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00685}{685}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00685}{685}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00675}{675}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00790}{790}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01200}{1200}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01261}{1261}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01280}{1280}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01334}{1334}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01352}{1352}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01425}{1425}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01228}{1228}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01284}{1284}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01306}{1306}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01360}{1360}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01375}{1375}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1@{FMC\_Bank1}}
\index{FMC\_Bank1@{FMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1}{FMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6} 
\#define FMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01451}{1451}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01229}{1229}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01285}{1285}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01307}{1307}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01361}{1361}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01376}{1376}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E@{FMC\_Bank1E}}
\index{FMC\_Bank1E@{FMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E}{FMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3} 
\#define FMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01452}{1452}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank2\_3@{FMC\_Bank2\_3}}
\index{FMC\_Bank2\_3@{FMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank2\_3}{FMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f} 
\#define FMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01230}{1230}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank2\_3@{FMC\_Bank2\_3}}
\index{FMC\_Bank2\_3@{FMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank2\_3}{FMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f} 
\#define FMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01286}{1286}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank2\_3@{FMC\_Bank2\_3}}
\index{FMC\_Bank2\_3@{FMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank2\_3}{FMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f} 
\#define FMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01308}{1308}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank2\_3@{FMC\_Bank2\_3}}
\index{FMC\_Bank2\_3@{FMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank2\_3}{FMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f} 
\#define FMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01362}{1362}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3@{FMC\_Bank3}}
\index{FMC\_Bank3@{FMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank3}{FMC\_Bank3}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890} 
\#define FMC\+\_\+\+Bank3~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3@{FMC\_Bank3}}
\index{FMC\_Bank3@{FMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank3}{FMC\_Bank3}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890} 
\#define FMC\+\_\+\+Bank3~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01377}{1377}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3@{FMC\_Bank3}}
\index{FMC\_Bank3@{FMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank3}{FMC\_Bank3}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890} 
\#define FMC\+\_\+\+Bank3~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01453}{1453}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank4@{FMC\_Bank4}}
\index{FMC\_Bank4@{FMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank4}{FMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125} 
\#define FMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01231}{1231}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank4@{FMC\_Bank4}}
\index{FMC\_Bank4@{FMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank4}{FMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125} 
\#define FMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01287}{1287}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank4@{FMC\_Bank4}}
\index{FMC\_Bank4@{FMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank4}{FMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125} 
\#define FMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01309}{1309}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank4@{FMC\_Bank4}}
\index{FMC\_Bank4@{FMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank4}{FMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125} 
\#define FMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01363}{1363}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01232}{1232}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01288}{1288}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01310}{1310}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01364}{1364}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01378}{1378}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6@{FMC\_Bank5\_6}}
\index{FMC\_Bank5\_6@{FMC\_Bank5\_6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank5\_6}{FMC\_Bank5\_6}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960} 
\#define FMC\+\_\+\+Bank5\+\_\+6~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01454}{1454}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00653}{653}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00946}{946}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01106}{1106}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMPI2C1@{FMPI2C1}}
\index{FMPI2C1@{FMPI2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMPI2C1}{FMPI2C1}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3} 
\#define FMPI2\+C1~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01050}{1050}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01056}{1056}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01105}{1105}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01209}{1209}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01221}{1221}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01051}{1051}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01053}{1053}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01057}{1057}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01106}{1106}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01210}{1210}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2\_3@{FSMC\_Bank2\_3}}
\index{FSMC\_Bank2\_3@{FSMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_3}{FSMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d} 
\#define FSMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01033}{1033}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2\_3@{FSMC\_Bank2\_3}}
\index{FSMC\_Bank2\_3@{FSMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_3}{FSMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d} 
\#define FSMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2\_3@{FSMC\_Bank2\_3}}
\index{FSMC\_Bank2\_3@{FSMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_3}{FSMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d} 
\#define FSMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2\_3@{FSMC\_Bank2\_3}}
\index{FSMC\_Bank2\_3@{FSMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_3}{FSMC\_Bank2\_3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d} 
\#define FSMC\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01211}{1211}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00779}{779}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00779}{779}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01102}{1102}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00679}{679}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00679}{679}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00782}{782}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00973}{973}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01071}{1071}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01173}{1173}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01190}{1190}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01192}{1192}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01248}{1248}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01267}{1267}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01321}{1321}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01121}{1121}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01339}{1339}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01412}{1412}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01103}{1103}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00680}{680}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00680}{680}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00783}{783}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00974}{974}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01025}{1025}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01027}{1027}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01191}{1191}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01193}{1193}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01249}{1249}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01268}{1268}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01322}{1322}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01340}{1340}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01413}{1413}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00781}{781}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00781}{781}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01104}{1104}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00681}{681}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00681}{681}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00671}{671}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00784}{784}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00975}{975}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01025}{1025}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01073}{1073}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01175}{1175}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01192}{1192}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01194}{1194}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01250}{1250}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01269}{1269}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01323}{1323}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01341}{1341}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01414}{1414}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [1/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00782}{782}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [2/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00782}{782}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [3/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [4/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01105}{1105}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [5/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00785}{785}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [6/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [7/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01027}{1027}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [8/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [9/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [10/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [11/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [12/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01193}{1193}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [13/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01195}{1195}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [14/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01251}{1251}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [15/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01270}{1270}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [16/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01324}{1324}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [17/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [18/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01342}{1342}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [19/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01415}{1415}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00783}{783}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00783}{783}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01106}{1106}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00786}{786}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01177}{1177}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01194}{1194}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01196}{1196}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01252}{1252}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01271}{1271}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01325}{1325}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01343}{1343}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01416}{1416}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01195}{1195}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01253}{1253}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01272}{1272}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01326}{1326}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01344}{1344}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01417}{1417}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01006}{1006}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01196}{1196}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01198}{1198}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01254}{1254}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01273}{1273}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01327}{1327}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01345}{1345}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01418}{1418}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00784}{784}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00784}{784}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01007}{1007}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00682}{682}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00682}{682}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00787}{787}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01027}{1027}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01033}{1033}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01199}{1199}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01255}{1255}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01274}{1274}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01328}{1328}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01346}{1346}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01419}{1419}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01110}{1110}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01200}{1200}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01256}{1256}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01275}{1275}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01329}{1329}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01347}{1347}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01420}{1420}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01201}{1201}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01257}{1257}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01276}{1276}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01330}{1330}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01348}{1348}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa} 
\#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01421}{1421}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01202}{1202}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01258}{1258}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01277}{1277}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01331}{1331}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01349}{1349}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOK}{GPIOK}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649} 
\#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01422}{1422}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01102}{1102}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01303}{1303}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01357}{1357}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{HASH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01448}{1448}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH\_DIGEST@{HASH\_DIGEST}}
\index{HASH\_DIGEST@{HASH\_DIGEST}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH\_DIGEST}{HASH\_DIGEST}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde} 
\#define HASH\+\_\+\+DIGEST~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01103}{1103}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH\_DIGEST@{HASH\_DIGEST}}
\index{HASH\_DIGEST@{HASH\_DIGEST}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH\_DIGEST}{HASH\_DIGEST}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde} 
\#define HASH\+\_\+\+DIGEST~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01207}{1207}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH\_DIGEST@{HASH\_DIGEST}}
\index{HASH\_DIGEST@{HASH\_DIGEST}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH\_DIGEST}{HASH\_DIGEST}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde} 
\#define HASH\+\_\+\+DIGEST~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01304}{1304}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH\_DIGEST@{HASH\_DIGEST}}
\index{HASH\_DIGEST@{HASH\_DIGEST}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH\_DIGEST}{HASH\_DIGEST}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde} 
\#define HASH\+\_\+\+DIGEST~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01358}{1358}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH\_DIGEST@{HASH\_DIGEST}}
\index{HASH\_DIGEST@{HASH\_DIGEST}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH\_DIGEST}{HASH\_DIGEST}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf3fca8c1cf565b0422dd4cfae7709bde} 
\#define HASH\+\_\+\+DIGEST~((\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{HASH\+\_\+\+DIGEST\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01449}{1449}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00760}{760}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00760}{760}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00975}{975}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00651}{651}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00762}{762}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00943}{943}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01103}{1103}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01046}{1046}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01234}{1234}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01285}{1285}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01087}{1087}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01302}{1302}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01375}{1375}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00761}{761}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00761}{761}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00763}{763}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00944}{944}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01104}{1104}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01213}{1213}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01235}{1235}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01286}{1286}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01303}{1303}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01376}{1376}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00762}{762}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00762}{762}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00977}{977}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00764}{764}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00945}{945}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01105}{1105}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01236}{1236}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01287}{1287}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01304}{1304}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01377}{1377}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [1/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00755}{755}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [2/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00755}{755}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [3/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00967}{967}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [4/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01069}{1069}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [5/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00757}{757}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [6/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00937}{937}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [7/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [8/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [9/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [10/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [11/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01038}{1038}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [12/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [13/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [14/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [15/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01204}{1204}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [16/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01226}{1226}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [17/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01277}{1277}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [18/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01294}{1294}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}\hspace{0.1cm}{\footnotesize\ttfamily [19/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01367}{1367}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [1/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00758}{758}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [2/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00758}{758}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [3/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00970}{970}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [4/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [5/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00760}{760}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [6/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00940}{940}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [7/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [8/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [9/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [10/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [11/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01041}{1041}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [12/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [13/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [14/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [15/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01207}{1207}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [16/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01229}{1229}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [17/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01280}{1280}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [18/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01297}{1297}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}\hspace{0.1cm}{\footnotesize\ttfamily [19/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01370}{1370}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00754}{754}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00754}{754}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00966}{966}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01068}{1068}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00656}{656}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00656}{656}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00649}{649}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00756}{756}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00936}{936}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01203}{1203}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01225}{1225}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01276}{1276}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01293}{1293}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01366}{1366}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00654}{654}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC@{LTDC}}
\index{LTDC@{LTDC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC}{LTDC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1} 
\#define LTDC~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01245}{1245}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC@{LTDC}}
\index{LTDC@{LTDC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC}{LTDC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1} 
\#define LTDC~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01318}{1318}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC@{LTDC}}
\index{LTDC@{LTDC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC}{LTDC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1} 
\#define LTDC~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01335}{1335}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC@{LTDC}}
\index{LTDC@{LTDC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC}{LTDC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1} 
\#define LTDC~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01408}{1408}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer1@{LTDC\_Layer1}}
\index{LTDC\_Layer1@{LTDC\_Layer1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer1}{LTDC\_Layer1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17} 
\#define LTDC\+\_\+\+Layer1~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01246}{1246}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer1@{LTDC\_Layer1}}
\index{LTDC\_Layer1@{LTDC\_Layer1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer1}{LTDC\_Layer1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17} 
\#define LTDC\+\_\+\+Layer1~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01319}{1319}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer1@{LTDC\_Layer1}}
\index{LTDC\_Layer1@{LTDC\_Layer1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer1}{LTDC\_Layer1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17} 
\#define LTDC\+\_\+\+Layer1~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01336}{1336}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer1@{LTDC\_Layer1}}
\index{LTDC\_Layer1@{LTDC\_Layer1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer1}{LTDC\_Layer1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17} 
\#define LTDC\+\_\+\+Layer1~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01409}{1409}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer2@{LTDC\_Layer2}}
\index{LTDC\_Layer2@{LTDC\_Layer2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer2}{LTDC\_Layer2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363} 
\#define LTDC\+\_\+\+Layer2~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01247}{1247}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer2@{LTDC\_Layer2}}
\index{LTDC\_Layer2@{LTDC\_Layer2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer2}{LTDC\_Layer2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363} 
\#define LTDC\+\_\+\+Layer2~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01320}{1320}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer2@{LTDC\_Layer2}}
\index{LTDC\_Layer2@{LTDC\_Layer2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer2}{LTDC\_Layer2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363} 
\#define LTDC\+\_\+\+Layer2~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01337}{1337}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer2@{LTDC\_Layer2}}
\index{LTDC\_Layer2@{LTDC\_Layer2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LTDC\_Layer2}{LTDC\_Layer2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363} 
\#define LTDC\+\_\+\+Layer2~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01410}{1410}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00763}{763}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00763}{763}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00765}{765}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00949}{949}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01110}{1110}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01051}{1051}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01164}{1164}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01217}{1217}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01239}{1239}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01290}{1290}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01307}{1307}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01380}{1380}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01054}{1054}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01058}{1058}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01223}{1223}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01379}{1379}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01455}{1455}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00786}{786}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00786}{786}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00674}{674}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00789}{789}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01164}{1164}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01081}{1081}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01199}{1199}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01204}{1204}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01260}{1260}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01279}{1279}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01333}{1333}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01351}{1351}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01424}{1424}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [1/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [2/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [3/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00704}{704}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [4/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00704}{704}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [5/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00694}{694}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [6/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [7/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01049}{1049}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [8/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01051}{1051}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [9/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01055}{1055}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [10/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [11/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01104}{1104}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [12/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01208}{1208}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [13/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01220}{1220}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [14/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01227}{1227}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [15/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01283}{1283}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [16/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01305}{1305}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [17/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01359}{1359}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [18/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01374}{1374}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [19/19]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01450}{1450}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00752}{752}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00752}{752}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00964}{964}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01066}{1066}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00654}{654}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00654}{654}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00647}{647}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00754}{754}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00934}{934}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01201}{1201}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01223}{1223}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01274}{1274}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01291}{1291}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01364}{1364}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01242}{1242}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01264}{1264}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01315}{1315}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01332}{1332}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01405}{1405}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01190}{1190}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01243}{1243}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01265}{1265}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01316}{1316}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01116}{1116}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01333}{1333}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01406}{1406}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01191}{1191}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01244}{1244}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01266}{1266}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01317}{1317}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01334}{1334}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01407}{1407}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2@{SAI2}}
\index{SAI2@{SAI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2}{SAI2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062} 
\#define SAI2~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_A@{SAI2\_Block\_A}}
\index{SAI2\_Block\_A@{SAI2\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2\_Block\_A}{SAI2\_Block\_A}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193} 
\#define SAI2\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_B@{SAI2\_Block\_B}}
\index{SAI2\_Block\_B@{SAI2\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2\_Block\_B}{SAI2\_Block\_B}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799} 
\#define SAI2\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00771}{771}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00771}{771}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00773}{773}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00958}{958}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01011}{1011}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01064}{1064}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01232}{1232}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01254}{1254}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01305}{1305}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01322}{1322}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01395}{1395}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPDIFRX@{SPDIFRX}}
\index{SPDIFRX@{SPDIFRX}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPDIFRX}{SPDIFRX}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac} 
\#define SPDIFRX~((\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{SPDIFRX\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00772}{772}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00772}{772}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00673}{673}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00673}{673}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00774}{774}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00959}{959}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01012}{1012}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01065}{1065}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01233}{1233}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01255}{1255}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01306}{1306}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01323}{1323}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01396}{1396}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [1/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00756}{756}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [2/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00756}{756}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [3/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00968}{968}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [4/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01070}{1070}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [5/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00657}{657}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [6/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00657}{657}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [7/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00758}{758}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [8/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00938}{938}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [9/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [10/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [11/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [12/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [13/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [14/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [15/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [16/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [17/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [18/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01227}{1227}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [19/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01278}{1278}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [20/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01080}{1080}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [21/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01295}{1295}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}\hspace{0.1cm}{\footnotesize\ttfamily [22/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01368}{1368}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00757}{757}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00757}{757}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00969}{969}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01071}{1071}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00759}{759}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00939}{939}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01040}{1040}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01228}{1228}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01279}{1279}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01081}{1081}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01296}{1296}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01369}{1369}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [1/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00773}{773}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [2/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00773}{773}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [3/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00775}{775}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [4/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00960}{960}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [5/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [6/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01011}{1011}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [7/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01013}{1013}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [8/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [9/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [10/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [11/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01234}{1234}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [12/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01256}{1256}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [13/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01307}{1307}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [14/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [15/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01324}{1324}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4}{SPI4}\hspace{0.1cm}{\footnotesize\ttfamily [16/16]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301} 
\#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01397}{1397}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [1/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00678}{678}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [2/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00678}{678}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [3/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00781}{781}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [4/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00966}{966}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [5/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01016}{1016}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [6/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01017}{1017}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [7/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [8/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [9/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [10/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [11/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01240}{1240}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [12/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01262}{1262}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [13/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01313}{1313}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [14/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01330}{1330}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5}{SPI5}\hspace{0.1cm}{\footnotesize\ttfamily [15/15]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5} 
\#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01403}{1403}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01241}{1241}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01263}{1263}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01314}{1314}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01331}{1331}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI6}{SPI6}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074} 
\#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01404}{1404}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00774}{774}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00774}{774}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00674}{674}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00674}{674}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00776}{776}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00961}{961}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01011}{1011}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01012}{1012}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01066}{1066}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01235}{1235}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01257}{1257}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01308}{1308}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01110}{1110}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01325}{1325}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01398}{1398}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00764}{764}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00764}{764}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00658}{658}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00766}{766}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00950}{950}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01054}{1054}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01244}{1244}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01295}{1295}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01312}{1312}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01385}{1385}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00777}{777}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00777}{777}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00779}{779}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00964}{964}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01015}{1015}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01017}{1017}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01069}{1069}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01238}{1238}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01260}{1260}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01311}{1311}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01113}{1113}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01328}{1328}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01401}{1401}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00778}{778}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00778}{778}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01101}{1101}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00965}{965}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01015}{1015}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01016}{1016}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01070}{1070}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01172}{1172}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01239}{1239}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01261}{1261}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01312}{1312}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01114}{1114}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01329}{1329}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01402}{1402}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00961}{961}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01063}{1063}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00931}{931}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01198}{1198}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01220}{1220}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01271}{1271}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01288}{1288}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01361}{1361}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00962}{962}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01064}{1064}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00932}{932}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01033}{1033}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01199}{1199}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01221}{1221}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01272}{1272}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01289}{1289}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01362}{1362}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00963}{963}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01065}{1065}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00933}{933}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01200}{1200}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01273}{1273}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01290}{1290}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01363}{1363}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00748}{748}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00748}{748}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00955}{955}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01057}{1057}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00750}{750}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00925}{925}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00975}{975}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01192}{1192}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01265}{1265}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01068}{1068}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01282}{1282}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01355}{1355}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00749}{749}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00749}{749}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00956}{956}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01058}{1058}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00751}{751}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00926}{926}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00977}{977}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01027}{1027}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01193}{1193}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01266}{1266}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01069}{1069}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01283}{1283}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01356}{1356}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00750}{750}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00750}{750}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00957}{957}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01059}{1059}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00752}{752}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00927}{927}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00977}{977}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01194}{1194}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01267}{1267}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01070}{1070}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01284}{1284}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01357}{1357}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00751}{751}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00751}{751}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00958}{958}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01060}{1060}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00645}{645}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00753}{753}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00928}{928}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01195}{1195}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01217}{1217}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01268}{1268}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01071}{1071}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01285}{1285}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01358}{1358}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00959}{959}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01061}{1061}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00653}{653}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00653}{653}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00646}{646}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00929}{929}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01121}{1121}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01196}{1196}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01218}{1218}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01269}{1269}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01286}{1286}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01359}{1359}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00960}{960}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01062}{1062}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00930}{930}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01087}{1087}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01270}{1270}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01073}{1073}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01287}{1287}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01360}{1360}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00951}{951}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01116}{1116}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01055}{1055}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01223}{1223}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01245}{1245}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01296}{1296}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01313}{1313}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01386}{1386}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00776}{776}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00776}{776}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00676}{676}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00676}{676}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00778}{778}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00963}{963}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01013}{1013}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01016}{1016}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01068}{1068}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01237}{1237}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01259}{1259}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01310}{1310}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01327}{1327}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01400}{1400}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART10@{UART10}}
\index{UART10@{UART10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART10}{UART10}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f} 
\#define UART10~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bca806fe1f6787fc437cf5c59f7c23f}{UART10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART10@{UART10}}
\index{UART10@{UART10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART10}{UART10}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0e7fc8acff8e61a31e0c93170dd81d5f} 
\#define UART10~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9bca806fe1f6787fc437cf5c59f7c23f}{UART10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00973}{973}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01101}{1101}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01210}{1210}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01232}{1232}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01283}{1283}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01300}{1300}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01373}{1373}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00974}{974}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01102}{1102}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01045}{1045}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01211}{1211}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01233}{1233}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01284}{1284}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01301}{1301}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01374}{1374}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01113}{1113}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01220}{1220}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01242}{1242}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01293}{1293}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01310}{1310}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART7}{UART7}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785} 
\#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01383}{1383}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01114}{1114}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01221}{1221}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01243}{1243}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01294}{1294}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01311}{1311}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART8}{UART8}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc} 
\#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01384}{1384}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART9@{UART9}}
\index{UART9@{UART9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART9}{UART9}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09} 
\#define UART9~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga64b2f176e780697154032c4bb1699571}{UART9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART9@{UART9}}
\index{UART9@{UART9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART9}{UART9}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71a1040f1375b0c4963cb4502de1de09} 
\#define UART9~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga64b2f176e780697154032c4bb1699571}{UART9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00765}{765}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00765}{765}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01087}{1087}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00767}{767}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00952}{952}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01056}{1056}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01224}{1224}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01246}{1246}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01297}{1297}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01314}{1314}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01387}{1387}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00759}{759}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00759}{759}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00971}{971}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01073}{1073}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00658}{658}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00658}{658}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00650}{650}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00761}{761}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00941}{941}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01042}{1042}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01208}{1208}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01230}{1230}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01281}{1281}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01298}{1298}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01371}{1371}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [1/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00972}{972}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [2/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [3/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00942}{942}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [4/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [5/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [6/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [7/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [8/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01043}{1043}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [9/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [10/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [11/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [12/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01209}{1209}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [13/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01231}{1231}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [14/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01282}{1282}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [15/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [16/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01299}{1299}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}\hspace{0.1cm}{\footnotesize\ttfamily [17/17]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01372}{1372}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [1/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00766}{766}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [2/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00766}{766}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [3/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [4/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [5/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [6/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [7/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00768}{768}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [8/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00953}{953}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [9/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [10/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [11/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01006}{1006}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [12/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [13/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01057}{1057}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [14/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [15/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [16/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01172}{1172}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [17/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01225}{1225}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [18/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01247}{1247}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [19/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01298}{1298}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [20/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [21/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01315}{1315}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}\hspace{0.1cm}{\footnotesize\ttfamily [22/22]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01388}{1388}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00807}{807}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00807}{807}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00810}{810}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l01054}{1054}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l01056}{1056}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l01060}{1060}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01110}{1110}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01225}{1225}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01234}{1234}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01290}{1290}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01312}{1312}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01366}{1366}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01381}{1381}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d} 
\#define USB\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01457}{1457}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01235}{1235}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01291}{1291}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01313}{1313}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01367}{1367}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01382}{1382}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc} 
\#define USB\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01458}{1458}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00753}{753}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00753}{753}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00965}{965}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01067}{1067}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410rx_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f410tx_8h_source_l00648}{648}} of file \mbox{\hyperlink{stm32f410tx_8h_source}{stm32f410tx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f411xe_8h_source_l00755}{755}} of file \mbox{\hyperlink{stm32f411xe_8h_source}{stm32f411xe.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412cx_8h_source_l00935}{935}} of file \mbox{\hyperlink{stm32f412cx_8h_source}{stm32f412cx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412rx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f412rx_8h_source}{stm32f412rx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412vx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f412vx_8h_source}{stm32f412vx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f412zx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f412zx_8h_source}{stm32f412zx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l01093}{1093}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f415xx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f415xx_8h_source}{stm32f415xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f417xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f417xx_8h_source}{stm32f417xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f423xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32f423xx_8h_source}{stm32f423xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l01202}{1202}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f437xx_8h_source_l01224}{1224}} of file \mbox{\hyperlink{stm32f437xx_8h_source}{stm32f437xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f439xx_8h_source_l01275}{1275}} of file \mbox{\hyperlink{stm32f439xx_8h_source}{stm32f439xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f446xx_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32f446xx_8h_source}{stm32f446xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l01292}{1292}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f479xx_8h_source_l01365}{1365}} of file \mbox{\hyperlink{stm32f479xx_8h_source}{stm32f479xx.\+h}}.

