
*** Running vivado
    with args -log usp_rfdc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source usp_rfdc_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Sep 16 11:59:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source usp_rfdc_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Vivado 12-1790}  -string {{Evaluation} {features} {should} {NOT} {be} {used} {in} {production} {systems.}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1343}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Vivado 12-1790}  -string {{Evaluation} {features} {should} {NOT} {be} {used} {in} {production} {systems.}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1343}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/QPSK/hdl_prj_zcu216/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: usp_rfdc_0
Command: synth_design -top usp_rfdc_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2002.062 ; gain = 382.746
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'adc01_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7524]
INFO: [Synth 8-11241] undeclared symbol 'adc03_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7528]
INFO: [Synth 8-11241] undeclared symbol 'adc11_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7532]
INFO: [Synth 8-11241] undeclared symbol 'adc13_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7536]
INFO: [Synth 8-11241] undeclared symbol 'adc21_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7540]
INFO: [Synth 8-11241] undeclared symbol 'adc23_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7544]
INFO: [Synth 8-11241] undeclared symbol 'adc31_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7548]
INFO: [Synth 8-11241] undeclared symbol 'adc33_cal_frozen', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:7552]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_slave_attachment.v:503]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_slave_attachment.v:504]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_block' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_rf_wrapper' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rf_wrapper.v:59]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_tile_config' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_tile_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_device_rom' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_device_rom.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_device_rom' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_device_rom.sv:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_tile_config.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_tile_config' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_tile_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_constants_config' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_constants_config.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_constants_config' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_constants_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_bgt_fsm' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_bgt_fsm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_bgt_fsm' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_bgt_fsm.v:56]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_clk_detection' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_clk_detection.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_clk_detection' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_clk_detection.v:59]
INFO: [Synth 8-6157] synthesizing module 'RFDAC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151696]
INFO: [Synth 8-6157] synthesizing module 'RFADC' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6155] done synthesizing module 'RFADC' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:151152]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_rf_wrapper' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rf_wrapper.v:59]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_axi_lite_ipif' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_slave_attachment' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_slave_attachment.v:83]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_counter_f' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_counter_f.v:53]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_counter_f' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_counter_f.v:53]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_address_decoder' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_address_decoder' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_slave_attachment' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_axi_lite_ipif' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_register_decode' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_register_decode.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_register_decode' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_register_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_drp_access_ctrl' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_access_ctrl.v:58]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_drp_access_ctrl' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_access_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_drp_control_top' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_drp_control' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control.v:97]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_drp_control' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control.v:58]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_drp_control_top' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_irq_sync' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_sync.v:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_irq_sync' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_sync.v:57]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_powerup_state_irq' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_powerup_state_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_irq_req_ack' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_req_ack.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_irq_req_ack' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_req_ack.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_powerup_state_irq' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_powerup_state_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_overvol_irq' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_overvol_irq.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_overvol_irq' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_overvol_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_bufg_gt_ctrl' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0bufg_gt_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_bufg_gt_ctrl' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0bufg_gt_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'usp_rfdc_0_reset_count' [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rst_cnt.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_reset_count' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rst_cnt.v:59]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0_block' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:65]
INFO: [Synth 8-6155] done synthesizing module 'usp_rfdc_0' (0#1) [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.v:58]
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_bgt_fsm.v:126]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:4551]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:4552]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:4577]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:4578]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5089]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5090]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5115]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5116]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5627]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5628]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5653]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:5654]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:6165]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:6166]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:6191]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:6192]
WARNING: [Synth 8-3848] Net adc00_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:142]
WARNING: [Synth 8-3848] Net adc02_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:150]
WARNING: [Synth 8-3848] Net adc10_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:158]
WARNING: [Synth 8-3848] Net adc12_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:166]
WARNING: [Synth 8-3848] Net adc20_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:174]
WARNING: [Synth 8-3848] Net adc22_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:182]
WARNING: [Synth 8-3848] Net adc30_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:190]
WARNING: [Synth 8-3848] Net adc32_sig_detect in module/entity usp_rfdc_0_block does not have driver. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v:198]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc00_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc01_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc02_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc03_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc10_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc11_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc12_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc13_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc20_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc21_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc22_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc23_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc30_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc31_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc32_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc33_irq[2] in module usp_rfdc_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[12] in module usp_rfdc_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module usp_rfdc_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module usp_rfdc_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[9] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[12] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[13] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[14] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[15] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[16] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[17] in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module usp_rfdc_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module usp_rfdc_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module usp_rfdc_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module usp_rfdc_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module usp_rfdc_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[15] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[14] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[13] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[12] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[11] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[10] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[9] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[8] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[7] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[6] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[5] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[4] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[3] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[2] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[1] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[0] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drprdy_status in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_gnt in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[23] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[22] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[21] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[20] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[19] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[18] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[17] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[16] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[15] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[14] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[13] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[12] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[11] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[10] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[9] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[8] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[7] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[6] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[5] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[4] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[3] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[2] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[1] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[23] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[22] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[21] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[20] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[19] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[18] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[17] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[16] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[15] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[14] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[13] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[12] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[11] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[10] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[9] in module usp_rfdc_0_por_fsm__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2315.863 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2315.863 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2315.863 ; gain = 696.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2315.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_clocks.xdc] for cell 'inst'
Parsing XDC File [C:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/usp_rfdc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/usp_rfdc_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/usp_rfdc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/usp_rfdc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/usp_rfdc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/usp_rfdc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 208 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2421.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2421.723 ; gain = 0.395
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2421.723 ; gain = 802.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2421.723 ; gain = 802.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/usp_rfdc_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc1_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc1_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc1_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc1_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc1_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc2_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc2_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc2_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc2_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc2_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc3_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc3_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc3_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc3_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc3_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac2_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac2_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac2_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac2_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac2_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac3_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac3_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac3_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac3_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac3_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/usp_rfdc_0_rf_wrapper_i/cdc_dac3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_usp_rfdc_0_irq_sync/sync_dac33_fifo_irq. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2421.723 ; gain = 802.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'usp_rfdc_0_tile_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'usp_rfdc_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc1_reg' in module 'usp_rfdc_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc2_reg' in module 'usp_rfdc_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc3_reg' in module 'usp_rfdc_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [c:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_bgt_fsm.v:303]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'usp_rfdc_0_bgt_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'usp_rfdc_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'usp_rfdc_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'usp_rfdc_0_por_fsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'usp_rfdc_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usp_rfdc_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_drp |                          0000010 |                              011
            memory_delay |                          0000100 |                              001
        check_tile_index |                          0001000 |                              010
               write_drp |                          0010000 |                              100
      wait_for_write_rdy |                          0100000 |                              101
                finished |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'one-hot' in module 'usp_rfdc_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'usp_rfdc_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc1_reg' using encoding 'sequential' in module 'usp_rfdc_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc2_reg' using encoding 'sequential' in module 'usp_rfdc_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc3_reg' using encoding 'sequential' in module 'usp_rfdc_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'usp_rfdc_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'usp_rfdc_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'usp_rfdc_0_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'usp_rfdc_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'usp_rfdc_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2421.723 ; gain = 802.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2776.984 ; gain = 1157.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2976.590 ; gain = 1357.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 3205.688 ; gain = 1586.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 3295.559 ; gain = 1676.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin usp_rfdc_0_rf_wrapper_i/adc0_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin usp_rfdc_0_rf_wrapper_i/adc1_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin usp_rfdc_0_rf_wrapper_i/adc2_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin usp_rfdc_0_rf_wrapper_i/adc3_obs_done_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     8|
|2     |CARRY8  |    38|
|3     |LUT1    |    34|
|4     |LUT2    |   833|
|5     |LUT3    |  1351|
|6     |LUT4    |  1571|
|7     |LUT5    |  2146|
|8     |LUT6    |  4647|
|9     |MUXF7   |   210|
|10    |MUXF8   |    48|
|11    |RFADC   |     4|
|12    |RFDAC   |     4|
|13    |FDRE    |  4973|
|14    |FDSE    |   588|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3303.145 ; gain = 1683.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 3303.145 ; gain = 1577.969
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 3303.145 ; gain = 1683.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3303.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/adc1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_2 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/adc2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_3 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/adc3_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_4 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_5 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/dac1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_6 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/dac2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/usp_rfdc_0_rf_wrapper_i/BUFG_GT_SYNC_7 for BUFG_GT inst/i_usp_rfdc_0_bufg_gt_ctrl/dac3_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3303.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8a939a92
INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 3303.145 ; gain = 2622.082
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3303.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/usp_rfdc_0_synth_1/usp_rfdc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP usp_rfdc_0, cache-ID = 727dd2e5ef2523d8
INFO: [Coretcl 2-1174] Renamed 208 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3303.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Taxi/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/usp_rfdc_0_synth_1/usp_rfdc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file usp_rfdc_0_utilization_synth.rpt -pb usp_rfdc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 12:01:39 2025...
