// Seed: 1955461386
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  input wire id_44;
  inout wire id_43;
  input wire id_42;
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_45;
  parameter id_46 = 1;
  initial
  fork : SymbolIdentifier
  join_none : SymbolIdentifier
  id_47 :
  assert property (@(posedge id_21) $realtime)
  else $signed(25);
  ;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output tri   id_2,
    input  tri1  id_3,
    output uwire id_4,
    input  uwire id_5,
    output tri0  id_6
    , id_16,
    output tri0  id_7,
    input  wand  id_8,
    output wor   id_9,
    input  tri0  id_10,
    output tri   id_11,
    input  tri0  id_12,
    input  tri0  id_13,
    input  uwire id_14
);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  parameter id_17 = 1'b0 + 1 - 1'b0;
  assign id_6 = -1;
  tri   id_18 = 1 >= id_10;
  uwire id_19 = id_3 < id_17;
endmodule
