{
   Display-PortTypeClock: "false",
   Display-PortTypeInterrupt: "false",
   Display-PortTypeOthers: "true",
   Display-PortTypeReset: "false",
   HideNet: "/proc_sys_reset_1_interconnect_aresetn|/processing_system7_1_fclk_reset0_n|/proc_sys_reset_1_bus_struct_reset|",
   comment_0: "ZYNQ Base TRD 2013.2",
   comment_1: "Video Capture",
   comment_2: "Zynq Processing System",
   comment_3: "Image Filter Generated by VHLS",
   comment_4: "Video Display Controller",
   commentid: "comment_1|comment_2|comment_3|comment_4|comment_0|",
   fillcolor_comment_1: "#c0c0c0",
   fillcolor_comment_2: "#c0c0c0",
   fillcolor_comment_3: "#c0c0c0",
   fillcolor_comment_4: "#c0c0c0",
   font_comment_0: "54",
   font_comment_1: "23",
   font_comment_2: "24",
   font_comment_3: "24",
   font_comment_4: "24",
   guistr: "# # String gsaved with Nlview version 6.2.12  2013-02-15 bk=1.2829 VDI=32 GEI=33
#  -string -flagsOSRD
preplace port hdmio_int_b -pg 1 -y 260 -defaultsOSRD
preplace port hdmio_clk -pg 1 -y 1410 -defaultsOSRD
preplace port DDR -pg 1 -y 100 -defaultsOSRD
preplace port hdmio_de -pg 1 -y 1390 -defaultsOSRD
preplace port hdmio_hsync -pg 1 -y 1450 -defaultsOSRD
preplace port fmc_imageon_hdmii_clk -pg 1 -y 1490 -defaultsOSRD
preplace port hdmio_vsync -pg 1 -y 1370 -defaultsOSRD
preplace port fmc_imageon_iic_rst_b -pg 1 -y 1490 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 120 -defaultsOSRD
preplace port video_clk -pg 1 -y 1510 -defaultsOSRD
preplace port fmc_imageon_iic -pg 1 -y 140 -defaultsOSRD
preplace portBus hdmio_data -pg 1 -y 1350 -defaultsOSRD
preplace portBus fmc_imageon_hdmii_data -pg 1 -y 1390 -defaultsOSRD
preplace inst EMIO_GPIO -pg 1 -lvl 3 -y 1600 -defaultsOSRD
preplace inst Video_Processing -pg 1 -lvl 5 -y 1420 -defaultsOSRD
preplace inst Video_Display -pg 1 -lvl 6 -y 1400 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -y 520 -defaultsOSRD
preplace inst axi4_hp0 -pg 1 -lvl 6 -y 1190 -defaultsOSRD -orient R90 -resize 300 83
preplace inst axi4_hp2 -pg 1 -lvl 5 -y 1010 -defaultsOSRD -orient R90 -resize 262 83
preplace inst axi4_gp0 -pg 1 -lvl 3 -y 660 -defaultsOSRD -resize 83 708
preplace inst PERF_MON_HP0_HP2 -pg 1 -lvl 6 -y 950 -defaultsOSRD
preplace inst Video_Capture -pg 1 -lvl 4 -y 1430 -defaultsOSRD
preplace inst PL_PS_Interrupts -pg 1 -lvl 1 -y 210 -defaultsOSRD
preplace inst processing_system7_1 -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 540 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 540 -defaultsOSRD
preplace netloc axi4_lite_m06_axi 1 3 2 N 750 1970
preplace netloc axi4_lite_m06_axi 1 3 2 N 750 1970
preplace netloc axi4_lite_m06_axi 1 3 2 N 750 1970
preplace netloc logicvc_1_d_pix_o 1 6 1 N
preplace netloc logicvc_1_d_pix_o 1 6 1 N
preplace netloc logicvc_1_d_pix_o 1 6 1 N
preplace netloc logicvc_1_d_pix_o 1 6 1 N
preplace netloc logicvc_1_d_pix_o 1 6 1 N
preplace netloc axi_interconnect_2_m01_axi 1 3 1 1480
preplace netloc axi_interconnect_2_m01_axi 1 3 1 1480
preplace netloc axi_vdma_1_m_axi_s2mm 1 4 2 1930 1260 N
preplace netloc axi_vdma_1_m_axi_s2mm 1 4 2 1930 1260 N
preplace netloc logicvc_1_hsync_o 1 6 1 N
preplace netloc logicvc_1_hsync_o 1 6 1 N
preplace netloc logicvc_1_hsync_o 1 6 1 N
preplace netloc vid_in_reset_dout 1 3 1 1450
preplace netloc vid_in_reset_dout 1 3 1 1450
preplace netloc logicvc_1_vsync_o 1 6 1 N
preplace netloc logicvc_1_vsync_o 1 6 1 N
preplace netloc logicvc_1_pix_clk_o 1 6 1 N
preplace netloc logicvc_1_pix_clk_o 1 6 1 N
preplace netloc axi4_lite_m07_axi 1 3 2 N 790 1960
preplace netloc axi4_lite_m07_axi 1 3 2 N 790 1960
preplace netloc axi4_lite_m07_axi 1 3 2 N 790 1960
preplace netloc binary_to_grey_1_grey 1 3 4 1470 1620 1960 1550 N 1550 2780
preplace netloc binary_to_grey_1_grey 1 3 4 1470 1620 1960 1550 N 1550 2780
preplace netloc xlconcat_3_dout 1 1 1 N
preplace netloc xlconcat_3_dout 1 1 1 N
preplace netloc axi_interconnect_2_m02_axi 1 3 1 1460
preplace netloc axi_interconnect_2_m02_axi 1 3 1 1460
preplace netloc axi_interconnect_2_m02_axi 1 3 1 1460
preplace netloc axi_interconnect_2_m02_axi 1 3 1 1460
preplace netloc axi_interconnect_2_m02_axi 1 3 1 1460
preplace netloc axi4_lite_m08_axi 1 3 3 N 830 N 830 N
preplace netloc axi4_lite_m08_axi 1 3 3 N 830 N 830 N
preplace netloc processing_system7_1_gpio_o 1 2 1 1060
preplace netloc processing_system7_1_gpio_o 1 2 1 1060
preplace netloc video_clk_1 1 0 6 N 1510 N 1510 N 1510 1430 1230 1950 1280 2370
preplace netloc video_clk_1 1 0 6 N 1510 N 1510 N 1510 1430 1230 1950 1280 2370
preplace netloc axi_interconnect_2_m03_axi 1 3 1 1450
preplace netloc axi_interconnect_2_m03_axi 1 3 1 1450
preplace netloc s00_axi_1 1 2 1 1050
preplace netloc s00_axi_1 1 2 1 1050
preplace netloc s00_axi_1 1 2 1 1050
preplace netloc s00_axi_2 1 5 1 2350
preplace netloc s00_axi_2 1 5 1 2350
preplace netloc s01_axi_1 1 6 1 2780
preplace netloc s01_axi_1 1 6 1 2780
preplace netloc s01_axi_1 1 6 1 2780
preplace netloc processing_system7_1_ddr 1 2 5 N 100 N 100 N 100 N 100 N
preplace netloc processing_system7_1_ddr 1 2 5 N 100 N 100 N 100 N 100 N
preplace netloc s01_axi_2 1 5 1 2360
preplace netloc s01_axi_2 1 5 1 2360
preplace netloc tpg_vdma_s2mm_frame_ptr_out 1 4 1 1940
preplace netloc tpg_vdma_s2mm_frame_ptr_out 1 4 1 1940
preplace netloc axi_interconnect_2_m04_axi 1 3 1 1440
preplace netloc axi_interconnect_2_m04_axi 1 3 1 1440
preplace netloc axi4_lite_m05_axi 1 3 3 N 710 N 710 2390
preplace netloc axi4_lite_m05_axi 1 3 3 N 710 N 710 2390
preplace netloc axi_interconnect_1_m00_axi 1 1 5 520 10 N 10 N 10 N 10 2400
preplace netloc axi_interconnect_1_m00_axi 1 1 5 520 10 N 10 N 10 N 10 2400
preplace netloc clk_wiz_1_locked 1 1 1 N
preplace netloc clk_wiz_1_locked 1 1 1 N
preplace netloc clk_wiz_1_locked 1 1 1 N
preplace netloc logicvc_1_blank_o 1 6 1 N
preplace netloc logicvc_1_blank_o 1 6 1 N
preplace netloc processing_system7_1_iic_1 1 2 5 N 140 N 140 N 140 N 140 N
preplace netloc processing_system7_1_iic_1 1 2 5 N 140 N 140 N 140 N 140 N
preplace netloc axi_interconnect_2_m00_axi 1 3 1 1470
preplace netloc axi_interconnect_2_m00_axi 1 3 1 1470
preplace netloc video_sel_dout 1 3 1 1430
preplace netloc video_sel_dout 1 3 1 1430
preplace netloc filter_rst_dout 1 3 2 N 1630 1980
preplace netloc filter_rst_dout 1 3 2 N 1630 1980
preplace netloc axi_vdma_1_s2mm_fsync_out 1 4 2 1940 1270 2380
preplace netloc axi_vdma_1_s2mm_fsync_out 1 4 2 1940 1270 2380
preplace netloc axi_vdma_1_s2mm_fsync_out 1 4 2 1940 1270 2380
preplace netloc processing_system7_1_fixed_io 1 2 5 N 120 N 120 N 120 N 120 N
preplace netloc processing_system7_1_fixed_io 1 2 5 N 120 N 120 N 120 N 120 N
preplace netloc axi_interconnect_3_m00_axi 1 1 5 520 270 N 270 N 270 1980 940 2350
preplace netloc axi_interconnect_3_m00_axi 1 1 5 520 270 N 270 N 270 1980 940 2350
preplace netloc io_hdmii_video_1 1 0 4 N 1390 N 1390 N 1390 N
preplace netloc io_hdmii_video_1 1 0 4 N 1390 N 1390 N 1390 N
preplace netloc clk_1 1 0 4 N 1490 N 1490 N 1490 N
preplace cgraphic comment_1 autolayout 1 0.561873 0.958333 textcolor 7 linecolor 3 linewidth 0 fillcolor V,6,1
preplace cgraphic comment_2 autolayout 1 0.227425 0.177914 textcolor 7 linecolor 6 linewidth 0 fillcolor V,6,1
preplace cgraphic comment_3 autolayout 1 0.675585 0.958333 textcolor 7 linecolor 3 linewidth 0 fillcolor V,6,1
preplace cgraphic comment_4 autolayout 1 0.83612 0.952381 textcolor 7 linecolor 6 linewidth 0 fillcolor V,6,1
preplace cgraphic comment_0 autolayout 1 0.394649 -0.107143 textcolor 4 linecolor 3 linewidth 0
levelinfo -pg 1 240 390 840 1330 1750 2190 2600 2800
",
   linecolor_comment_2: "#ff9900",
   linecolor_comment_4: "#ff9900",
   textcolor_comment_1: "#003366",
   textcolor_comment_2: "#003366",
   textcolor_comment_3: "#003366",
   textcolor_comment_4: "#003366",
}
