{"vcs1":{"timestamp_begin":1738063998.359880120, "rt":0.23, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1738063998.664154301, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738063998.971275183, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063998.138270828}
{"VCS_COMP_START_TIME": 1738063998.138270828}
{"VCS_COMP_END_TIME": 1738063999.181132989}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150360}}
