
2021-Firmware-Bootcamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cc4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08004d84  08004d84  00014d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004e80  08004e80  00014e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004e84  08004e84  00014e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08004e88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000194  2000000c  08004e94  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001a0  08004e94  000201a0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000102ec  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002419  00000000  00000000  00030320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ed8  00000000  00000000  00032740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000dd0  00000000  00000000  00033618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001a5ef  00000000  00000000  000343e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00013289  00000000  00000000  0004e9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00099ac1  00000000  00000000  00061c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  000fb721  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000036a0  00000000  00000000  000fb774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004d6c 	.word	0x08004d6c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004d6c 	.word	0x08004d6c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_f2uiz>:
 8000220:	219e      	movs	r1, #158	; 0x9e
 8000222:	b510      	push	{r4, lr}
 8000224:	05c9      	lsls	r1, r1, #23
 8000226:	1c04      	adds	r4, r0, #0
 8000228:	f000 fe3a 	bl	8000ea0 <__aeabi_fcmpge>
 800022c:	2800      	cmp	r0, #0
 800022e:	d103      	bne.n	8000238 <__aeabi_f2uiz+0x18>
 8000230:	1c20      	adds	r0, r4, #0
 8000232:	f000 fd97 	bl	8000d64 <__aeabi_f2iz>
 8000236:	bd10      	pop	{r4, pc}
 8000238:	219e      	movs	r1, #158	; 0x9e
 800023a:	1c20      	adds	r0, r4, #0
 800023c:	05c9      	lsls	r1, r1, #23
 800023e:	f000 fbe3 	bl	8000a08 <__aeabi_fsub>
 8000242:	f000 fd8f 	bl	8000d64 <__aeabi_f2iz>
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	061b      	lsls	r3, r3, #24
 800024a:	469c      	mov	ip, r3
 800024c:	4460      	add	r0, ip
 800024e:	e7f2      	b.n	8000236 <__aeabi_f2uiz+0x16>

08000250 <__aeabi_fadd>:
 8000250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000252:	46c6      	mov	lr, r8
 8000254:	0243      	lsls	r3, r0, #9
 8000256:	0a5b      	lsrs	r3, r3, #9
 8000258:	024e      	lsls	r6, r1, #9
 800025a:	0045      	lsls	r5, r0, #1
 800025c:	004f      	lsls	r7, r1, #1
 800025e:	00da      	lsls	r2, r3, #3
 8000260:	0fc4      	lsrs	r4, r0, #31
 8000262:	469c      	mov	ip, r3
 8000264:	0a70      	lsrs	r0, r6, #9
 8000266:	4690      	mov	r8, r2
 8000268:	b500      	push	{lr}
 800026a:	0e2d      	lsrs	r5, r5, #24
 800026c:	0e3f      	lsrs	r7, r7, #24
 800026e:	0fc9      	lsrs	r1, r1, #31
 8000270:	09b6      	lsrs	r6, r6, #6
 8000272:	428c      	cmp	r4, r1
 8000274:	d04b      	beq.n	800030e <__aeabi_fadd+0xbe>
 8000276:	1bea      	subs	r2, r5, r7
 8000278:	2a00      	cmp	r2, #0
 800027a:	dd36      	ble.n	80002ea <__aeabi_fadd+0x9a>
 800027c:	2f00      	cmp	r7, #0
 800027e:	d061      	beq.n	8000344 <__aeabi_fadd+0xf4>
 8000280:	2dff      	cmp	r5, #255	; 0xff
 8000282:	d100      	bne.n	8000286 <__aeabi_fadd+0x36>
 8000284:	e0ad      	b.n	80003e2 <__aeabi_fadd+0x192>
 8000286:	2380      	movs	r3, #128	; 0x80
 8000288:	04db      	lsls	r3, r3, #19
 800028a:	431e      	orrs	r6, r3
 800028c:	2a1b      	cmp	r2, #27
 800028e:	dc00      	bgt.n	8000292 <__aeabi_fadd+0x42>
 8000290:	e0d3      	b.n	800043a <__aeabi_fadd+0x1ea>
 8000292:	2001      	movs	r0, #1
 8000294:	4643      	mov	r3, r8
 8000296:	1a18      	subs	r0, r3, r0
 8000298:	0143      	lsls	r3, r0, #5
 800029a:	d400      	bmi.n	800029e <__aeabi_fadd+0x4e>
 800029c:	e08c      	b.n	80003b8 <__aeabi_fadd+0x168>
 800029e:	0180      	lsls	r0, r0, #6
 80002a0:	0987      	lsrs	r7, r0, #6
 80002a2:	0038      	movs	r0, r7
 80002a4:	f000 fe06 	bl	8000eb4 <__clzsi2>
 80002a8:	3805      	subs	r0, #5
 80002aa:	4087      	lsls	r7, r0
 80002ac:	4285      	cmp	r5, r0
 80002ae:	dc00      	bgt.n	80002b2 <__aeabi_fadd+0x62>
 80002b0:	e0b6      	b.n	8000420 <__aeabi_fadd+0x1d0>
 80002b2:	1a2d      	subs	r5, r5, r0
 80002b4:	48b3      	ldr	r0, [pc, #716]	; (8000584 <__aeabi_fadd+0x334>)
 80002b6:	4038      	ands	r0, r7
 80002b8:	0743      	lsls	r3, r0, #29
 80002ba:	d004      	beq.n	80002c6 <__aeabi_fadd+0x76>
 80002bc:	230f      	movs	r3, #15
 80002be:	4003      	ands	r3, r0
 80002c0:	2b04      	cmp	r3, #4
 80002c2:	d000      	beq.n	80002c6 <__aeabi_fadd+0x76>
 80002c4:	3004      	adds	r0, #4
 80002c6:	0143      	lsls	r3, r0, #5
 80002c8:	d400      	bmi.n	80002cc <__aeabi_fadd+0x7c>
 80002ca:	e078      	b.n	80003be <__aeabi_fadd+0x16e>
 80002cc:	1c6a      	adds	r2, r5, #1
 80002ce:	2dfe      	cmp	r5, #254	; 0xfe
 80002d0:	d065      	beq.n	800039e <__aeabi_fadd+0x14e>
 80002d2:	0180      	lsls	r0, r0, #6
 80002d4:	0a43      	lsrs	r3, r0, #9
 80002d6:	469c      	mov	ip, r3
 80002d8:	b2d2      	uxtb	r2, r2
 80002da:	4663      	mov	r3, ip
 80002dc:	05d0      	lsls	r0, r2, #23
 80002de:	4318      	orrs	r0, r3
 80002e0:	07e4      	lsls	r4, r4, #31
 80002e2:	4320      	orrs	r0, r4
 80002e4:	bc80      	pop	{r7}
 80002e6:	46b8      	mov	r8, r7
 80002e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ea:	2a00      	cmp	r2, #0
 80002ec:	d035      	beq.n	800035a <__aeabi_fadd+0x10a>
 80002ee:	1b7a      	subs	r2, r7, r5
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d000      	beq.n	80002f6 <__aeabi_fadd+0xa6>
 80002f4:	e0af      	b.n	8000456 <__aeabi_fadd+0x206>
 80002f6:	4643      	mov	r3, r8
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d100      	bne.n	80002fe <__aeabi_fadd+0xae>
 80002fc:	e0a7      	b.n	800044e <__aeabi_fadd+0x1fe>
 80002fe:	1e53      	subs	r3, r2, #1
 8000300:	2a01      	cmp	r2, #1
 8000302:	d100      	bne.n	8000306 <__aeabi_fadd+0xb6>
 8000304:	e12f      	b.n	8000566 <__aeabi_fadd+0x316>
 8000306:	2aff      	cmp	r2, #255	; 0xff
 8000308:	d069      	beq.n	80003de <__aeabi_fadd+0x18e>
 800030a:	001a      	movs	r2, r3
 800030c:	e0aa      	b.n	8000464 <__aeabi_fadd+0x214>
 800030e:	1be9      	subs	r1, r5, r7
 8000310:	2900      	cmp	r1, #0
 8000312:	dd70      	ble.n	80003f6 <__aeabi_fadd+0x1a6>
 8000314:	2f00      	cmp	r7, #0
 8000316:	d037      	beq.n	8000388 <__aeabi_fadd+0x138>
 8000318:	2dff      	cmp	r5, #255	; 0xff
 800031a:	d062      	beq.n	80003e2 <__aeabi_fadd+0x192>
 800031c:	2380      	movs	r3, #128	; 0x80
 800031e:	04db      	lsls	r3, r3, #19
 8000320:	431e      	orrs	r6, r3
 8000322:	291b      	cmp	r1, #27
 8000324:	dc00      	bgt.n	8000328 <__aeabi_fadd+0xd8>
 8000326:	e0b0      	b.n	800048a <__aeabi_fadd+0x23a>
 8000328:	2001      	movs	r0, #1
 800032a:	4440      	add	r0, r8
 800032c:	0143      	lsls	r3, r0, #5
 800032e:	d543      	bpl.n	80003b8 <__aeabi_fadd+0x168>
 8000330:	3501      	adds	r5, #1
 8000332:	2dff      	cmp	r5, #255	; 0xff
 8000334:	d033      	beq.n	800039e <__aeabi_fadd+0x14e>
 8000336:	2301      	movs	r3, #1
 8000338:	4a93      	ldr	r2, [pc, #588]	; (8000588 <__aeabi_fadd+0x338>)
 800033a:	4003      	ands	r3, r0
 800033c:	0840      	lsrs	r0, r0, #1
 800033e:	4010      	ands	r0, r2
 8000340:	4318      	orrs	r0, r3
 8000342:	e7b9      	b.n	80002b8 <__aeabi_fadd+0x68>
 8000344:	2e00      	cmp	r6, #0
 8000346:	d100      	bne.n	800034a <__aeabi_fadd+0xfa>
 8000348:	e083      	b.n	8000452 <__aeabi_fadd+0x202>
 800034a:	1e51      	subs	r1, r2, #1
 800034c:	2a01      	cmp	r2, #1
 800034e:	d100      	bne.n	8000352 <__aeabi_fadd+0x102>
 8000350:	e0d8      	b.n	8000504 <__aeabi_fadd+0x2b4>
 8000352:	2aff      	cmp	r2, #255	; 0xff
 8000354:	d045      	beq.n	80003e2 <__aeabi_fadd+0x192>
 8000356:	000a      	movs	r2, r1
 8000358:	e798      	b.n	800028c <__aeabi_fadd+0x3c>
 800035a:	27fe      	movs	r7, #254	; 0xfe
 800035c:	1c6a      	adds	r2, r5, #1
 800035e:	4217      	tst	r7, r2
 8000360:	d000      	beq.n	8000364 <__aeabi_fadd+0x114>
 8000362:	e086      	b.n	8000472 <__aeabi_fadd+0x222>
 8000364:	2d00      	cmp	r5, #0
 8000366:	d000      	beq.n	800036a <__aeabi_fadd+0x11a>
 8000368:	e0b7      	b.n	80004da <__aeabi_fadd+0x28a>
 800036a:	4643      	mov	r3, r8
 800036c:	2b00      	cmp	r3, #0
 800036e:	d100      	bne.n	8000372 <__aeabi_fadd+0x122>
 8000370:	e0f3      	b.n	800055a <__aeabi_fadd+0x30a>
 8000372:	2200      	movs	r2, #0
 8000374:	2e00      	cmp	r6, #0
 8000376:	d0b0      	beq.n	80002da <__aeabi_fadd+0x8a>
 8000378:	1b98      	subs	r0, r3, r6
 800037a:	0143      	lsls	r3, r0, #5
 800037c:	d400      	bmi.n	8000380 <__aeabi_fadd+0x130>
 800037e:	e0fa      	b.n	8000576 <__aeabi_fadd+0x326>
 8000380:	4643      	mov	r3, r8
 8000382:	000c      	movs	r4, r1
 8000384:	1af0      	subs	r0, r6, r3
 8000386:	e797      	b.n	80002b8 <__aeabi_fadd+0x68>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d100      	bne.n	800038e <__aeabi_fadd+0x13e>
 800038c:	e0c8      	b.n	8000520 <__aeabi_fadd+0x2d0>
 800038e:	1e4a      	subs	r2, r1, #1
 8000390:	2901      	cmp	r1, #1
 8000392:	d100      	bne.n	8000396 <__aeabi_fadd+0x146>
 8000394:	e0ae      	b.n	80004f4 <__aeabi_fadd+0x2a4>
 8000396:	29ff      	cmp	r1, #255	; 0xff
 8000398:	d023      	beq.n	80003e2 <__aeabi_fadd+0x192>
 800039a:	0011      	movs	r1, r2
 800039c:	e7c1      	b.n	8000322 <__aeabi_fadd+0xd2>
 800039e:	2300      	movs	r3, #0
 80003a0:	22ff      	movs	r2, #255	; 0xff
 80003a2:	469c      	mov	ip, r3
 80003a4:	e799      	b.n	80002da <__aeabi_fadd+0x8a>
 80003a6:	21fe      	movs	r1, #254	; 0xfe
 80003a8:	1c6a      	adds	r2, r5, #1
 80003aa:	4211      	tst	r1, r2
 80003ac:	d077      	beq.n	800049e <__aeabi_fadd+0x24e>
 80003ae:	2aff      	cmp	r2, #255	; 0xff
 80003b0:	d0f5      	beq.n	800039e <__aeabi_fadd+0x14e>
 80003b2:	0015      	movs	r5, r2
 80003b4:	4446      	add	r6, r8
 80003b6:	0870      	lsrs	r0, r6, #1
 80003b8:	0743      	lsls	r3, r0, #29
 80003ba:	d000      	beq.n	80003be <__aeabi_fadd+0x16e>
 80003bc:	e77e      	b.n	80002bc <__aeabi_fadd+0x6c>
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	2dff      	cmp	r5, #255	; 0xff
 80003c2:	d00e      	beq.n	80003e2 <__aeabi_fadd+0x192>
 80003c4:	025b      	lsls	r3, r3, #9
 80003c6:	0a5b      	lsrs	r3, r3, #9
 80003c8:	469c      	mov	ip, r3
 80003ca:	b2ea      	uxtb	r2, r5
 80003cc:	e785      	b.n	80002da <__aeabi_fadd+0x8a>
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d007      	beq.n	80003e2 <__aeabi_fadd+0x192>
 80003d2:	2280      	movs	r2, #128	; 0x80
 80003d4:	03d2      	lsls	r2, r2, #15
 80003d6:	4213      	tst	r3, r2
 80003d8:	d003      	beq.n	80003e2 <__aeabi_fadd+0x192>
 80003da:	4210      	tst	r0, r2
 80003dc:	d101      	bne.n	80003e2 <__aeabi_fadd+0x192>
 80003de:	000c      	movs	r4, r1
 80003e0:	0003      	movs	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d0db      	beq.n	800039e <__aeabi_fadd+0x14e>
 80003e6:	2080      	movs	r0, #128	; 0x80
 80003e8:	03c0      	lsls	r0, r0, #15
 80003ea:	4318      	orrs	r0, r3
 80003ec:	0240      	lsls	r0, r0, #9
 80003ee:	0a43      	lsrs	r3, r0, #9
 80003f0:	469c      	mov	ip, r3
 80003f2:	22ff      	movs	r2, #255	; 0xff
 80003f4:	e771      	b.n	80002da <__aeabi_fadd+0x8a>
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d0d5      	beq.n	80003a6 <__aeabi_fadd+0x156>
 80003fa:	1b7a      	subs	r2, r7, r5
 80003fc:	2d00      	cmp	r5, #0
 80003fe:	d160      	bne.n	80004c2 <__aeabi_fadd+0x272>
 8000400:	4643      	mov	r3, r8
 8000402:	2b00      	cmp	r3, #0
 8000404:	d024      	beq.n	8000450 <__aeabi_fadd+0x200>
 8000406:	1e53      	subs	r3, r2, #1
 8000408:	2a01      	cmp	r2, #1
 800040a:	d073      	beq.n	80004f4 <__aeabi_fadd+0x2a4>
 800040c:	2aff      	cmp	r2, #255	; 0xff
 800040e:	d0e7      	beq.n	80003e0 <__aeabi_fadd+0x190>
 8000410:	001a      	movs	r2, r3
 8000412:	2a1b      	cmp	r2, #27
 8000414:	dc00      	bgt.n	8000418 <__aeabi_fadd+0x1c8>
 8000416:	e085      	b.n	8000524 <__aeabi_fadd+0x2d4>
 8000418:	2001      	movs	r0, #1
 800041a:	003d      	movs	r5, r7
 800041c:	1980      	adds	r0, r0, r6
 800041e:	e785      	b.n	800032c <__aeabi_fadd+0xdc>
 8000420:	2320      	movs	r3, #32
 8000422:	003a      	movs	r2, r7
 8000424:	1b45      	subs	r5, r0, r5
 8000426:	0038      	movs	r0, r7
 8000428:	3501      	adds	r5, #1
 800042a:	40ea      	lsrs	r2, r5
 800042c:	1b5d      	subs	r5, r3, r5
 800042e:	40a8      	lsls	r0, r5
 8000430:	1e43      	subs	r3, r0, #1
 8000432:	4198      	sbcs	r0, r3
 8000434:	2500      	movs	r5, #0
 8000436:	4310      	orrs	r0, r2
 8000438:	e73e      	b.n	80002b8 <__aeabi_fadd+0x68>
 800043a:	2320      	movs	r3, #32
 800043c:	0030      	movs	r0, r6
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	0031      	movs	r1, r6
 8000442:	4098      	lsls	r0, r3
 8000444:	40d1      	lsrs	r1, r2
 8000446:	1e43      	subs	r3, r0, #1
 8000448:	4198      	sbcs	r0, r3
 800044a:	4308      	orrs	r0, r1
 800044c:	e722      	b.n	8000294 <__aeabi_fadd+0x44>
 800044e:	000c      	movs	r4, r1
 8000450:	0003      	movs	r3, r0
 8000452:	0015      	movs	r5, r2
 8000454:	e7b4      	b.n	80003c0 <__aeabi_fadd+0x170>
 8000456:	2fff      	cmp	r7, #255	; 0xff
 8000458:	d0c1      	beq.n	80003de <__aeabi_fadd+0x18e>
 800045a:	2380      	movs	r3, #128	; 0x80
 800045c:	4640      	mov	r0, r8
 800045e:	04db      	lsls	r3, r3, #19
 8000460:	4318      	orrs	r0, r3
 8000462:	4680      	mov	r8, r0
 8000464:	2a1b      	cmp	r2, #27
 8000466:	dd51      	ble.n	800050c <__aeabi_fadd+0x2bc>
 8000468:	2001      	movs	r0, #1
 800046a:	000c      	movs	r4, r1
 800046c:	003d      	movs	r5, r7
 800046e:	1a30      	subs	r0, r6, r0
 8000470:	e712      	b.n	8000298 <__aeabi_fadd+0x48>
 8000472:	4643      	mov	r3, r8
 8000474:	1b9f      	subs	r7, r3, r6
 8000476:	017b      	lsls	r3, r7, #5
 8000478:	d42b      	bmi.n	80004d2 <__aeabi_fadd+0x282>
 800047a:	2f00      	cmp	r7, #0
 800047c:	d000      	beq.n	8000480 <__aeabi_fadd+0x230>
 800047e:	e710      	b.n	80002a2 <__aeabi_fadd+0x52>
 8000480:	2300      	movs	r3, #0
 8000482:	2400      	movs	r4, #0
 8000484:	2200      	movs	r2, #0
 8000486:	469c      	mov	ip, r3
 8000488:	e727      	b.n	80002da <__aeabi_fadd+0x8a>
 800048a:	2320      	movs	r3, #32
 800048c:	0032      	movs	r2, r6
 800048e:	0030      	movs	r0, r6
 8000490:	40ca      	lsrs	r2, r1
 8000492:	1a59      	subs	r1, r3, r1
 8000494:	4088      	lsls	r0, r1
 8000496:	1e43      	subs	r3, r0, #1
 8000498:	4198      	sbcs	r0, r3
 800049a:	4310      	orrs	r0, r2
 800049c:	e745      	b.n	800032a <__aeabi_fadd+0xda>
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d14a      	bne.n	8000538 <__aeabi_fadd+0x2e8>
 80004a2:	4643      	mov	r3, r8
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d063      	beq.n	8000570 <__aeabi_fadd+0x320>
 80004a8:	2200      	movs	r2, #0
 80004aa:	2e00      	cmp	r6, #0
 80004ac:	d100      	bne.n	80004b0 <__aeabi_fadd+0x260>
 80004ae:	e714      	b.n	80002da <__aeabi_fadd+0x8a>
 80004b0:	0030      	movs	r0, r6
 80004b2:	4440      	add	r0, r8
 80004b4:	0143      	lsls	r3, r0, #5
 80004b6:	d400      	bmi.n	80004ba <__aeabi_fadd+0x26a>
 80004b8:	e77e      	b.n	80003b8 <__aeabi_fadd+0x168>
 80004ba:	4b32      	ldr	r3, [pc, #200]	; (8000584 <__aeabi_fadd+0x334>)
 80004bc:	3501      	adds	r5, #1
 80004be:	4018      	ands	r0, r3
 80004c0:	e77a      	b.n	80003b8 <__aeabi_fadd+0x168>
 80004c2:	2fff      	cmp	r7, #255	; 0xff
 80004c4:	d08c      	beq.n	80003e0 <__aeabi_fadd+0x190>
 80004c6:	2380      	movs	r3, #128	; 0x80
 80004c8:	4641      	mov	r1, r8
 80004ca:	04db      	lsls	r3, r3, #19
 80004cc:	4319      	orrs	r1, r3
 80004ce:	4688      	mov	r8, r1
 80004d0:	e79f      	b.n	8000412 <__aeabi_fadd+0x1c2>
 80004d2:	4643      	mov	r3, r8
 80004d4:	000c      	movs	r4, r1
 80004d6:	1af7      	subs	r7, r6, r3
 80004d8:	e6e3      	b.n	80002a2 <__aeabi_fadd+0x52>
 80004da:	4642      	mov	r2, r8
 80004dc:	2a00      	cmp	r2, #0
 80004de:	d000      	beq.n	80004e2 <__aeabi_fadd+0x292>
 80004e0:	e775      	b.n	80003ce <__aeabi_fadd+0x17e>
 80004e2:	2e00      	cmp	r6, #0
 80004e4:	d000      	beq.n	80004e8 <__aeabi_fadd+0x298>
 80004e6:	e77a      	b.n	80003de <__aeabi_fadd+0x18e>
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	03db      	lsls	r3, r3, #15
 80004ec:	2400      	movs	r4, #0
 80004ee:	469c      	mov	ip, r3
 80004f0:	22ff      	movs	r2, #255	; 0xff
 80004f2:	e6f2      	b.n	80002da <__aeabi_fadd+0x8a>
 80004f4:	0030      	movs	r0, r6
 80004f6:	4440      	add	r0, r8
 80004f8:	2501      	movs	r5, #1
 80004fa:	0143      	lsls	r3, r0, #5
 80004fc:	d400      	bmi.n	8000500 <__aeabi_fadd+0x2b0>
 80004fe:	e75b      	b.n	80003b8 <__aeabi_fadd+0x168>
 8000500:	2502      	movs	r5, #2
 8000502:	e718      	b.n	8000336 <__aeabi_fadd+0xe6>
 8000504:	4643      	mov	r3, r8
 8000506:	2501      	movs	r5, #1
 8000508:	1b98      	subs	r0, r3, r6
 800050a:	e6c5      	b.n	8000298 <__aeabi_fadd+0x48>
 800050c:	2320      	movs	r3, #32
 800050e:	4644      	mov	r4, r8
 8000510:	4640      	mov	r0, r8
 8000512:	40d4      	lsrs	r4, r2
 8000514:	1a9a      	subs	r2, r3, r2
 8000516:	4090      	lsls	r0, r2
 8000518:	1e43      	subs	r3, r0, #1
 800051a:	4198      	sbcs	r0, r3
 800051c:	4320      	orrs	r0, r4
 800051e:	e7a4      	b.n	800046a <__aeabi_fadd+0x21a>
 8000520:	000d      	movs	r5, r1
 8000522:	e74d      	b.n	80003c0 <__aeabi_fadd+0x170>
 8000524:	2320      	movs	r3, #32
 8000526:	4641      	mov	r1, r8
 8000528:	4640      	mov	r0, r8
 800052a:	40d1      	lsrs	r1, r2
 800052c:	1a9a      	subs	r2, r3, r2
 800052e:	4090      	lsls	r0, r2
 8000530:	1e43      	subs	r3, r0, #1
 8000532:	4198      	sbcs	r0, r3
 8000534:	4308      	orrs	r0, r1
 8000536:	e770      	b.n	800041a <__aeabi_fadd+0x1ca>
 8000538:	4642      	mov	r2, r8
 800053a:	2a00      	cmp	r2, #0
 800053c:	d100      	bne.n	8000540 <__aeabi_fadd+0x2f0>
 800053e:	e74f      	b.n	80003e0 <__aeabi_fadd+0x190>
 8000540:	2e00      	cmp	r6, #0
 8000542:	d100      	bne.n	8000546 <__aeabi_fadd+0x2f6>
 8000544:	e74d      	b.n	80003e2 <__aeabi_fadd+0x192>
 8000546:	2280      	movs	r2, #128	; 0x80
 8000548:	03d2      	lsls	r2, r2, #15
 800054a:	4213      	tst	r3, r2
 800054c:	d100      	bne.n	8000550 <__aeabi_fadd+0x300>
 800054e:	e748      	b.n	80003e2 <__aeabi_fadd+0x192>
 8000550:	4210      	tst	r0, r2
 8000552:	d000      	beq.n	8000556 <__aeabi_fadd+0x306>
 8000554:	e745      	b.n	80003e2 <__aeabi_fadd+0x192>
 8000556:	0003      	movs	r3, r0
 8000558:	e743      	b.n	80003e2 <__aeabi_fadd+0x192>
 800055a:	2e00      	cmp	r6, #0
 800055c:	d090      	beq.n	8000480 <__aeabi_fadd+0x230>
 800055e:	000c      	movs	r4, r1
 8000560:	4684      	mov	ip, r0
 8000562:	2200      	movs	r2, #0
 8000564:	e6b9      	b.n	80002da <__aeabi_fadd+0x8a>
 8000566:	4643      	mov	r3, r8
 8000568:	000c      	movs	r4, r1
 800056a:	1af0      	subs	r0, r6, r3
 800056c:	3501      	adds	r5, #1
 800056e:	e693      	b.n	8000298 <__aeabi_fadd+0x48>
 8000570:	4684      	mov	ip, r0
 8000572:	2200      	movs	r2, #0
 8000574:	e6b1      	b.n	80002da <__aeabi_fadd+0x8a>
 8000576:	2800      	cmp	r0, #0
 8000578:	d000      	beq.n	800057c <__aeabi_fadd+0x32c>
 800057a:	e71d      	b.n	80003b8 <__aeabi_fadd+0x168>
 800057c:	2300      	movs	r3, #0
 800057e:	2400      	movs	r4, #0
 8000580:	469c      	mov	ip, r3
 8000582:	e6aa      	b.n	80002da <__aeabi_fadd+0x8a>
 8000584:	fbffffff 	.word	0xfbffffff
 8000588:	7dffffff 	.word	0x7dffffff

0800058c <__aeabi_fdiv>:
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	464f      	mov	r7, r9
 8000590:	4646      	mov	r6, r8
 8000592:	46d6      	mov	lr, sl
 8000594:	0245      	lsls	r5, r0, #9
 8000596:	b5c0      	push	{r6, r7, lr}
 8000598:	0047      	lsls	r7, r0, #1
 800059a:	1c0c      	adds	r4, r1, #0
 800059c:	0a6d      	lsrs	r5, r5, #9
 800059e:	0e3f      	lsrs	r7, r7, #24
 80005a0:	0fc6      	lsrs	r6, r0, #31
 80005a2:	2f00      	cmp	r7, #0
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fdiv+0x1c>
 80005a6:	e070      	b.n	800068a <__aeabi_fdiv+0xfe>
 80005a8:	2fff      	cmp	r7, #255	; 0xff
 80005aa:	d100      	bne.n	80005ae <__aeabi_fdiv+0x22>
 80005ac:	e075      	b.n	800069a <__aeabi_fdiv+0x10e>
 80005ae:	00eb      	lsls	r3, r5, #3
 80005b0:	2580      	movs	r5, #128	; 0x80
 80005b2:	04ed      	lsls	r5, r5, #19
 80005b4:	431d      	orrs	r5, r3
 80005b6:	2300      	movs	r3, #0
 80005b8:	4699      	mov	r9, r3
 80005ba:	469a      	mov	sl, r3
 80005bc:	3f7f      	subs	r7, #127	; 0x7f
 80005be:	0260      	lsls	r0, r4, #9
 80005c0:	0a43      	lsrs	r3, r0, #9
 80005c2:	4698      	mov	r8, r3
 80005c4:	0063      	lsls	r3, r4, #1
 80005c6:	0e1b      	lsrs	r3, r3, #24
 80005c8:	0fe4      	lsrs	r4, r4, #31
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d04e      	beq.n	800066c <__aeabi_fdiv+0xe0>
 80005ce:	2bff      	cmp	r3, #255	; 0xff
 80005d0:	d046      	beq.n	8000660 <__aeabi_fdiv+0xd4>
 80005d2:	4642      	mov	r2, r8
 80005d4:	00d0      	lsls	r0, r2, #3
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	04d2      	lsls	r2, r2, #19
 80005da:	4302      	orrs	r2, r0
 80005dc:	4690      	mov	r8, r2
 80005de:	2200      	movs	r2, #0
 80005e0:	3b7f      	subs	r3, #127	; 0x7f
 80005e2:	0031      	movs	r1, r6
 80005e4:	1aff      	subs	r7, r7, r3
 80005e6:	464b      	mov	r3, r9
 80005e8:	4061      	eors	r1, r4
 80005ea:	b2c9      	uxtb	r1, r1
 80005ec:	4313      	orrs	r3, r2
 80005ee:	2b0f      	cmp	r3, #15
 80005f0:	d900      	bls.n	80005f4 <__aeabi_fdiv+0x68>
 80005f2:	e0b5      	b.n	8000760 <__aeabi_fdiv+0x1d4>
 80005f4:	486e      	ldr	r0, [pc, #440]	; (80007b0 <__aeabi_fdiv+0x224>)
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	58c3      	ldr	r3, [r0, r3]
 80005fa:	469f      	mov	pc, r3
 80005fc:	2300      	movs	r3, #0
 80005fe:	4698      	mov	r8, r3
 8000600:	0026      	movs	r6, r4
 8000602:	4645      	mov	r5, r8
 8000604:	4692      	mov	sl, r2
 8000606:	4653      	mov	r3, sl
 8000608:	2b02      	cmp	r3, #2
 800060a:	d100      	bne.n	800060e <__aeabi_fdiv+0x82>
 800060c:	e089      	b.n	8000722 <__aeabi_fdiv+0x196>
 800060e:	2b03      	cmp	r3, #3
 8000610:	d100      	bne.n	8000614 <__aeabi_fdiv+0x88>
 8000612:	e09e      	b.n	8000752 <__aeabi_fdiv+0x1c6>
 8000614:	2b01      	cmp	r3, #1
 8000616:	d018      	beq.n	800064a <__aeabi_fdiv+0xbe>
 8000618:	003b      	movs	r3, r7
 800061a:	337f      	adds	r3, #127	; 0x7f
 800061c:	2b00      	cmp	r3, #0
 800061e:	dd69      	ble.n	80006f4 <__aeabi_fdiv+0x168>
 8000620:	076a      	lsls	r2, r5, #29
 8000622:	d004      	beq.n	800062e <__aeabi_fdiv+0xa2>
 8000624:	220f      	movs	r2, #15
 8000626:	402a      	ands	r2, r5
 8000628:	2a04      	cmp	r2, #4
 800062a:	d000      	beq.n	800062e <__aeabi_fdiv+0xa2>
 800062c:	3504      	adds	r5, #4
 800062e:	012a      	lsls	r2, r5, #4
 8000630:	d503      	bpl.n	800063a <__aeabi_fdiv+0xae>
 8000632:	4b60      	ldr	r3, [pc, #384]	; (80007b4 <__aeabi_fdiv+0x228>)
 8000634:	401d      	ands	r5, r3
 8000636:	003b      	movs	r3, r7
 8000638:	3380      	adds	r3, #128	; 0x80
 800063a:	2bfe      	cmp	r3, #254	; 0xfe
 800063c:	dd00      	ble.n	8000640 <__aeabi_fdiv+0xb4>
 800063e:	e070      	b.n	8000722 <__aeabi_fdiv+0x196>
 8000640:	01ad      	lsls	r5, r5, #6
 8000642:	0a6d      	lsrs	r5, r5, #9
 8000644:	b2d8      	uxtb	r0, r3
 8000646:	e002      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000648:	000e      	movs	r6, r1
 800064a:	2000      	movs	r0, #0
 800064c:	2500      	movs	r5, #0
 800064e:	05c0      	lsls	r0, r0, #23
 8000650:	4328      	orrs	r0, r5
 8000652:	07f6      	lsls	r6, r6, #31
 8000654:	4330      	orrs	r0, r6
 8000656:	bce0      	pop	{r5, r6, r7}
 8000658:	46ba      	mov	sl, r7
 800065a:	46b1      	mov	r9, r6
 800065c:	46a8      	mov	r8, r5
 800065e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000660:	4643      	mov	r3, r8
 8000662:	2b00      	cmp	r3, #0
 8000664:	d13f      	bne.n	80006e6 <__aeabi_fdiv+0x15a>
 8000666:	2202      	movs	r2, #2
 8000668:	3fff      	subs	r7, #255	; 0xff
 800066a:	e003      	b.n	8000674 <__aeabi_fdiv+0xe8>
 800066c:	4643      	mov	r3, r8
 800066e:	2b00      	cmp	r3, #0
 8000670:	d12d      	bne.n	80006ce <__aeabi_fdiv+0x142>
 8000672:	2201      	movs	r2, #1
 8000674:	0031      	movs	r1, r6
 8000676:	464b      	mov	r3, r9
 8000678:	4061      	eors	r1, r4
 800067a:	b2c9      	uxtb	r1, r1
 800067c:	4313      	orrs	r3, r2
 800067e:	2b0f      	cmp	r3, #15
 8000680:	d834      	bhi.n	80006ec <__aeabi_fdiv+0x160>
 8000682:	484d      	ldr	r0, [pc, #308]	; (80007b8 <__aeabi_fdiv+0x22c>)
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	58c3      	ldr	r3, [r0, r3]
 8000688:	469f      	mov	pc, r3
 800068a:	2d00      	cmp	r5, #0
 800068c:	d113      	bne.n	80006b6 <__aeabi_fdiv+0x12a>
 800068e:	2304      	movs	r3, #4
 8000690:	4699      	mov	r9, r3
 8000692:	3b03      	subs	r3, #3
 8000694:	2700      	movs	r7, #0
 8000696:	469a      	mov	sl, r3
 8000698:	e791      	b.n	80005be <__aeabi_fdiv+0x32>
 800069a:	2d00      	cmp	r5, #0
 800069c:	d105      	bne.n	80006aa <__aeabi_fdiv+0x11e>
 800069e:	2308      	movs	r3, #8
 80006a0:	4699      	mov	r9, r3
 80006a2:	3b06      	subs	r3, #6
 80006a4:	27ff      	movs	r7, #255	; 0xff
 80006a6:	469a      	mov	sl, r3
 80006a8:	e789      	b.n	80005be <__aeabi_fdiv+0x32>
 80006aa:	230c      	movs	r3, #12
 80006ac:	4699      	mov	r9, r3
 80006ae:	3b09      	subs	r3, #9
 80006b0:	27ff      	movs	r7, #255	; 0xff
 80006b2:	469a      	mov	sl, r3
 80006b4:	e783      	b.n	80005be <__aeabi_fdiv+0x32>
 80006b6:	0028      	movs	r0, r5
 80006b8:	f000 fbfc 	bl	8000eb4 <__clzsi2>
 80006bc:	2776      	movs	r7, #118	; 0x76
 80006be:	1f43      	subs	r3, r0, #5
 80006c0:	409d      	lsls	r5, r3
 80006c2:	2300      	movs	r3, #0
 80006c4:	427f      	negs	r7, r7
 80006c6:	4699      	mov	r9, r3
 80006c8:	469a      	mov	sl, r3
 80006ca:	1a3f      	subs	r7, r7, r0
 80006cc:	e777      	b.n	80005be <__aeabi_fdiv+0x32>
 80006ce:	4640      	mov	r0, r8
 80006d0:	f000 fbf0 	bl	8000eb4 <__clzsi2>
 80006d4:	4642      	mov	r2, r8
 80006d6:	1f43      	subs	r3, r0, #5
 80006d8:	409a      	lsls	r2, r3
 80006da:	2376      	movs	r3, #118	; 0x76
 80006dc:	425b      	negs	r3, r3
 80006de:	4690      	mov	r8, r2
 80006e0:	1a1b      	subs	r3, r3, r0
 80006e2:	2200      	movs	r2, #0
 80006e4:	e77d      	b.n	80005e2 <__aeabi_fdiv+0x56>
 80006e6:	23ff      	movs	r3, #255	; 0xff
 80006e8:	2203      	movs	r2, #3
 80006ea:	e77a      	b.n	80005e2 <__aeabi_fdiv+0x56>
 80006ec:	000e      	movs	r6, r1
 80006ee:	20ff      	movs	r0, #255	; 0xff
 80006f0:	2500      	movs	r5, #0
 80006f2:	e7ac      	b.n	800064e <__aeabi_fdiv+0xc2>
 80006f4:	2001      	movs	r0, #1
 80006f6:	1ac0      	subs	r0, r0, r3
 80006f8:	281b      	cmp	r0, #27
 80006fa:	dca6      	bgt.n	800064a <__aeabi_fdiv+0xbe>
 80006fc:	379e      	adds	r7, #158	; 0x9e
 80006fe:	002a      	movs	r2, r5
 8000700:	40bd      	lsls	r5, r7
 8000702:	40c2      	lsrs	r2, r0
 8000704:	1e6b      	subs	r3, r5, #1
 8000706:	419d      	sbcs	r5, r3
 8000708:	4315      	orrs	r5, r2
 800070a:	076b      	lsls	r3, r5, #29
 800070c:	d004      	beq.n	8000718 <__aeabi_fdiv+0x18c>
 800070e:	230f      	movs	r3, #15
 8000710:	402b      	ands	r3, r5
 8000712:	2b04      	cmp	r3, #4
 8000714:	d000      	beq.n	8000718 <__aeabi_fdiv+0x18c>
 8000716:	3504      	adds	r5, #4
 8000718:	016b      	lsls	r3, r5, #5
 800071a:	d544      	bpl.n	80007a6 <__aeabi_fdiv+0x21a>
 800071c:	2001      	movs	r0, #1
 800071e:	2500      	movs	r5, #0
 8000720:	e795      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000722:	20ff      	movs	r0, #255	; 0xff
 8000724:	2500      	movs	r5, #0
 8000726:	e792      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000728:	2580      	movs	r5, #128	; 0x80
 800072a:	2600      	movs	r6, #0
 800072c:	20ff      	movs	r0, #255	; 0xff
 800072e:	03ed      	lsls	r5, r5, #15
 8000730:	e78d      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000732:	2300      	movs	r3, #0
 8000734:	4698      	mov	r8, r3
 8000736:	2080      	movs	r0, #128	; 0x80
 8000738:	03c0      	lsls	r0, r0, #15
 800073a:	4205      	tst	r5, r0
 800073c:	d009      	beq.n	8000752 <__aeabi_fdiv+0x1c6>
 800073e:	4643      	mov	r3, r8
 8000740:	4203      	tst	r3, r0
 8000742:	d106      	bne.n	8000752 <__aeabi_fdiv+0x1c6>
 8000744:	4645      	mov	r5, r8
 8000746:	4305      	orrs	r5, r0
 8000748:	026d      	lsls	r5, r5, #9
 800074a:	0026      	movs	r6, r4
 800074c:	20ff      	movs	r0, #255	; 0xff
 800074e:	0a6d      	lsrs	r5, r5, #9
 8000750:	e77d      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000752:	2080      	movs	r0, #128	; 0x80
 8000754:	03c0      	lsls	r0, r0, #15
 8000756:	4305      	orrs	r5, r0
 8000758:	026d      	lsls	r5, r5, #9
 800075a:	20ff      	movs	r0, #255	; 0xff
 800075c:	0a6d      	lsrs	r5, r5, #9
 800075e:	e776      	b.n	800064e <__aeabi_fdiv+0xc2>
 8000760:	4642      	mov	r2, r8
 8000762:	016b      	lsls	r3, r5, #5
 8000764:	0150      	lsls	r0, r2, #5
 8000766:	4283      	cmp	r3, r0
 8000768:	d219      	bcs.n	800079e <__aeabi_fdiv+0x212>
 800076a:	221b      	movs	r2, #27
 800076c:	2500      	movs	r5, #0
 800076e:	3f01      	subs	r7, #1
 8000770:	2601      	movs	r6, #1
 8000772:	001c      	movs	r4, r3
 8000774:	006d      	lsls	r5, r5, #1
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	2c00      	cmp	r4, #0
 800077a:	db01      	blt.n	8000780 <__aeabi_fdiv+0x1f4>
 800077c:	4298      	cmp	r0, r3
 800077e:	d801      	bhi.n	8000784 <__aeabi_fdiv+0x1f8>
 8000780:	1a1b      	subs	r3, r3, r0
 8000782:	4335      	orrs	r5, r6
 8000784:	3a01      	subs	r2, #1
 8000786:	2a00      	cmp	r2, #0
 8000788:	d1f3      	bne.n	8000772 <__aeabi_fdiv+0x1e6>
 800078a:	1e5a      	subs	r2, r3, #1
 800078c:	4193      	sbcs	r3, r2
 800078e:	431d      	orrs	r5, r3
 8000790:	003b      	movs	r3, r7
 8000792:	337f      	adds	r3, #127	; 0x7f
 8000794:	000e      	movs	r6, r1
 8000796:	2b00      	cmp	r3, #0
 8000798:	dd00      	ble.n	800079c <__aeabi_fdiv+0x210>
 800079a:	e741      	b.n	8000620 <__aeabi_fdiv+0x94>
 800079c:	e7aa      	b.n	80006f4 <__aeabi_fdiv+0x168>
 800079e:	221a      	movs	r2, #26
 80007a0:	2501      	movs	r5, #1
 80007a2:	1a1b      	subs	r3, r3, r0
 80007a4:	e7e4      	b.n	8000770 <__aeabi_fdiv+0x1e4>
 80007a6:	01ad      	lsls	r5, r5, #6
 80007a8:	2000      	movs	r0, #0
 80007aa:	0a6d      	lsrs	r5, r5, #9
 80007ac:	e74f      	b.n	800064e <__aeabi_fdiv+0xc2>
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	08004da8 	.word	0x08004da8
 80007b4:	f7ffffff 	.word	0xf7ffffff
 80007b8:	08004de8 	.word	0x08004de8

080007bc <__aeabi_fmul>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0244      	lsls	r4, r0, #9
 80007c6:	0045      	lsls	r5, r0, #1
 80007c8:	b5c0      	push	{r6, r7, lr}
 80007ca:	0a64      	lsrs	r4, r4, #9
 80007cc:	1c0f      	adds	r7, r1, #0
 80007ce:	0e2d      	lsrs	r5, r5, #24
 80007d0:	0fc6      	lsrs	r6, r0, #31
 80007d2:	2d00      	cmp	r5, #0
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fmul+0x1c>
 80007d6:	e08d      	b.n	80008f4 <__aeabi_fmul+0x138>
 80007d8:	2dff      	cmp	r5, #255	; 0xff
 80007da:	d100      	bne.n	80007de <__aeabi_fmul+0x22>
 80007dc:	e092      	b.n	8000904 <__aeabi_fmul+0x148>
 80007de:	2300      	movs	r3, #0
 80007e0:	2080      	movs	r0, #128	; 0x80
 80007e2:	4699      	mov	r9, r3
 80007e4:	469a      	mov	sl, r3
 80007e6:	00e4      	lsls	r4, r4, #3
 80007e8:	04c0      	lsls	r0, r0, #19
 80007ea:	4304      	orrs	r4, r0
 80007ec:	3d7f      	subs	r5, #127	; 0x7f
 80007ee:	0278      	lsls	r0, r7, #9
 80007f0:	0a43      	lsrs	r3, r0, #9
 80007f2:	4698      	mov	r8, r3
 80007f4:	007b      	lsls	r3, r7, #1
 80007f6:	0e1b      	lsrs	r3, r3, #24
 80007f8:	0fff      	lsrs	r7, r7, #31
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_fmul+0x44>
 80007fe:	e070      	b.n	80008e2 <__aeabi_fmul+0x126>
 8000800:	2bff      	cmp	r3, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fmul+0x4a>
 8000804:	e086      	b.n	8000914 <__aeabi_fmul+0x158>
 8000806:	4642      	mov	r2, r8
 8000808:	00d0      	lsls	r0, r2, #3
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	3b7f      	subs	r3, #127	; 0x7f
 800080e:	18ed      	adds	r5, r5, r3
 8000810:	2300      	movs	r3, #0
 8000812:	04d2      	lsls	r2, r2, #19
 8000814:	4302      	orrs	r2, r0
 8000816:	4690      	mov	r8, r2
 8000818:	469c      	mov	ip, r3
 800081a:	0031      	movs	r1, r6
 800081c:	464b      	mov	r3, r9
 800081e:	4079      	eors	r1, r7
 8000820:	1c68      	adds	r0, r5, #1
 8000822:	2b0f      	cmp	r3, #15
 8000824:	d81c      	bhi.n	8000860 <__aeabi_fmul+0xa4>
 8000826:	4a76      	ldr	r2, [pc, #472]	; (8000a00 <__aeabi_fmul+0x244>)
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	58d3      	ldr	r3, [r2, r3]
 800082c:	469f      	mov	pc, r3
 800082e:	0039      	movs	r1, r7
 8000830:	4644      	mov	r4, r8
 8000832:	46e2      	mov	sl, ip
 8000834:	4653      	mov	r3, sl
 8000836:	2b02      	cmp	r3, #2
 8000838:	d00f      	beq.n	800085a <__aeabi_fmul+0x9e>
 800083a:	2b03      	cmp	r3, #3
 800083c:	d100      	bne.n	8000840 <__aeabi_fmul+0x84>
 800083e:	e0d7      	b.n	80009f0 <__aeabi_fmul+0x234>
 8000840:	2b01      	cmp	r3, #1
 8000842:	d137      	bne.n	80008b4 <__aeabi_fmul+0xf8>
 8000844:	2000      	movs	r0, #0
 8000846:	2400      	movs	r4, #0
 8000848:	05c0      	lsls	r0, r0, #23
 800084a:	4320      	orrs	r0, r4
 800084c:	07c9      	lsls	r1, r1, #31
 800084e:	4308      	orrs	r0, r1
 8000850:	bce0      	pop	{r5, r6, r7}
 8000852:	46ba      	mov	sl, r7
 8000854:	46b1      	mov	r9, r6
 8000856:	46a8      	mov	r8, r5
 8000858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800085a:	20ff      	movs	r0, #255	; 0xff
 800085c:	2400      	movs	r4, #0
 800085e:	e7f3      	b.n	8000848 <__aeabi_fmul+0x8c>
 8000860:	0c26      	lsrs	r6, r4, #16
 8000862:	0424      	lsls	r4, r4, #16
 8000864:	0c22      	lsrs	r2, r4, #16
 8000866:	4644      	mov	r4, r8
 8000868:	0424      	lsls	r4, r4, #16
 800086a:	0c24      	lsrs	r4, r4, #16
 800086c:	4643      	mov	r3, r8
 800086e:	0027      	movs	r7, r4
 8000870:	0c1b      	lsrs	r3, r3, #16
 8000872:	4357      	muls	r7, r2
 8000874:	4374      	muls	r4, r6
 8000876:	435a      	muls	r2, r3
 8000878:	435e      	muls	r6, r3
 800087a:	1912      	adds	r2, r2, r4
 800087c:	0c3b      	lsrs	r3, r7, #16
 800087e:	189b      	adds	r3, r3, r2
 8000880:	429c      	cmp	r4, r3
 8000882:	d903      	bls.n	800088c <__aeabi_fmul+0xd0>
 8000884:	2280      	movs	r2, #128	; 0x80
 8000886:	0252      	lsls	r2, r2, #9
 8000888:	4694      	mov	ip, r2
 800088a:	4466      	add	r6, ip
 800088c:	043f      	lsls	r7, r7, #16
 800088e:	041a      	lsls	r2, r3, #16
 8000890:	0c3f      	lsrs	r7, r7, #16
 8000892:	19d2      	adds	r2, r2, r7
 8000894:	0194      	lsls	r4, r2, #6
 8000896:	1e67      	subs	r7, r4, #1
 8000898:	41bc      	sbcs	r4, r7
 800089a:	0c1b      	lsrs	r3, r3, #16
 800089c:	0e92      	lsrs	r2, r2, #26
 800089e:	199b      	adds	r3, r3, r6
 80008a0:	4314      	orrs	r4, r2
 80008a2:	019b      	lsls	r3, r3, #6
 80008a4:	431c      	orrs	r4, r3
 80008a6:	011b      	lsls	r3, r3, #4
 80008a8:	d400      	bmi.n	80008ac <__aeabi_fmul+0xf0>
 80008aa:	e09b      	b.n	80009e4 <__aeabi_fmul+0x228>
 80008ac:	2301      	movs	r3, #1
 80008ae:	0862      	lsrs	r2, r4, #1
 80008b0:	401c      	ands	r4, r3
 80008b2:	4314      	orrs	r4, r2
 80008b4:	0002      	movs	r2, r0
 80008b6:	327f      	adds	r2, #127	; 0x7f
 80008b8:	2a00      	cmp	r2, #0
 80008ba:	dd64      	ble.n	8000986 <__aeabi_fmul+0x1ca>
 80008bc:	0763      	lsls	r3, r4, #29
 80008be:	d004      	beq.n	80008ca <__aeabi_fmul+0x10e>
 80008c0:	230f      	movs	r3, #15
 80008c2:	4023      	ands	r3, r4
 80008c4:	2b04      	cmp	r3, #4
 80008c6:	d000      	beq.n	80008ca <__aeabi_fmul+0x10e>
 80008c8:	3404      	adds	r4, #4
 80008ca:	0123      	lsls	r3, r4, #4
 80008cc:	d503      	bpl.n	80008d6 <__aeabi_fmul+0x11a>
 80008ce:	0002      	movs	r2, r0
 80008d0:	4b4c      	ldr	r3, [pc, #304]	; (8000a04 <__aeabi_fmul+0x248>)
 80008d2:	3280      	adds	r2, #128	; 0x80
 80008d4:	401c      	ands	r4, r3
 80008d6:	2afe      	cmp	r2, #254	; 0xfe
 80008d8:	dcbf      	bgt.n	800085a <__aeabi_fmul+0x9e>
 80008da:	01a4      	lsls	r4, r4, #6
 80008dc:	0a64      	lsrs	r4, r4, #9
 80008de:	b2d0      	uxtb	r0, r2
 80008e0:	e7b2      	b.n	8000848 <__aeabi_fmul+0x8c>
 80008e2:	4643      	mov	r3, r8
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d13d      	bne.n	8000964 <__aeabi_fmul+0x1a8>
 80008e8:	464a      	mov	r2, r9
 80008ea:	3301      	adds	r3, #1
 80008ec:	431a      	orrs	r2, r3
 80008ee:	4691      	mov	r9, r2
 80008f0:	469c      	mov	ip, r3
 80008f2:	e792      	b.n	800081a <__aeabi_fmul+0x5e>
 80008f4:	2c00      	cmp	r4, #0
 80008f6:	d129      	bne.n	800094c <__aeabi_fmul+0x190>
 80008f8:	2304      	movs	r3, #4
 80008fa:	4699      	mov	r9, r3
 80008fc:	3b03      	subs	r3, #3
 80008fe:	2500      	movs	r5, #0
 8000900:	469a      	mov	sl, r3
 8000902:	e774      	b.n	80007ee <__aeabi_fmul+0x32>
 8000904:	2c00      	cmp	r4, #0
 8000906:	d11b      	bne.n	8000940 <__aeabi_fmul+0x184>
 8000908:	2308      	movs	r3, #8
 800090a:	4699      	mov	r9, r3
 800090c:	3b06      	subs	r3, #6
 800090e:	25ff      	movs	r5, #255	; 0xff
 8000910:	469a      	mov	sl, r3
 8000912:	e76c      	b.n	80007ee <__aeabi_fmul+0x32>
 8000914:	4643      	mov	r3, r8
 8000916:	35ff      	adds	r5, #255	; 0xff
 8000918:	2b00      	cmp	r3, #0
 800091a:	d10b      	bne.n	8000934 <__aeabi_fmul+0x178>
 800091c:	2302      	movs	r3, #2
 800091e:	464a      	mov	r2, r9
 8000920:	431a      	orrs	r2, r3
 8000922:	4691      	mov	r9, r2
 8000924:	469c      	mov	ip, r3
 8000926:	e778      	b.n	800081a <__aeabi_fmul+0x5e>
 8000928:	4653      	mov	r3, sl
 800092a:	0031      	movs	r1, r6
 800092c:	2b02      	cmp	r3, #2
 800092e:	d000      	beq.n	8000932 <__aeabi_fmul+0x176>
 8000930:	e783      	b.n	800083a <__aeabi_fmul+0x7e>
 8000932:	e792      	b.n	800085a <__aeabi_fmul+0x9e>
 8000934:	2303      	movs	r3, #3
 8000936:	464a      	mov	r2, r9
 8000938:	431a      	orrs	r2, r3
 800093a:	4691      	mov	r9, r2
 800093c:	469c      	mov	ip, r3
 800093e:	e76c      	b.n	800081a <__aeabi_fmul+0x5e>
 8000940:	230c      	movs	r3, #12
 8000942:	4699      	mov	r9, r3
 8000944:	3b09      	subs	r3, #9
 8000946:	25ff      	movs	r5, #255	; 0xff
 8000948:	469a      	mov	sl, r3
 800094a:	e750      	b.n	80007ee <__aeabi_fmul+0x32>
 800094c:	0020      	movs	r0, r4
 800094e:	f000 fab1 	bl	8000eb4 <__clzsi2>
 8000952:	2576      	movs	r5, #118	; 0x76
 8000954:	1f43      	subs	r3, r0, #5
 8000956:	409c      	lsls	r4, r3
 8000958:	2300      	movs	r3, #0
 800095a:	426d      	negs	r5, r5
 800095c:	4699      	mov	r9, r3
 800095e:	469a      	mov	sl, r3
 8000960:	1a2d      	subs	r5, r5, r0
 8000962:	e744      	b.n	80007ee <__aeabi_fmul+0x32>
 8000964:	4640      	mov	r0, r8
 8000966:	f000 faa5 	bl	8000eb4 <__clzsi2>
 800096a:	4642      	mov	r2, r8
 800096c:	1f43      	subs	r3, r0, #5
 800096e:	409a      	lsls	r2, r3
 8000970:	2300      	movs	r3, #0
 8000972:	1a2d      	subs	r5, r5, r0
 8000974:	4690      	mov	r8, r2
 8000976:	469c      	mov	ip, r3
 8000978:	3d76      	subs	r5, #118	; 0x76
 800097a:	e74e      	b.n	800081a <__aeabi_fmul+0x5e>
 800097c:	2480      	movs	r4, #128	; 0x80
 800097e:	2100      	movs	r1, #0
 8000980:	20ff      	movs	r0, #255	; 0xff
 8000982:	03e4      	lsls	r4, r4, #15
 8000984:	e760      	b.n	8000848 <__aeabi_fmul+0x8c>
 8000986:	2301      	movs	r3, #1
 8000988:	1a9b      	subs	r3, r3, r2
 800098a:	2b1b      	cmp	r3, #27
 800098c:	dd00      	ble.n	8000990 <__aeabi_fmul+0x1d4>
 800098e:	e759      	b.n	8000844 <__aeabi_fmul+0x88>
 8000990:	0022      	movs	r2, r4
 8000992:	309e      	adds	r0, #158	; 0x9e
 8000994:	40da      	lsrs	r2, r3
 8000996:	4084      	lsls	r4, r0
 8000998:	0013      	movs	r3, r2
 800099a:	1e62      	subs	r2, r4, #1
 800099c:	4194      	sbcs	r4, r2
 800099e:	431c      	orrs	r4, r3
 80009a0:	0763      	lsls	r3, r4, #29
 80009a2:	d004      	beq.n	80009ae <__aeabi_fmul+0x1f2>
 80009a4:	230f      	movs	r3, #15
 80009a6:	4023      	ands	r3, r4
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d000      	beq.n	80009ae <__aeabi_fmul+0x1f2>
 80009ac:	3404      	adds	r4, #4
 80009ae:	0163      	lsls	r3, r4, #5
 80009b0:	d51a      	bpl.n	80009e8 <__aeabi_fmul+0x22c>
 80009b2:	2001      	movs	r0, #1
 80009b4:	2400      	movs	r4, #0
 80009b6:	e747      	b.n	8000848 <__aeabi_fmul+0x8c>
 80009b8:	2080      	movs	r0, #128	; 0x80
 80009ba:	03c0      	lsls	r0, r0, #15
 80009bc:	4204      	tst	r4, r0
 80009be:	d009      	beq.n	80009d4 <__aeabi_fmul+0x218>
 80009c0:	4643      	mov	r3, r8
 80009c2:	4203      	tst	r3, r0
 80009c4:	d106      	bne.n	80009d4 <__aeabi_fmul+0x218>
 80009c6:	4644      	mov	r4, r8
 80009c8:	4304      	orrs	r4, r0
 80009ca:	0264      	lsls	r4, r4, #9
 80009cc:	0039      	movs	r1, r7
 80009ce:	20ff      	movs	r0, #255	; 0xff
 80009d0:	0a64      	lsrs	r4, r4, #9
 80009d2:	e739      	b.n	8000848 <__aeabi_fmul+0x8c>
 80009d4:	2080      	movs	r0, #128	; 0x80
 80009d6:	03c0      	lsls	r0, r0, #15
 80009d8:	4304      	orrs	r4, r0
 80009da:	0264      	lsls	r4, r4, #9
 80009dc:	0031      	movs	r1, r6
 80009de:	20ff      	movs	r0, #255	; 0xff
 80009e0:	0a64      	lsrs	r4, r4, #9
 80009e2:	e731      	b.n	8000848 <__aeabi_fmul+0x8c>
 80009e4:	0028      	movs	r0, r5
 80009e6:	e765      	b.n	80008b4 <__aeabi_fmul+0xf8>
 80009e8:	01a4      	lsls	r4, r4, #6
 80009ea:	2000      	movs	r0, #0
 80009ec:	0a64      	lsrs	r4, r4, #9
 80009ee:	e72b      	b.n	8000848 <__aeabi_fmul+0x8c>
 80009f0:	2080      	movs	r0, #128	; 0x80
 80009f2:	03c0      	lsls	r0, r0, #15
 80009f4:	4304      	orrs	r4, r0
 80009f6:	0264      	lsls	r4, r4, #9
 80009f8:	20ff      	movs	r0, #255	; 0xff
 80009fa:	0a64      	lsrs	r4, r4, #9
 80009fc:	e724      	b.n	8000848 <__aeabi_fmul+0x8c>
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	08004e28 	.word	0x08004e28
 8000a04:	f7ffffff 	.word	0xf7ffffff

08000a08 <__aeabi_fsub>:
 8000a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0a:	46ce      	mov	lr, r9
 8000a0c:	4647      	mov	r7, r8
 8000a0e:	0243      	lsls	r3, r0, #9
 8000a10:	0a5b      	lsrs	r3, r3, #9
 8000a12:	024e      	lsls	r6, r1, #9
 8000a14:	00da      	lsls	r2, r3, #3
 8000a16:	4694      	mov	ip, r2
 8000a18:	0a72      	lsrs	r2, r6, #9
 8000a1a:	4691      	mov	r9, r2
 8000a1c:	0045      	lsls	r5, r0, #1
 8000a1e:	004a      	lsls	r2, r1, #1
 8000a20:	b580      	push	{r7, lr}
 8000a22:	0e2d      	lsrs	r5, r5, #24
 8000a24:	001f      	movs	r7, r3
 8000a26:	0fc4      	lsrs	r4, r0, #31
 8000a28:	0e12      	lsrs	r2, r2, #24
 8000a2a:	0fc9      	lsrs	r1, r1, #31
 8000a2c:	09b6      	lsrs	r6, r6, #6
 8000a2e:	2aff      	cmp	r2, #255	; 0xff
 8000a30:	d05b      	beq.n	8000aea <__aeabi_fsub+0xe2>
 8000a32:	2001      	movs	r0, #1
 8000a34:	4041      	eors	r1, r0
 8000a36:	428c      	cmp	r4, r1
 8000a38:	d039      	beq.n	8000aae <__aeabi_fsub+0xa6>
 8000a3a:	1aa8      	subs	r0, r5, r2
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	dd5a      	ble.n	8000af6 <__aeabi_fsub+0xee>
 8000a40:	2a00      	cmp	r2, #0
 8000a42:	d06a      	beq.n	8000b1a <__aeabi_fsub+0x112>
 8000a44:	2dff      	cmp	r5, #255	; 0xff
 8000a46:	d100      	bne.n	8000a4a <__aeabi_fsub+0x42>
 8000a48:	e0d9      	b.n	8000bfe <__aeabi_fsub+0x1f6>
 8000a4a:	2280      	movs	r2, #128	; 0x80
 8000a4c:	04d2      	lsls	r2, r2, #19
 8000a4e:	4316      	orrs	r6, r2
 8000a50:	281b      	cmp	r0, #27
 8000a52:	dc00      	bgt.n	8000a56 <__aeabi_fsub+0x4e>
 8000a54:	e0e9      	b.n	8000c2a <__aeabi_fsub+0x222>
 8000a56:	2001      	movs	r0, #1
 8000a58:	4663      	mov	r3, ip
 8000a5a:	1a18      	subs	r0, r3, r0
 8000a5c:	0143      	lsls	r3, r0, #5
 8000a5e:	d400      	bmi.n	8000a62 <__aeabi_fsub+0x5a>
 8000a60:	e0b4      	b.n	8000bcc <__aeabi_fsub+0x1c4>
 8000a62:	0180      	lsls	r0, r0, #6
 8000a64:	0987      	lsrs	r7, r0, #6
 8000a66:	0038      	movs	r0, r7
 8000a68:	f000 fa24 	bl	8000eb4 <__clzsi2>
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4087      	lsls	r7, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dc00      	bgt.n	8000a76 <__aeabi_fsub+0x6e>
 8000a74:	e0cc      	b.n	8000c10 <__aeabi_fsub+0x208>
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	48b5      	ldr	r0, [pc, #724]	; (8000d50 <__aeabi_fsub+0x348>)
 8000a7a:	4038      	ands	r0, r7
 8000a7c:	0743      	lsls	r3, r0, #29
 8000a7e:	d004      	beq.n	8000a8a <__aeabi_fsub+0x82>
 8000a80:	230f      	movs	r3, #15
 8000a82:	4003      	ands	r3, r0
 8000a84:	2b04      	cmp	r3, #4
 8000a86:	d000      	beq.n	8000a8a <__aeabi_fsub+0x82>
 8000a88:	3004      	adds	r0, #4
 8000a8a:	0143      	lsls	r3, r0, #5
 8000a8c:	d400      	bmi.n	8000a90 <__aeabi_fsub+0x88>
 8000a8e:	e0a0      	b.n	8000bd2 <__aeabi_fsub+0x1ca>
 8000a90:	1c6a      	adds	r2, r5, #1
 8000a92:	2dfe      	cmp	r5, #254	; 0xfe
 8000a94:	d100      	bne.n	8000a98 <__aeabi_fsub+0x90>
 8000a96:	e08d      	b.n	8000bb4 <__aeabi_fsub+0x1ac>
 8000a98:	0180      	lsls	r0, r0, #6
 8000a9a:	0a47      	lsrs	r7, r0, #9
 8000a9c:	b2d2      	uxtb	r2, r2
 8000a9e:	05d0      	lsls	r0, r2, #23
 8000aa0:	4338      	orrs	r0, r7
 8000aa2:	07e4      	lsls	r4, r4, #31
 8000aa4:	4320      	orrs	r0, r4
 8000aa6:	bcc0      	pop	{r6, r7}
 8000aa8:	46b9      	mov	r9, r7
 8000aaa:	46b0      	mov	r8, r6
 8000aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aae:	1aa8      	subs	r0, r5, r2
 8000ab0:	4680      	mov	r8, r0
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	dd45      	ble.n	8000b42 <__aeabi_fsub+0x13a>
 8000ab6:	2a00      	cmp	r2, #0
 8000ab8:	d070      	beq.n	8000b9c <__aeabi_fsub+0x194>
 8000aba:	2dff      	cmp	r5, #255	; 0xff
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fsub+0xb8>
 8000abe:	e09e      	b.n	8000bfe <__aeabi_fsub+0x1f6>
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	04db      	lsls	r3, r3, #19
 8000ac4:	431e      	orrs	r6, r3
 8000ac6:	4643      	mov	r3, r8
 8000ac8:	2b1b      	cmp	r3, #27
 8000aca:	dc00      	bgt.n	8000ace <__aeabi_fsub+0xc6>
 8000acc:	e0d2      	b.n	8000c74 <__aeabi_fsub+0x26c>
 8000ace:	2001      	movs	r0, #1
 8000ad0:	4460      	add	r0, ip
 8000ad2:	0143      	lsls	r3, r0, #5
 8000ad4:	d57a      	bpl.n	8000bcc <__aeabi_fsub+0x1c4>
 8000ad6:	3501      	adds	r5, #1
 8000ad8:	2dff      	cmp	r5, #255	; 0xff
 8000ada:	d06b      	beq.n	8000bb4 <__aeabi_fsub+0x1ac>
 8000adc:	2301      	movs	r3, #1
 8000ade:	4a9d      	ldr	r2, [pc, #628]	; (8000d54 <__aeabi_fsub+0x34c>)
 8000ae0:	4003      	ands	r3, r0
 8000ae2:	0840      	lsrs	r0, r0, #1
 8000ae4:	4010      	ands	r0, r2
 8000ae6:	4318      	orrs	r0, r3
 8000ae8:	e7c8      	b.n	8000a7c <__aeabi_fsub+0x74>
 8000aea:	2e00      	cmp	r6, #0
 8000aec:	d020      	beq.n	8000b30 <__aeabi_fsub+0x128>
 8000aee:	428c      	cmp	r4, r1
 8000af0:	d023      	beq.n	8000b3a <__aeabi_fsub+0x132>
 8000af2:	0028      	movs	r0, r5
 8000af4:	38ff      	subs	r0, #255	; 0xff
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d039      	beq.n	8000b6e <__aeabi_fsub+0x166>
 8000afa:	1b57      	subs	r7, r2, r5
 8000afc:	2d00      	cmp	r5, #0
 8000afe:	d000      	beq.n	8000b02 <__aeabi_fsub+0xfa>
 8000b00:	e09d      	b.n	8000c3e <__aeabi_fsub+0x236>
 8000b02:	4663      	mov	r3, ip
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_fsub+0x102>
 8000b08:	e0db      	b.n	8000cc2 <__aeabi_fsub+0x2ba>
 8000b0a:	1e7b      	subs	r3, r7, #1
 8000b0c:	2f01      	cmp	r7, #1
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_fsub+0x10a>
 8000b10:	e10d      	b.n	8000d2e <__aeabi_fsub+0x326>
 8000b12:	2fff      	cmp	r7, #255	; 0xff
 8000b14:	d071      	beq.n	8000bfa <__aeabi_fsub+0x1f2>
 8000b16:	001f      	movs	r7, r3
 8000b18:	e098      	b.n	8000c4c <__aeabi_fsub+0x244>
 8000b1a:	2e00      	cmp	r6, #0
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_fsub+0x118>
 8000b1e:	e0a7      	b.n	8000c70 <__aeabi_fsub+0x268>
 8000b20:	1e42      	subs	r2, r0, #1
 8000b22:	2801      	cmp	r0, #1
 8000b24:	d100      	bne.n	8000b28 <__aeabi_fsub+0x120>
 8000b26:	e0e6      	b.n	8000cf6 <__aeabi_fsub+0x2ee>
 8000b28:	28ff      	cmp	r0, #255	; 0xff
 8000b2a:	d068      	beq.n	8000bfe <__aeabi_fsub+0x1f6>
 8000b2c:	0010      	movs	r0, r2
 8000b2e:	e78f      	b.n	8000a50 <__aeabi_fsub+0x48>
 8000b30:	2001      	movs	r0, #1
 8000b32:	4041      	eors	r1, r0
 8000b34:	42a1      	cmp	r1, r4
 8000b36:	d000      	beq.n	8000b3a <__aeabi_fsub+0x132>
 8000b38:	e77f      	b.n	8000a3a <__aeabi_fsub+0x32>
 8000b3a:	20ff      	movs	r0, #255	; 0xff
 8000b3c:	4240      	negs	r0, r0
 8000b3e:	4680      	mov	r8, r0
 8000b40:	44a8      	add	r8, r5
 8000b42:	4640      	mov	r0, r8
 8000b44:	2800      	cmp	r0, #0
 8000b46:	d038      	beq.n	8000bba <__aeabi_fsub+0x1b2>
 8000b48:	1b51      	subs	r1, r2, r5
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_fsub+0x148>
 8000b4e:	e0ae      	b.n	8000cae <__aeabi_fsub+0x2a6>
 8000b50:	2aff      	cmp	r2, #255	; 0xff
 8000b52:	d100      	bne.n	8000b56 <__aeabi_fsub+0x14e>
 8000b54:	e0df      	b.n	8000d16 <__aeabi_fsub+0x30e>
 8000b56:	2380      	movs	r3, #128	; 0x80
 8000b58:	4660      	mov	r0, ip
 8000b5a:	04db      	lsls	r3, r3, #19
 8000b5c:	4318      	orrs	r0, r3
 8000b5e:	4684      	mov	ip, r0
 8000b60:	291b      	cmp	r1, #27
 8000b62:	dc00      	bgt.n	8000b66 <__aeabi_fsub+0x15e>
 8000b64:	e0d9      	b.n	8000d1a <__aeabi_fsub+0x312>
 8000b66:	2001      	movs	r0, #1
 8000b68:	0015      	movs	r5, r2
 8000b6a:	1980      	adds	r0, r0, r6
 8000b6c:	e7b1      	b.n	8000ad2 <__aeabi_fsub+0xca>
 8000b6e:	20fe      	movs	r0, #254	; 0xfe
 8000b70:	1c6a      	adds	r2, r5, #1
 8000b72:	4210      	tst	r0, r2
 8000b74:	d171      	bne.n	8000c5a <__aeabi_fsub+0x252>
 8000b76:	2d00      	cmp	r5, #0
 8000b78:	d000      	beq.n	8000b7c <__aeabi_fsub+0x174>
 8000b7a:	e0a6      	b.n	8000cca <__aeabi_fsub+0x2c2>
 8000b7c:	4663      	mov	r3, ip
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d100      	bne.n	8000b84 <__aeabi_fsub+0x17c>
 8000b82:	e0d9      	b.n	8000d38 <__aeabi_fsub+0x330>
 8000b84:	2200      	movs	r2, #0
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d100      	bne.n	8000b8c <__aeabi_fsub+0x184>
 8000b8a:	e788      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000b8c:	1b98      	subs	r0, r3, r6
 8000b8e:	0143      	lsls	r3, r0, #5
 8000b90:	d400      	bmi.n	8000b94 <__aeabi_fsub+0x18c>
 8000b92:	e0e1      	b.n	8000d58 <__aeabi_fsub+0x350>
 8000b94:	4663      	mov	r3, ip
 8000b96:	000c      	movs	r4, r1
 8000b98:	1af0      	subs	r0, r6, r3
 8000b9a:	e76f      	b.n	8000a7c <__aeabi_fsub+0x74>
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d100      	bne.n	8000ba2 <__aeabi_fsub+0x19a>
 8000ba0:	e0b7      	b.n	8000d12 <__aeabi_fsub+0x30a>
 8000ba2:	0002      	movs	r2, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	2801      	cmp	r0, #1
 8000ba8:	d100      	bne.n	8000bac <__aeabi_fsub+0x1a4>
 8000baa:	e09c      	b.n	8000ce6 <__aeabi_fsub+0x2de>
 8000bac:	28ff      	cmp	r0, #255	; 0xff
 8000bae:	d026      	beq.n	8000bfe <__aeabi_fsub+0x1f6>
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	e788      	b.n	8000ac6 <__aeabi_fsub+0xbe>
 8000bb4:	22ff      	movs	r2, #255	; 0xff
 8000bb6:	2700      	movs	r7, #0
 8000bb8:	e771      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000bba:	20fe      	movs	r0, #254	; 0xfe
 8000bbc:	1c6a      	adds	r2, r5, #1
 8000bbe:	4210      	tst	r0, r2
 8000bc0:	d064      	beq.n	8000c8c <__aeabi_fsub+0x284>
 8000bc2:	2aff      	cmp	r2, #255	; 0xff
 8000bc4:	d0f6      	beq.n	8000bb4 <__aeabi_fsub+0x1ac>
 8000bc6:	0015      	movs	r5, r2
 8000bc8:	4466      	add	r6, ip
 8000bca:	0870      	lsrs	r0, r6, #1
 8000bcc:	0743      	lsls	r3, r0, #29
 8000bce:	d000      	beq.n	8000bd2 <__aeabi_fsub+0x1ca>
 8000bd0:	e756      	b.n	8000a80 <__aeabi_fsub+0x78>
 8000bd2:	08c3      	lsrs	r3, r0, #3
 8000bd4:	2dff      	cmp	r5, #255	; 0xff
 8000bd6:	d012      	beq.n	8000bfe <__aeabi_fsub+0x1f6>
 8000bd8:	025b      	lsls	r3, r3, #9
 8000bda:	0a5f      	lsrs	r7, r3, #9
 8000bdc:	b2ea      	uxtb	r2, r5
 8000bde:	e75e      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000be0:	4662      	mov	r2, ip
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fsub+0x1e0>
 8000be6:	e096      	b.n	8000d16 <__aeabi_fsub+0x30e>
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	d008      	beq.n	8000bfe <__aeabi_fsub+0x1f6>
 8000bec:	2280      	movs	r2, #128	; 0x80
 8000bee:	03d2      	lsls	r2, r2, #15
 8000bf0:	4213      	tst	r3, r2
 8000bf2:	d004      	beq.n	8000bfe <__aeabi_fsub+0x1f6>
 8000bf4:	4648      	mov	r0, r9
 8000bf6:	4210      	tst	r0, r2
 8000bf8:	d101      	bne.n	8000bfe <__aeabi_fsub+0x1f6>
 8000bfa:	000c      	movs	r4, r1
 8000bfc:	464b      	mov	r3, r9
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0d8      	beq.n	8000bb4 <__aeabi_fsub+0x1ac>
 8000c02:	2780      	movs	r7, #128	; 0x80
 8000c04:	03ff      	lsls	r7, r7, #15
 8000c06:	431f      	orrs	r7, r3
 8000c08:	027f      	lsls	r7, r7, #9
 8000c0a:	22ff      	movs	r2, #255	; 0xff
 8000c0c:	0a7f      	lsrs	r7, r7, #9
 8000c0e:	e746      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000c10:	2320      	movs	r3, #32
 8000c12:	003a      	movs	r2, r7
 8000c14:	1b45      	subs	r5, r0, r5
 8000c16:	0038      	movs	r0, r7
 8000c18:	3501      	adds	r5, #1
 8000c1a:	40ea      	lsrs	r2, r5
 8000c1c:	1b5d      	subs	r5, r3, r5
 8000c1e:	40a8      	lsls	r0, r5
 8000c20:	1e43      	subs	r3, r0, #1
 8000c22:	4198      	sbcs	r0, r3
 8000c24:	2500      	movs	r5, #0
 8000c26:	4310      	orrs	r0, r2
 8000c28:	e728      	b.n	8000a7c <__aeabi_fsub+0x74>
 8000c2a:	2320      	movs	r3, #32
 8000c2c:	1a1b      	subs	r3, r3, r0
 8000c2e:	0032      	movs	r2, r6
 8000c30:	409e      	lsls	r6, r3
 8000c32:	40c2      	lsrs	r2, r0
 8000c34:	0030      	movs	r0, r6
 8000c36:	1e43      	subs	r3, r0, #1
 8000c38:	4198      	sbcs	r0, r3
 8000c3a:	4310      	orrs	r0, r2
 8000c3c:	e70c      	b.n	8000a58 <__aeabi_fsub+0x50>
 8000c3e:	2aff      	cmp	r2, #255	; 0xff
 8000c40:	d0db      	beq.n	8000bfa <__aeabi_fsub+0x1f2>
 8000c42:	2380      	movs	r3, #128	; 0x80
 8000c44:	4660      	mov	r0, ip
 8000c46:	04db      	lsls	r3, r3, #19
 8000c48:	4318      	orrs	r0, r3
 8000c4a:	4684      	mov	ip, r0
 8000c4c:	2f1b      	cmp	r7, #27
 8000c4e:	dd56      	ble.n	8000cfe <__aeabi_fsub+0x2f6>
 8000c50:	2001      	movs	r0, #1
 8000c52:	000c      	movs	r4, r1
 8000c54:	0015      	movs	r5, r2
 8000c56:	1a30      	subs	r0, r6, r0
 8000c58:	e700      	b.n	8000a5c <__aeabi_fsub+0x54>
 8000c5a:	4663      	mov	r3, ip
 8000c5c:	1b9f      	subs	r7, r3, r6
 8000c5e:	017b      	lsls	r3, r7, #5
 8000c60:	d43d      	bmi.n	8000cde <__aeabi_fsub+0x2d6>
 8000c62:	2f00      	cmp	r7, #0
 8000c64:	d000      	beq.n	8000c68 <__aeabi_fsub+0x260>
 8000c66:	e6fe      	b.n	8000a66 <__aeabi_fsub+0x5e>
 8000c68:	2400      	movs	r4, #0
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	e716      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000c70:	0005      	movs	r5, r0
 8000c72:	e7af      	b.n	8000bd4 <__aeabi_fsub+0x1cc>
 8000c74:	0032      	movs	r2, r6
 8000c76:	4643      	mov	r3, r8
 8000c78:	4641      	mov	r1, r8
 8000c7a:	40da      	lsrs	r2, r3
 8000c7c:	2320      	movs	r3, #32
 8000c7e:	1a5b      	subs	r3, r3, r1
 8000c80:	409e      	lsls	r6, r3
 8000c82:	0030      	movs	r0, r6
 8000c84:	1e43      	subs	r3, r0, #1
 8000c86:	4198      	sbcs	r0, r3
 8000c88:	4310      	orrs	r0, r2
 8000c8a:	e721      	b.n	8000ad0 <__aeabi_fsub+0xc8>
 8000c8c:	2d00      	cmp	r5, #0
 8000c8e:	d1a7      	bne.n	8000be0 <__aeabi_fsub+0x1d8>
 8000c90:	4663      	mov	r3, ip
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d059      	beq.n	8000d4a <__aeabi_fsub+0x342>
 8000c96:	2200      	movs	r2, #0
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_fsub+0x296>
 8000c9c:	e6ff      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000c9e:	0030      	movs	r0, r6
 8000ca0:	4460      	add	r0, ip
 8000ca2:	0143      	lsls	r3, r0, #5
 8000ca4:	d592      	bpl.n	8000bcc <__aeabi_fsub+0x1c4>
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <__aeabi_fsub+0x348>)
 8000ca8:	3501      	adds	r5, #1
 8000caa:	4018      	ands	r0, r3
 8000cac:	e78e      	b.n	8000bcc <__aeabi_fsub+0x1c4>
 8000cae:	4663      	mov	r3, ip
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d047      	beq.n	8000d44 <__aeabi_fsub+0x33c>
 8000cb4:	1e4b      	subs	r3, r1, #1
 8000cb6:	2901      	cmp	r1, #1
 8000cb8:	d015      	beq.n	8000ce6 <__aeabi_fsub+0x2de>
 8000cba:	29ff      	cmp	r1, #255	; 0xff
 8000cbc:	d02b      	beq.n	8000d16 <__aeabi_fsub+0x30e>
 8000cbe:	0019      	movs	r1, r3
 8000cc0:	e74e      	b.n	8000b60 <__aeabi_fsub+0x158>
 8000cc2:	000c      	movs	r4, r1
 8000cc4:	464b      	mov	r3, r9
 8000cc6:	003d      	movs	r5, r7
 8000cc8:	e784      	b.n	8000bd4 <__aeabi_fsub+0x1cc>
 8000cca:	4662      	mov	r2, ip
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	d18b      	bne.n	8000be8 <__aeabi_fsub+0x1e0>
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d192      	bne.n	8000bfa <__aeabi_fsub+0x1f2>
 8000cd4:	2780      	movs	r7, #128	; 0x80
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	22ff      	movs	r2, #255	; 0xff
 8000cda:	03ff      	lsls	r7, r7, #15
 8000cdc:	e6df      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000cde:	4663      	mov	r3, ip
 8000ce0:	000c      	movs	r4, r1
 8000ce2:	1af7      	subs	r7, r6, r3
 8000ce4:	e6bf      	b.n	8000a66 <__aeabi_fsub+0x5e>
 8000ce6:	0030      	movs	r0, r6
 8000ce8:	4460      	add	r0, ip
 8000cea:	2501      	movs	r5, #1
 8000cec:	0143      	lsls	r3, r0, #5
 8000cee:	d400      	bmi.n	8000cf2 <__aeabi_fsub+0x2ea>
 8000cf0:	e76c      	b.n	8000bcc <__aeabi_fsub+0x1c4>
 8000cf2:	2502      	movs	r5, #2
 8000cf4:	e6f2      	b.n	8000adc <__aeabi_fsub+0xd4>
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	2501      	movs	r5, #1
 8000cfa:	1b98      	subs	r0, r3, r6
 8000cfc:	e6ae      	b.n	8000a5c <__aeabi_fsub+0x54>
 8000cfe:	2320      	movs	r3, #32
 8000d00:	4664      	mov	r4, ip
 8000d02:	4660      	mov	r0, ip
 8000d04:	40fc      	lsrs	r4, r7
 8000d06:	1bdf      	subs	r7, r3, r7
 8000d08:	40b8      	lsls	r0, r7
 8000d0a:	1e43      	subs	r3, r0, #1
 8000d0c:	4198      	sbcs	r0, r3
 8000d0e:	4320      	orrs	r0, r4
 8000d10:	e79f      	b.n	8000c52 <__aeabi_fsub+0x24a>
 8000d12:	0005      	movs	r5, r0
 8000d14:	e75e      	b.n	8000bd4 <__aeabi_fsub+0x1cc>
 8000d16:	464b      	mov	r3, r9
 8000d18:	e771      	b.n	8000bfe <__aeabi_fsub+0x1f6>
 8000d1a:	2320      	movs	r3, #32
 8000d1c:	4665      	mov	r5, ip
 8000d1e:	4660      	mov	r0, ip
 8000d20:	40cd      	lsrs	r5, r1
 8000d22:	1a59      	subs	r1, r3, r1
 8000d24:	4088      	lsls	r0, r1
 8000d26:	1e43      	subs	r3, r0, #1
 8000d28:	4198      	sbcs	r0, r3
 8000d2a:	4328      	orrs	r0, r5
 8000d2c:	e71c      	b.n	8000b68 <__aeabi_fsub+0x160>
 8000d2e:	4663      	mov	r3, ip
 8000d30:	000c      	movs	r4, r1
 8000d32:	2501      	movs	r5, #1
 8000d34:	1af0      	subs	r0, r6, r3
 8000d36:	e691      	b.n	8000a5c <__aeabi_fsub+0x54>
 8000d38:	2e00      	cmp	r6, #0
 8000d3a:	d095      	beq.n	8000c68 <__aeabi_fsub+0x260>
 8000d3c:	000c      	movs	r4, r1
 8000d3e:	464f      	mov	r7, r9
 8000d40:	2200      	movs	r2, #0
 8000d42:	e6ac      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000d44:	464b      	mov	r3, r9
 8000d46:	000d      	movs	r5, r1
 8000d48:	e744      	b.n	8000bd4 <__aeabi_fsub+0x1cc>
 8000d4a:	464f      	mov	r7, r9
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	e6a6      	b.n	8000a9e <__aeabi_fsub+0x96>
 8000d50:	fbffffff 	.word	0xfbffffff
 8000d54:	7dffffff 	.word	0x7dffffff
 8000d58:	2800      	cmp	r0, #0
 8000d5a:	d000      	beq.n	8000d5e <__aeabi_fsub+0x356>
 8000d5c:	e736      	b.n	8000bcc <__aeabi_fsub+0x1c4>
 8000d5e:	2400      	movs	r4, #0
 8000d60:	2700      	movs	r7, #0
 8000d62:	e69c      	b.n	8000a9e <__aeabi_fsub+0x96>

08000d64 <__aeabi_f2iz>:
 8000d64:	0241      	lsls	r1, r0, #9
 8000d66:	0042      	lsls	r2, r0, #1
 8000d68:	0fc3      	lsrs	r3, r0, #31
 8000d6a:	0a49      	lsrs	r1, r1, #9
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	0e12      	lsrs	r2, r2, #24
 8000d70:	2a7e      	cmp	r2, #126	; 0x7e
 8000d72:	dd03      	ble.n	8000d7c <__aeabi_f2iz+0x18>
 8000d74:	2a9d      	cmp	r2, #157	; 0x9d
 8000d76:	dd02      	ble.n	8000d7e <__aeabi_f2iz+0x1a>
 8000d78:	4a09      	ldr	r2, [pc, #36]	; (8000da0 <__aeabi_f2iz+0x3c>)
 8000d7a:	1898      	adds	r0, r3, r2
 8000d7c:	4770      	bx	lr
 8000d7e:	2080      	movs	r0, #128	; 0x80
 8000d80:	0400      	lsls	r0, r0, #16
 8000d82:	4301      	orrs	r1, r0
 8000d84:	2a95      	cmp	r2, #149	; 0x95
 8000d86:	dc07      	bgt.n	8000d98 <__aeabi_f2iz+0x34>
 8000d88:	2096      	movs	r0, #150	; 0x96
 8000d8a:	1a82      	subs	r2, r0, r2
 8000d8c:	40d1      	lsrs	r1, r2
 8000d8e:	4248      	negs	r0, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d1f3      	bne.n	8000d7c <__aeabi_f2iz+0x18>
 8000d94:	0008      	movs	r0, r1
 8000d96:	e7f1      	b.n	8000d7c <__aeabi_f2iz+0x18>
 8000d98:	3a96      	subs	r2, #150	; 0x96
 8000d9a:	4091      	lsls	r1, r2
 8000d9c:	e7f7      	b.n	8000d8e <__aeabi_f2iz+0x2a>
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	7fffffff 	.word	0x7fffffff

08000da4 <__aeabi_i2f>:
 8000da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000da6:	2800      	cmp	r0, #0
 8000da8:	d013      	beq.n	8000dd2 <__aeabi_i2f+0x2e>
 8000daa:	17c3      	asrs	r3, r0, #31
 8000dac:	18c6      	adds	r6, r0, r3
 8000dae:	405e      	eors	r6, r3
 8000db0:	0fc4      	lsrs	r4, r0, #31
 8000db2:	0030      	movs	r0, r6
 8000db4:	f000 f87e 	bl	8000eb4 <__clzsi2>
 8000db8:	239e      	movs	r3, #158	; 0x9e
 8000dba:	0005      	movs	r5, r0
 8000dbc:	1a1b      	subs	r3, r3, r0
 8000dbe:	2b96      	cmp	r3, #150	; 0x96
 8000dc0:	dc0f      	bgt.n	8000de2 <__aeabi_i2f+0x3e>
 8000dc2:	2808      	cmp	r0, #8
 8000dc4:	dd01      	ble.n	8000dca <__aeabi_i2f+0x26>
 8000dc6:	3d08      	subs	r5, #8
 8000dc8:	40ae      	lsls	r6, r5
 8000dca:	0276      	lsls	r6, r6, #9
 8000dcc:	0a76      	lsrs	r6, r6, #9
 8000dce:	b2d8      	uxtb	r0, r3
 8000dd0:	e002      	b.n	8000dd8 <__aeabi_i2f+0x34>
 8000dd2:	2400      	movs	r4, #0
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	2600      	movs	r6, #0
 8000dd8:	05c0      	lsls	r0, r0, #23
 8000dda:	4330      	orrs	r0, r6
 8000ddc:	07e4      	lsls	r4, r4, #31
 8000dde:	4320      	orrs	r0, r4
 8000de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000de2:	2b99      	cmp	r3, #153	; 0x99
 8000de4:	dd0c      	ble.n	8000e00 <__aeabi_i2f+0x5c>
 8000de6:	2205      	movs	r2, #5
 8000de8:	0031      	movs	r1, r6
 8000dea:	1a12      	subs	r2, r2, r0
 8000dec:	40d1      	lsrs	r1, r2
 8000dee:	000a      	movs	r2, r1
 8000df0:	0001      	movs	r1, r0
 8000df2:	0030      	movs	r0, r6
 8000df4:	311b      	adds	r1, #27
 8000df6:	4088      	lsls	r0, r1
 8000df8:	1e41      	subs	r1, r0, #1
 8000dfa:	4188      	sbcs	r0, r1
 8000dfc:	4302      	orrs	r2, r0
 8000dfe:	0016      	movs	r6, r2
 8000e00:	2d05      	cmp	r5, #5
 8000e02:	dc12      	bgt.n	8000e2a <__aeabi_i2f+0x86>
 8000e04:	0031      	movs	r1, r6
 8000e06:	4f0d      	ldr	r7, [pc, #52]	; (8000e3c <__aeabi_i2f+0x98>)
 8000e08:	4039      	ands	r1, r7
 8000e0a:	0772      	lsls	r2, r6, #29
 8000e0c:	d009      	beq.n	8000e22 <__aeabi_i2f+0x7e>
 8000e0e:	200f      	movs	r0, #15
 8000e10:	4030      	ands	r0, r6
 8000e12:	2804      	cmp	r0, #4
 8000e14:	d005      	beq.n	8000e22 <__aeabi_i2f+0x7e>
 8000e16:	3104      	adds	r1, #4
 8000e18:	014a      	lsls	r2, r1, #5
 8000e1a:	d502      	bpl.n	8000e22 <__aeabi_i2f+0x7e>
 8000e1c:	239f      	movs	r3, #159	; 0x9f
 8000e1e:	4039      	ands	r1, r7
 8000e20:	1b5b      	subs	r3, r3, r5
 8000e22:	0189      	lsls	r1, r1, #6
 8000e24:	0a4e      	lsrs	r6, r1, #9
 8000e26:	b2d8      	uxtb	r0, r3
 8000e28:	e7d6      	b.n	8000dd8 <__aeabi_i2f+0x34>
 8000e2a:	1f6a      	subs	r2, r5, #5
 8000e2c:	4096      	lsls	r6, r2
 8000e2e:	0031      	movs	r1, r6
 8000e30:	4f02      	ldr	r7, [pc, #8]	; (8000e3c <__aeabi_i2f+0x98>)
 8000e32:	4039      	ands	r1, r7
 8000e34:	0772      	lsls	r2, r6, #29
 8000e36:	d0f4      	beq.n	8000e22 <__aeabi_i2f+0x7e>
 8000e38:	e7e9      	b.n	8000e0e <__aeabi_i2f+0x6a>
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	fbffffff 	.word	0xfbffffff

08000e40 <__aeabi_cfrcmple>:
 8000e40:	4684      	mov	ip, r0
 8000e42:	0008      	movs	r0, r1
 8000e44:	4661      	mov	r1, ip
 8000e46:	e7ff      	b.n	8000e48 <__aeabi_cfcmpeq>

08000e48 <__aeabi_cfcmpeq>:
 8000e48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000e4a:	f000 f8bd 	bl	8000fc8 <__lesf2>
 8000e4e:	2800      	cmp	r0, #0
 8000e50:	d401      	bmi.n	8000e56 <__aeabi_cfcmpeq+0xe>
 8000e52:	2100      	movs	r1, #0
 8000e54:	42c8      	cmn	r0, r1
 8000e56:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000e58 <__aeabi_fcmpeq>:
 8000e58:	b510      	push	{r4, lr}
 8000e5a:	f000 f849 	bl	8000ef0 <__eqsf2>
 8000e5e:	4240      	negs	r0, r0
 8000e60:	3001      	adds	r0, #1
 8000e62:	bd10      	pop	{r4, pc}

08000e64 <__aeabi_fcmplt>:
 8000e64:	b510      	push	{r4, lr}
 8000e66:	f000 f8af 	bl	8000fc8 <__lesf2>
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	db01      	blt.n	8000e72 <__aeabi_fcmplt+0xe>
 8000e6e:	2000      	movs	r0, #0
 8000e70:	bd10      	pop	{r4, pc}
 8000e72:	2001      	movs	r0, #1
 8000e74:	bd10      	pop	{r4, pc}
 8000e76:	46c0      	nop			; (mov r8, r8)

08000e78 <__aeabi_fcmple>:
 8000e78:	b510      	push	{r4, lr}
 8000e7a:	f000 f8a5 	bl	8000fc8 <__lesf2>
 8000e7e:	2800      	cmp	r0, #0
 8000e80:	dd01      	ble.n	8000e86 <__aeabi_fcmple+0xe>
 8000e82:	2000      	movs	r0, #0
 8000e84:	bd10      	pop	{r4, pc}
 8000e86:	2001      	movs	r0, #1
 8000e88:	bd10      	pop	{r4, pc}
 8000e8a:	46c0      	nop			; (mov r8, r8)

08000e8c <__aeabi_fcmpgt>:
 8000e8c:	b510      	push	{r4, lr}
 8000e8e:	f000 f855 	bl	8000f3c <__gesf2>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	dc01      	bgt.n	8000e9a <__aeabi_fcmpgt+0xe>
 8000e96:	2000      	movs	r0, #0
 8000e98:	bd10      	pop	{r4, pc}
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	bd10      	pop	{r4, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)

08000ea0 <__aeabi_fcmpge>:
 8000ea0:	b510      	push	{r4, lr}
 8000ea2:	f000 f84b 	bl	8000f3c <__gesf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	da01      	bge.n	8000eae <__aeabi_fcmpge+0xe>
 8000eaa:	2000      	movs	r0, #0
 8000eac:	bd10      	pop	{r4, pc}
 8000eae:	2001      	movs	r0, #1
 8000eb0:	bd10      	pop	{r4, pc}
 8000eb2:	46c0      	nop			; (mov r8, r8)

08000eb4 <__clzsi2>:
 8000eb4:	211c      	movs	r1, #28
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	041b      	lsls	r3, r3, #16
 8000eba:	4298      	cmp	r0, r3
 8000ebc:	d301      	bcc.n	8000ec2 <__clzsi2+0xe>
 8000ebe:	0c00      	lsrs	r0, r0, #16
 8000ec0:	3910      	subs	r1, #16
 8000ec2:	0a1b      	lsrs	r3, r3, #8
 8000ec4:	4298      	cmp	r0, r3
 8000ec6:	d301      	bcc.n	8000ecc <__clzsi2+0x18>
 8000ec8:	0a00      	lsrs	r0, r0, #8
 8000eca:	3908      	subs	r1, #8
 8000ecc:	091b      	lsrs	r3, r3, #4
 8000ece:	4298      	cmp	r0, r3
 8000ed0:	d301      	bcc.n	8000ed6 <__clzsi2+0x22>
 8000ed2:	0900      	lsrs	r0, r0, #4
 8000ed4:	3904      	subs	r1, #4
 8000ed6:	a202      	add	r2, pc, #8	; (adr r2, 8000ee0 <__clzsi2+0x2c>)
 8000ed8:	5c10      	ldrb	r0, [r2, r0]
 8000eda:	1840      	adds	r0, r0, r1
 8000edc:	4770      	bx	lr
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	02020304 	.word	0x02020304
 8000ee4:	01010101 	.word	0x01010101
	...

08000ef0 <__eqsf2>:
 8000ef0:	b570      	push	{r4, r5, r6, lr}
 8000ef2:	0042      	lsls	r2, r0, #1
 8000ef4:	0245      	lsls	r5, r0, #9
 8000ef6:	024e      	lsls	r6, r1, #9
 8000ef8:	004c      	lsls	r4, r1, #1
 8000efa:	0fc3      	lsrs	r3, r0, #31
 8000efc:	0a6d      	lsrs	r5, r5, #9
 8000efe:	2001      	movs	r0, #1
 8000f00:	0e12      	lsrs	r2, r2, #24
 8000f02:	0a76      	lsrs	r6, r6, #9
 8000f04:	0e24      	lsrs	r4, r4, #24
 8000f06:	0fc9      	lsrs	r1, r1, #31
 8000f08:	2aff      	cmp	r2, #255	; 0xff
 8000f0a:	d006      	beq.n	8000f1a <__eqsf2+0x2a>
 8000f0c:	2cff      	cmp	r4, #255	; 0xff
 8000f0e:	d003      	beq.n	8000f18 <__eqsf2+0x28>
 8000f10:	42a2      	cmp	r2, r4
 8000f12:	d101      	bne.n	8000f18 <__eqsf2+0x28>
 8000f14:	42b5      	cmp	r5, r6
 8000f16:	d006      	beq.n	8000f26 <__eqsf2+0x36>
 8000f18:	bd70      	pop	{r4, r5, r6, pc}
 8000f1a:	2d00      	cmp	r5, #0
 8000f1c:	d1fc      	bne.n	8000f18 <__eqsf2+0x28>
 8000f1e:	2cff      	cmp	r4, #255	; 0xff
 8000f20:	d1fa      	bne.n	8000f18 <__eqsf2+0x28>
 8000f22:	2e00      	cmp	r6, #0
 8000f24:	d1f8      	bne.n	8000f18 <__eqsf2+0x28>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d006      	beq.n	8000f38 <__eqsf2+0x48>
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	2a00      	cmp	r2, #0
 8000f2e:	d1f3      	bne.n	8000f18 <__eqsf2+0x28>
 8000f30:	0028      	movs	r0, r5
 8000f32:	1e43      	subs	r3, r0, #1
 8000f34:	4198      	sbcs	r0, r3
 8000f36:	e7ef      	b.n	8000f18 <__eqsf2+0x28>
 8000f38:	2000      	movs	r0, #0
 8000f3a:	e7ed      	b.n	8000f18 <__eqsf2+0x28>

08000f3c <__gesf2>:
 8000f3c:	b570      	push	{r4, r5, r6, lr}
 8000f3e:	0042      	lsls	r2, r0, #1
 8000f40:	0245      	lsls	r5, r0, #9
 8000f42:	024e      	lsls	r6, r1, #9
 8000f44:	004c      	lsls	r4, r1, #1
 8000f46:	0fc3      	lsrs	r3, r0, #31
 8000f48:	0a6d      	lsrs	r5, r5, #9
 8000f4a:	0e12      	lsrs	r2, r2, #24
 8000f4c:	0a76      	lsrs	r6, r6, #9
 8000f4e:	0e24      	lsrs	r4, r4, #24
 8000f50:	0fc8      	lsrs	r0, r1, #31
 8000f52:	2aff      	cmp	r2, #255	; 0xff
 8000f54:	d01b      	beq.n	8000f8e <__gesf2+0x52>
 8000f56:	2cff      	cmp	r4, #255	; 0xff
 8000f58:	d00e      	beq.n	8000f78 <__gesf2+0x3c>
 8000f5a:	2a00      	cmp	r2, #0
 8000f5c:	d11b      	bne.n	8000f96 <__gesf2+0x5a>
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d101      	bne.n	8000f66 <__gesf2+0x2a>
 8000f62:	2e00      	cmp	r6, #0
 8000f64:	d01c      	beq.n	8000fa0 <__gesf2+0x64>
 8000f66:	2d00      	cmp	r5, #0
 8000f68:	d00c      	beq.n	8000f84 <__gesf2+0x48>
 8000f6a:	4283      	cmp	r3, r0
 8000f6c:	d01c      	beq.n	8000fa8 <__gesf2+0x6c>
 8000f6e:	2102      	movs	r1, #2
 8000f70:	1e58      	subs	r0, r3, #1
 8000f72:	4008      	ands	r0, r1
 8000f74:	3801      	subs	r0, #1
 8000f76:	bd70      	pop	{r4, r5, r6, pc}
 8000f78:	2e00      	cmp	r6, #0
 8000f7a:	d122      	bne.n	8000fc2 <__gesf2+0x86>
 8000f7c:	2a00      	cmp	r2, #0
 8000f7e:	d1f4      	bne.n	8000f6a <__gesf2+0x2e>
 8000f80:	2d00      	cmp	r5, #0
 8000f82:	d1f2      	bne.n	8000f6a <__gesf2+0x2e>
 8000f84:	2800      	cmp	r0, #0
 8000f86:	d1f6      	bne.n	8000f76 <__gesf2+0x3a>
 8000f88:	2001      	movs	r0, #1
 8000f8a:	4240      	negs	r0, r0
 8000f8c:	e7f3      	b.n	8000f76 <__gesf2+0x3a>
 8000f8e:	2d00      	cmp	r5, #0
 8000f90:	d117      	bne.n	8000fc2 <__gesf2+0x86>
 8000f92:	2cff      	cmp	r4, #255	; 0xff
 8000f94:	d0f0      	beq.n	8000f78 <__gesf2+0x3c>
 8000f96:	2c00      	cmp	r4, #0
 8000f98:	d1e7      	bne.n	8000f6a <__gesf2+0x2e>
 8000f9a:	2e00      	cmp	r6, #0
 8000f9c:	d1e5      	bne.n	8000f6a <__gesf2+0x2e>
 8000f9e:	e7e6      	b.n	8000f6e <__gesf2+0x32>
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	2d00      	cmp	r5, #0
 8000fa4:	d0e7      	beq.n	8000f76 <__gesf2+0x3a>
 8000fa6:	e7e2      	b.n	8000f6e <__gesf2+0x32>
 8000fa8:	42a2      	cmp	r2, r4
 8000faa:	dc05      	bgt.n	8000fb8 <__gesf2+0x7c>
 8000fac:	dbea      	blt.n	8000f84 <__gesf2+0x48>
 8000fae:	42b5      	cmp	r5, r6
 8000fb0:	d802      	bhi.n	8000fb8 <__gesf2+0x7c>
 8000fb2:	d3e7      	bcc.n	8000f84 <__gesf2+0x48>
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	e7de      	b.n	8000f76 <__gesf2+0x3a>
 8000fb8:	4243      	negs	r3, r0
 8000fba:	4158      	adcs	r0, r3
 8000fbc:	0040      	lsls	r0, r0, #1
 8000fbe:	3801      	subs	r0, #1
 8000fc0:	e7d9      	b.n	8000f76 <__gesf2+0x3a>
 8000fc2:	2002      	movs	r0, #2
 8000fc4:	4240      	negs	r0, r0
 8000fc6:	e7d6      	b.n	8000f76 <__gesf2+0x3a>

08000fc8 <__lesf2>:
 8000fc8:	b570      	push	{r4, r5, r6, lr}
 8000fca:	0042      	lsls	r2, r0, #1
 8000fcc:	0245      	lsls	r5, r0, #9
 8000fce:	024e      	lsls	r6, r1, #9
 8000fd0:	004c      	lsls	r4, r1, #1
 8000fd2:	0fc3      	lsrs	r3, r0, #31
 8000fd4:	0a6d      	lsrs	r5, r5, #9
 8000fd6:	0e12      	lsrs	r2, r2, #24
 8000fd8:	0a76      	lsrs	r6, r6, #9
 8000fda:	0e24      	lsrs	r4, r4, #24
 8000fdc:	0fc8      	lsrs	r0, r1, #31
 8000fde:	2aff      	cmp	r2, #255	; 0xff
 8000fe0:	d00b      	beq.n	8000ffa <__lesf2+0x32>
 8000fe2:	2cff      	cmp	r4, #255	; 0xff
 8000fe4:	d00d      	beq.n	8001002 <__lesf2+0x3a>
 8000fe6:	2a00      	cmp	r2, #0
 8000fe8:	d11f      	bne.n	800102a <__lesf2+0x62>
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d116      	bne.n	800101c <__lesf2+0x54>
 8000fee:	2e00      	cmp	r6, #0
 8000ff0:	d114      	bne.n	800101c <__lesf2+0x54>
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	2d00      	cmp	r5, #0
 8000ff6:	d010      	beq.n	800101a <__lesf2+0x52>
 8000ff8:	e009      	b.n	800100e <__lesf2+0x46>
 8000ffa:	2d00      	cmp	r5, #0
 8000ffc:	d10c      	bne.n	8001018 <__lesf2+0x50>
 8000ffe:	2cff      	cmp	r4, #255	; 0xff
 8001000:	d113      	bne.n	800102a <__lesf2+0x62>
 8001002:	2e00      	cmp	r6, #0
 8001004:	d108      	bne.n	8001018 <__lesf2+0x50>
 8001006:	2a00      	cmp	r2, #0
 8001008:	d008      	beq.n	800101c <__lesf2+0x54>
 800100a:	4283      	cmp	r3, r0
 800100c:	d012      	beq.n	8001034 <__lesf2+0x6c>
 800100e:	2102      	movs	r1, #2
 8001010:	1e58      	subs	r0, r3, #1
 8001012:	4008      	ands	r0, r1
 8001014:	3801      	subs	r0, #1
 8001016:	e000      	b.n	800101a <__lesf2+0x52>
 8001018:	2002      	movs	r0, #2
 800101a:	bd70      	pop	{r4, r5, r6, pc}
 800101c:	2d00      	cmp	r5, #0
 800101e:	d1f4      	bne.n	800100a <__lesf2+0x42>
 8001020:	2800      	cmp	r0, #0
 8001022:	d1fa      	bne.n	800101a <__lesf2+0x52>
 8001024:	2001      	movs	r0, #1
 8001026:	4240      	negs	r0, r0
 8001028:	e7f7      	b.n	800101a <__lesf2+0x52>
 800102a:	2c00      	cmp	r4, #0
 800102c:	d1ed      	bne.n	800100a <__lesf2+0x42>
 800102e:	2e00      	cmp	r6, #0
 8001030:	d1eb      	bne.n	800100a <__lesf2+0x42>
 8001032:	e7ec      	b.n	800100e <__lesf2+0x46>
 8001034:	42a2      	cmp	r2, r4
 8001036:	dc05      	bgt.n	8001044 <__lesf2+0x7c>
 8001038:	dbf2      	blt.n	8001020 <__lesf2+0x58>
 800103a:	42b5      	cmp	r5, r6
 800103c:	d802      	bhi.n	8001044 <__lesf2+0x7c>
 800103e:	d3ef      	bcc.n	8001020 <__lesf2+0x58>
 8001040:	2000      	movs	r0, #0
 8001042:	e7ea      	b.n	800101a <__lesf2+0x52>
 8001044:	4243      	negs	r3, r0
 8001046:	4158      	adcs	r0, r3
 8001048:	0040      	lsls	r0, r0, #1
 800104a:	3801      	subs	r0, #1
 800104c:	e7e5      	b.n	800101a <__lesf2+0x52>
 800104e:	46c0      	nop			; (mov r8, r8)

08001050 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	0018      	movs	r0, r3
 800105a:	230c      	movs	r3, #12
 800105c:	001a      	movs	r2, r3
 800105e:	2100      	movs	r1, #0
 8001060:	f003 fe7c 	bl	8004d5c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001064:	4b26      	ldr	r3, [pc, #152]	; (8001100 <MX_ADC_Init+0xb0>)
 8001066:	4a27      	ldr	r2, [pc, #156]	; (8001104 <MX_ADC_Init+0xb4>)
 8001068:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <MX_ADC_Init+0xb0>)
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <MX_ADC_Init+0xb0>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b22      	ldr	r3, [pc, #136]	; (8001100 <MX_ADC_Init+0xb0>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800107c:	4b20      	ldr	r3, [pc, #128]	; (8001100 <MX_ADC_Init+0xb0>)
 800107e:	2201      	movs	r2, #1
 8001080:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <MX_ADC_Init+0xb0>)
 8001084:	2204      	movs	r2, #4
 8001086:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001088:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <MX_ADC_Init+0xb0>)
 800108a:	2200      	movs	r2, #0
 800108c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800108e:	4b1c      	ldr	r3, [pc, #112]	; (8001100 <MX_ADC_Init+0xb0>)
 8001090:	2200      	movs	r2, #0
 8001092:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001094:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_ADC_Init+0xb0>)
 8001096:	2200      	movs	r2, #0
 8001098:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b19      	ldr	r3, [pc, #100]	; (8001100 <MX_ADC_Init+0xb0>)
 800109c:	2200      	movs	r2, #0
 800109e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a0:	4b17      	ldr	r3, [pc, #92]	; (8001100 <MX_ADC_Init+0xb0>)
 80010a2:	22c2      	movs	r2, #194	; 0xc2
 80010a4:	32ff      	adds	r2, #255	; 0xff
 80010a6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b15      	ldr	r3, [pc, #84]	; (8001100 <MX_ADC_Init+0xb0>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80010ae:	4b14      	ldr	r3, [pc, #80]	; (8001100 <MX_ADC_Init+0xb0>)
 80010b0:	2224      	movs	r2, #36	; 0x24
 80010b2:	2100      	movs	r1, #0
 80010b4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b6:	4b12      	ldr	r3, [pc, #72]	; (8001100 <MX_ADC_Init+0xb0>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80010bc:	4b10      	ldr	r3, [pc, #64]	; (8001100 <MX_ADC_Init+0xb0>)
 80010be:	0018      	movs	r0, r3
 80010c0:	f000 fd06 	bl	8001ad0 <HAL_ADC_Init>
 80010c4:	1e03      	subs	r3, r0, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80010c8:	f000 f9ee 	bl	80014a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2280      	movs	r2, #128	; 0x80
 80010d6:	0152      	lsls	r2, r2, #5
 80010d8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2280      	movs	r2, #128	; 0x80
 80010de:	0552      	lsls	r2, r2, #21
 80010e0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010e2:	1d3a      	adds	r2, r7, #4
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <MX_ADC_Init+0xb0>)
 80010e6:	0011      	movs	r1, r2
 80010e8:	0018      	movs	r0, r3
 80010ea:	f000 fe31 	bl	8001d50 <HAL_ADC_ConfigChannel>
 80010ee:	1e03      	subs	r3, r0, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80010f2:	f000 f9d9 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b004      	add	sp, #16
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	46c0      	nop			; (mov r8, r8)
 8001100:	20000028 	.word	0x20000028
 8001104:	40012400 	.word	0x40012400

08001108 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b08b      	sub	sp, #44	; 0x2c
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	2414      	movs	r4, #20
 8001112:	193b      	adds	r3, r7, r4
 8001114:	0018      	movs	r0, r3
 8001116:	2314      	movs	r3, #20
 8001118:	001a      	movs	r2, r3
 800111a:	2100      	movs	r1, #0
 800111c:	f003 fe1e 	bl	8004d5c <memset>
  if(adcHandle->Instance==ADC1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a19      	ldr	r2, [pc, #100]	; (800118c <HAL_ADC_MspInit+0x84>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d12b      	bne.n	8001182 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <HAL_ADC_MspInit+0x88>)
 800112c:	699a      	ldr	r2, [r3, #24]
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <HAL_ADC_MspInit+0x88>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	0089      	lsls	r1, r1, #2
 8001134:	430a      	orrs	r2, r1
 8001136:	619a      	str	r2, [r3, #24]
 8001138:	4b15      	ldr	r3, [pc, #84]	; (8001190 <HAL_ADC_MspInit+0x88>)
 800113a:	699a      	ldr	r2, [r3, #24]
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b12      	ldr	r3, [pc, #72]	; (8001190 <HAL_ADC_MspInit+0x88>)
 8001148:	695a      	ldr	r2, [r3, #20]
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <HAL_ADC_MspInit+0x88>)
 800114c:	2180      	movs	r1, #128	; 0x80
 800114e:	0289      	lsls	r1, r1, #10
 8001150:	430a      	orrs	r2, r1
 8001152:	615a      	str	r2, [r3, #20]
 8001154:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <HAL_ADC_MspInit+0x88>)
 8001156:	695a      	ldr	r2, [r3, #20]
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	029b      	lsls	r3, r3, #10
 800115c:	4013      	ands	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001162:	193b      	adds	r3, r7, r4
 8001164:	2201      	movs	r2, #1
 8001166:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001168:	193b      	adds	r3, r7, r4
 800116a:	2203      	movs	r2, #3
 800116c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	193b      	adds	r3, r7, r4
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	193a      	adds	r2, r7, r4
 8001176:	2390      	movs	r3, #144	; 0x90
 8001178:	05db      	lsls	r3, r3, #23
 800117a:	0011      	movs	r1, r2
 800117c:	0018      	movs	r0, r3
 800117e:	f000 ffa9 	bl	80020d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b00b      	add	sp, #44	; 0x2c
 8001188:	bd90      	pop	{r4, r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	40012400 	.word	0x40012400
 8001190:	40021000 	.word	0x40021000

08001194 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b08b      	sub	sp, #44	; 0x2c
 8001198:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	2414      	movs	r4, #20
 800119c:	193b      	adds	r3, r7, r4
 800119e:	0018      	movs	r0, r3
 80011a0:	2314      	movs	r3, #20
 80011a2:	001a      	movs	r2, r3
 80011a4:	2100      	movs	r1, #0
 80011a6:	f003 fdd9 	bl	8004d5c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011ac:	695a      	ldr	r2, [r3, #20]
 80011ae:	4b40      	ldr	r3, [pc, #256]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	0309      	lsls	r1, r1, #12
 80011b4:	430a      	orrs	r2, r1
 80011b6:	615a      	str	r2, [r3, #20]
 80011b8:	4b3d      	ldr	r3, [pc, #244]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011ba:	695a      	ldr	r2, [r3, #20]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	031b      	lsls	r3, r3, #12
 80011c0:	4013      	ands	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011c6:	4b3a      	ldr	r3, [pc, #232]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011c8:	695a      	ldr	r2, [r3, #20]
 80011ca:	4b39      	ldr	r3, [pc, #228]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	03c9      	lsls	r1, r1, #15
 80011d0:	430a      	orrs	r2, r1
 80011d2:	615a      	str	r2, [r3, #20]
 80011d4:	4b36      	ldr	r3, [pc, #216]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011d6:	695a      	ldr	r2, [r3, #20]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	03db      	lsls	r3, r3, #15
 80011dc:	4013      	ands	r3, r2
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	4b33      	ldr	r3, [pc, #204]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011e4:	695a      	ldr	r2, [r3, #20]
 80011e6:	4b32      	ldr	r3, [pc, #200]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011e8:	2180      	movs	r1, #128	; 0x80
 80011ea:	0289      	lsls	r1, r1, #10
 80011ec:	430a      	orrs	r2, r1
 80011ee:	615a      	str	r2, [r3, #20]
 80011f0:	4b2f      	ldr	r3, [pc, #188]	; (80012b0 <MX_GPIO_Init+0x11c>)
 80011f2:	695a      	ldr	r2, [r3, #20]
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	029b      	lsls	r3, r3, #10
 80011f8:	4013      	ands	r3, r2
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	4b2c      	ldr	r3, [pc, #176]	; (80012b0 <MX_GPIO_Init+0x11c>)
 8001200:	695a      	ldr	r2, [r3, #20]
 8001202:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <MX_GPIO_Init+0x11c>)
 8001204:	2180      	movs	r1, #128	; 0x80
 8001206:	02c9      	lsls	r1, r1, #11
 8001208:	430a      	orrs	r2, r1
 800120a:	615a      	str	r2, [r3, #20]
 800120c:	4b28      	ldr	r3, [pc, #160]	; (80012b0 <MX_GPIO_Init+0x11c>)
 800120e:	695a      	ldr	r2, [r3, #20]
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	02db      	lsls	r3, r3, #11
 8001214:	4013      	ands	r3, r2
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800121a:	2390      	movs	r3, #144	; 0x90
 800121c:	05db      	lsls	r3, r3, #23
 800121e:	2200      	movs	r2, #0
 8001220:	2120      	movs	r1, #32
 8001222:	0018      	movs	r0, r3
 8001224:	f001 f8ce 	bl	80023c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4821      	ldr	r0, [pc, #132]	; (80012b4 <MX_GPIO_Init+0x120>)
 800122e:	2200      	movs	r2, #0
 8001230:	0019      	movs	r1, r3
 8001232:	f001 f8c7 	bl	80023c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001236:	193b      	adds	r3, r7, r4
 8001238:	2280      	movs	r2, #128	; 0x80
 800123a:	0192      	lsls	r2, r2, #6
 800123c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800123e:	193b      	adds	r3, r7, r4
 8001240:	2284      	movs	r2, #132	; 0x84
 8001242:	0392      	lsls	r2, r2, #14
 8001244:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	193b      	adds	r3, r7, r4
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800124c:	193b      	adds	r3, r7, r4
 800124e:	4a1a      	ldr	r2, [pc, #104]	; (80012b8 <MX_GPIO_Init+0x124>)
 8001250:	0019      	movs	r1, r3
 8001252:	0010      	movs	r0, r2
 8001254:	f000 ff3e 	bl	80020d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001258:	193b      	adds	r3, r7, r4
 800125a:	2220      	movs	r2, #32
 800125c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	193b      	adds	r3, r7, r4
 8001260:	2201      	movs	r2, #1
 8001262:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	193b      	adds	r3, r7, r4
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	193b      	adds	r3, r7, r4
 800126c:	2200      	movs	r2, #0
 800126e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001270:	193a      	adds	r2, r7, r4
 8001272:	2390      	movs	r3, #144	; 0x90
 8001274:	05db      	lsls	r3, r3, #23
 8001276:	0011      	movs	r1, r2
 8001278:	0018      	movs	r0, r3
 800127a:	f000 ff2b 	bl	80020d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800127e:	0021      	movs	r1, r4
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	0052      	lsls	r2, r2, #1
 8001286:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	187b      	adds	r3, r7, r1
 800128a:	2201      	movs	r2, #1
 800128c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	187b      	adds	r3, r7, r1
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129a:	187b      	adds	r3, r7, r1
 800129c:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <MX_GPIO_Init+0x120>)
 800129e:	0019      	movs	r1, r3
 80012a0:	0010      	movs	r0, r2
 80012a2:	f000 ff17 	bl	80020d4 <HAL_GPIO_Init>

}
 80012a6:	46c0      	nop			; (mov r8, r8)
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b00b      	add	sp, #44	; 0x2c
 80012ac:	bd90      	pop	{r4, r7, pc}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	40021000 	.word	0x40021000
 80012b4:	48000400 	.word	0x48000400
 80012b8:	48000800 	.word	0x48000800

080012bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012bc:	b5b0      	push	{r4, r5, r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c2:	f000 fba1 	bl	8001a08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c6:	f000 f895 	bl	80013f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ca:	f7ff ff63 	bl	8001194 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012ce:	f000 faf5 	bl	80018bc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80012d2:	f000 f8ef 	bl	80014b4 <MX_SPI1_Init>
  MX_TIM1_Init();
 80012d6:	f000 f9dd 	bl	8001694 <MX_TIM1_Init>
  MX_ADC_Init();
 80012da:	f7ff feb9 	bl	8001050 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80012de:	2380      	movs	r3, #128	; 0x80
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	483e      	ldr	r0, [pc, #248]	; (80013dc <main+0x120>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	0019      	movs	r1, r3
 80012e8:	f001 f86c 	bl	80023c4 <HAL_GPIO_WritePin>

  uint8_t tx_buffer[3] = {0x01, 0x80, 0x0};
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4a3c      	ldr	r2, [pc, #240]	; (80013e0 <main+0x124>)
 80012f0:	8811      	ldrh	r1, [r2, #0]
 80012f2:	8019      	strh	r1, [r3, #0]
 80012f4:	7892      	ldrb	r2, [r2, #2]
 80012f6:	709a      	strb	r2, [r3, #2]

  uint8_t rx_buffer[3];
  rx_buffer[0] = 0x0;
 80012f8:	003b      	movs	r3, r7
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]

  // Start timer
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012fe:	4b39      	ldr	r3, [pc, #228]	; (80013e4 <main+0x128>)
 8001300:	2100      	movs	r1, #0
 8001302:	0018      	movs	r0, r3
 8001304:	f002 fb22 	bl	800394c <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //pull CS pin low.
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	4833      	ldr	r0, [pc, #204]	; (80013dc <main+0x120>)
 800130e:	2200      	movs	r2, #0
 8001310:	0019      	movs	r1, r3
 8001312:	f001 f857 	bl	80023c4 <HAL_GPIO_WritePin>

	  hal_status =  HAL_SPI_TransmitReceive(&hspi1, tx_buffer, rx_buffer, DATA_SIZE, TIMEOUT); // transmit/receive data to/from ADC.
 8001316:	2303      	movs	r3, #3
 8001318:	b29c      	uxth	r4, r3
 800131a:	2380      	movs	r3, #128	; 0x80
 800131c:	061b      	lsls	r3, r3, #24
 800131e:	003a      	movs	r2, r7
 8001320:	1d39      	adds	r1, r7, #4
 8001322:	4831      	ldr	r0, [pc, #196]	; (80013e8 <main+0x12c>)
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	0023      	movs	r3, r4
 8001328:	f001 ff20 	bl	800316c <HAL_SPI_TransmitReceive>
 800132c:	0003      	movs	r3, r0
 800132e:	001a      	movs	r2, r3
 8001330:	4b2e      	ldr	r3, [pc, #184]	; (80013ec <main+0x130>)
 8001332:	701a      	strb	r2, [r3, #0]

	  //pull CS pin high.
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8001334:	2380      	movs	r3, #128	; 0x80
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	4828      	ldr	r0, [pc, #160]	; (80013dc <main+0x120>)
 800133a:	2201      	movs	r2, #1
 800133c:	0019      	movs	r1, r3
 800133e:	f001 f841 	bl	80023c4 <HAL_GPIO_WritePin>

	  uint8_t second_byte =  rx_buffer[1];
 8001342:	210f      	movs	r1, #15
 8001344:	187b      	adds	r3, r7, r1
 8001346:	003a      	movs	r2, r7
 8001348:	7852      	ldrb	r2, [r2, #1]
 800134a:	701a      	strb	r2, [r3, #0]
	  uint8_t third_byte = rx_buffer[2];
 800134c:	200e      	movs	r0, #14
 800134e:	183b      	adds	r3, r7, r0
 8001350:	003a      	movs	r2, r7
 8001352:	7892      	ldrb	r2, [r2, #2]
 8001354:	701a      	strb	r2, [r3, #0]

	  // We want the last 2 bits of the second received byte and the full byte of the third received byte.
	  uint16_t analog_voltage_val = ((second_byte & 0x03) << 8) + third_byte;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	b29a      	uxth	r2, r3
 800135e:	23c0      	movs	r3, #192	; 0xc0
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4013      	ands	r3, r2
 8001364:	b299      	uxth	r1, r3
 8001366:	183b      	adds	r3, r7, r0
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b29a      	uxth	r2, r3
 800136c:	250c      	movs	r5, #12
 800136e:	197b      	adds	r3, r7, r5
 8001370:	188a      	adds	r2, r1, r2
 8001372:	801a      	strh	r2, [r3, #0]

	  // map ADC value to a value between 480 and 960 for 5 - 10% duty cycle since counter period is 9600.
	  uint16_t mapped_val = (ONE_MS_DUTY_CYCLE_VAL/MAX_ANALOG_VALUE) * analog_voltage_val;
 8001374:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <main+0x134>)
 8001376:	2289      	movs	r2, #137	; 0x89
 8001378:	05d2      	lsls	r2, r2, #23
 800137a:	1c11      	adds	r1, r2, #0
 800137c:	1c18      	adds	r0, r3, #0
 800137e:	f7ff f905 	bl	800058c <__aeabi_fdiv>
 8001382:	1c03      	adds	r3, r0, #0
 8001384:	1c1c      	adds	r4, r3, #0
 8001386:	197b      	adds	r3, r7, r5
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	0018      	movs	r0, r3
 800138c:	f7ff fd0a 	bl	8000da4 <__aeabi_i2f>
 8001390:	1c03      	adds	r3, r0, #0
 8001392:	1c19      	adds	r1, r3, #0
 8001394:	1c20      	adds	r0, r4, #0
 8001396:	f7ff fa11 	bl	80007bc <__aeabi_fmul>
 800139a:	1c03      	adds	r3, r0, #0
 800139c:	250a      	movs	r5, #10
 800139e:	197c      	adds	r4, r7, r5
 80013a0:	1c18      	adds	r0, r3, #0
 80013a2:	f7fe ff3d 	bl	8000220 <__aeabi_f2uiz>
 80013a6:	0003      	movs	r3, r0
 80013a8:	8023      	strh	r3, [r4, #0]
	  uint16_t on_counts = mapped_val + ONE_MS_DUTY_CYCLE_VAL;
 80013aa:	197b      	adds	r3, r7, r5
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	0018      	movs	r0, r3
 80013b0:	f7ff fcf8 	bl	8000da4 <__aeabi_i2f>
 80013b4:	1c03      	adds	r3, r0, #0
 80013b6:	4a0e      	ldr	r2, [pc, #56]	; (80013f0 <main+0x134>)
 80013b8:	1c11      	adds	r1, r2, #0
 80013ba:	1c18      	adds	r0, r3, #0
 80013bc:	f7fe ff48 	bl	8000250 <__aeabi_fadd>
 80013c0:	1c03      	adds	r3, r0, #0
 80013c2:	2508      	movs	r5, #8
 80013c4:	197c      	adds	r4, r7, r5
 80013c6:	1c18      	adds	r0, r3, #0
 80013c8:	f7fe ff2a 	bl	8000220 <__aeabi_f2uiz>
 80013cc:	0003      	movs	r3, r0
 80013ce:	8023      	strh	r3, [r4, #0]

	  // Set compare register.
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, on_counts);
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <main+0x128>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	197a      	adds	r2, r7, r5
 80013d6:	8812      	ldrh	r2, [r2, #0]
 80013d8:	635a      	str	r2, [r3, #52]	; 0x34
  {
 80013da:	e795      	b.n	8001308 <main+0x4c>
 80013dc:	48000400 	.word	0x48000400
 80013e0:	08004d84 	.word	0x08004d84
 80013e4:	200000d0 	.word	0x200000d0
 80013e8:	2000006c 	.word	0x2000006c
 80013ec:	20000068 	.word	0x20000068
 80013f0:	43f00000 	.word	0x43f00000

080013f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b099      	sub	sp, #100	; 0x64
 80013f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013fa:	242c      	movs	r4, #44	; 0x2c
 80013fc:	193b      	adds	r3, r7, r4
 80013fe:	0018      	movs	r0, r3
 8001400:	2334      	movs	r3, #52	; 0x34
 8001402:	001a      	movs	r2, r3
 8001404:	2100      	movs	r1, #0
 8001406:	f003 fca9 	bl	8004d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800140a:	231c      	movs	r3, #28
 800140c:	18fb      	adds	r3, r7, r3
 800140e:	0018      	movs	r0, r3
 8001410:	2310      	movs	r3, #16
 8001412:	001a      	movs	r2, r3
 8001414:	2100      	movs	r1, #0
 8001416:	f003 fca1 	bl	8004d5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800141a:	003b      	movs	r3, r7
 800141c:	0018      	movs	r0, r3
 800141e:	231c      	movs	r3, #28
 8001420:	001a      	movs	r2, r3
 8001422:	2100      	movs	r1, #0
 8001424:	f003 fc9a 	bl	8004d5c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 8001428:	0021      	movs	r1, r4
 800142a:	187b      	adds	r3, r7, r1
 800142c:	2230      	movs	r2, #48	; 0x30
 800142e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001430:	187b      	adds	r3, r7, r1
 8001432:	2201      	movs	r2, #1
 8001434:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001436:	187b      	adds	r3, r7, r1
 8001438:	2201      	movs	r2, #1
 800143a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800143c:	187b      	adds	r3, r7, r1
 800143e:	2210      	movs	r2, #16
 8001440:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001442:	187b      	adds	r3, r7, r1
 8001444:	2200      	movs	r2, #0
 8001446:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001448:	187b      	adds	r3, r7, r1
 800144a:	0018      	movs	r0, r3
 800144c:	f000 ffd8 	bl	8002400 <HAL_RCC_OscConfig>
 8001450:	1e03      	subs	r3, r0, #0
 8001452:	d001      	beq.n	8001458 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001454:	f000 f828 	bl	80014a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001458:	211c      	movs	r1, #28
 800145a:	187b      	adds	r3, r7, r1
 800145c:	2207      	movs	r2, #7
 800145e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8001460:	187b      	adds	r3, r7, r1
 8001462:	2203      	movs	r2, #3
 8001464:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001466:	187b      	adds	r3, r7, r1
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800146c:	187b      	adds	r3, r7, r1
 800146e:	2200      	movs	r2, #0
 8001470:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001472:	187b      	adds	r3, r7, r1
 8001474:	2101      	movs	r1, #1
 8001476:	0018      	movs	r0, r3
 8001478:	f001 fb48 	bl	8002b0c <HAL_RCC_ClockConfig>
 800147c:	1e03      	subs	r3, r0, #0
 800147e:	d001      	beq.n	8001484 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001480:	f000 f812 	bl	80014a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001484:	003b      	movs	r3, r7
 8001486:	2202      	movs	r2, #2
 8001488:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800148a:	003b      	movs	r3, r7
 800148c:	2200      	movs	r2, #0
 800148e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001490:	003b      	movs	r3, r7
 8001492:	0018      	movs	r0, r3
 8001494:	f001 fcb4 	bl	8002e00 <HAL_RCCEx_PeriphCLKConfig>
 8001498:	1e03      	subs	r3, r0, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800149c:	f000 f804 	bl	80014a8 <Error_Handler>
  }
}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b019      	add	sp, #100	; 0x64
 80014a6:	bd90      	pop	{r4, r7, pc}

080014a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ac:	b672      	cpsid	i
}
 80014ae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <Error_Handler+0x8>
	...

080014b4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <MX_SPI1_Init+0x78>)
 80014bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014be:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <MX_SPI1_Init+0x74>)
 80014c0:	2282      	movs	r2, #130	; 0x82
 80014c2:	0052      	lsls	r2, r2, #1
 80014c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014c6:	4b18      	ldr	r3, [pc, #96]	; (8001528 <MX_SPI1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ce:	22e0      	movs	r2, #224	; 0xe0
 80014d0:	00d2      	lsls	r2, r2, #3
 80014d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_SPI1_Init+0x74>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_SPI1_Init+0x74>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_SPI1_Init+0x74>)
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	0092      	lsls	r2, r2, #2
 80014e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ea:	2210      	movs	r2, #16
 80014ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_SPI1_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_SPI1_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_SPI1_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_SPI1_Init+0x74>)
 8001502:	2207      	movs	r2, #7
 8001504:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_SPI1_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_SPI1_Init+0x74>)
 800150e:	2208      	movs	r2, #8
 8001510:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <MX_SPI1_Init+0x74>)
 8001514:	0018      	movs	r0, r3
 8001516:	f001 fd71 	bl	8002ffc <HAL_SPI_Init>
 800151a:	1e03      	subs	r3, r0, #0
 800151c:	d001      	beq.n	8001522 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800151e:	f7ff ffc3 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	2000006c 	.word	0x2000006c
 800152c:	40013000 	.word	0x40013000

08001530 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b08b      	sub	sp, #44	; 0x2c
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	2414      	movs	r4, #20
 800153a:	193b      	adds	r3, r7, r4
 800153c:	0018      	movs	r0, r3
 800153e:	2314      	movs	r3, #20
 8001540:	001a      	movs	r2, r3
 8001542:	2100      	movs	r1, #0
 8001544:	f003 fc0a 	bl	8004d5c <memset>
  if(spiHandle->Instance==SPI1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a2e      	ldr	r2, [pc, #184]	; (8001608 <HAL_SPI_MspInit+0xd8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d155      	bne.n	80015fe <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001552:	4b2e      	ldr	r3, [pc, #184]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001554:	699a      	ldr	r2, [r3, #24]
 8001556:	4b2d      	ldr	r3, [pc, #180]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001558:	2180      	movs	r1, #128	; 0x80
 800155a:	0149      	lsls	r1, r1, #5
 800155c:	430a      	orrs	r2, r1
 800155e:	619a      	str	r2, [r3, #24]
 8001560:	4b2a      	ldr	r3, [pc, #168]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001562:	699a      	ldr	r2, [r3, #24]
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	015b      	lsls	r3, r3, #5
 8001568:	4013      	ands	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	4b27      	ldr	r3, [pc, #156]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001570:	695a      	ldr	r2, [r3, #20]
 8001572:	4b26      	ldr	r3, [pc, #152]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001574:	2180      	movs	r1, #128	; 0x80
 8001576:	0289      	lsls	r1, r1, #10
 8001578:	430a      	orrs	r2, r1
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	4b23      	ldr	r3, [pc, #140]	; (800160c <HAL_SPI_MspInit+0xdc>)
 800157e:	695a      	ldr	r2, [r3, #20]
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	029b      	lsls	r3, r3, #10
 8001584:	4013      	ands	r3, r2
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <HAL_SPI_MspInit+0xdc>)
 800158c:	695a      	ldr	r2, [r3, #20]
 800158e:	4b1f      	ldr	r3, [pc, #124]	; (800160c <HAL_SPI_MspInit+0xdc>)
 8001590:	2180      	movs	r1, #128	; 0x80
 8001592:	02c9      	lsls	r1, r1, #11
 8001594:	430a      	orrs	r2, r1
 8001596:	615a      	str	r2, [r3, #20]
 8001598:	4b1c      	ldr	r3, [pc, #112]	; (800160c <HAL_SPI_MspInit+0xdc>)
 800159a:	695a      	ldr	r2, [r3, #20]
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	02db      	lsls	r3, r3, #11
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015a6:	193b      	adds	r3, r7, r4
 80015a8:	22c0      	movs	r2, #192	; 0xc0
 80015aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	193b      	adds	r3, r7, r4
 80015ae:	2202      	movs	r2, #2
 80015b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	193b      	adds	r3, r7, r4
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b8:	193b      	adds	r3, r7, r4
 80015ba:	2203      	movs	r2, #3
 80015bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80015be:	193b      	adds	r3, r7, r4
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	193a      	adds	r2, r7, r4
 80015c6:	2390      	movs	r3, #144	; 0x90
 80015c8:	05db      	lsls	r3, r3, #23
 80015ca:	0011      	movs	r1, r2
 80015cc:	0018      	movs	r0, r3
 80015ce:	f000 fd81 	bl	80020d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015d2:	0021      	movs	r1, r4
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2208      	movs	r2, #8
 80015d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	2202      	movs	r2, #2
 80015de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	187b      	adds	r3, r7, r1
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e6:	187b      	adds	r3, r7, r1
 80015e8:	2203      	movs	r2, #3
 80015ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	187b      	adds	r3, r7, r1
 80015f4:	4a06      	ldr	r2, [pc, #24]	; (8001610 <HAL_SPI_MspInit+0xe0>)
 80015f6:	0019      	movs	r1, r3
 80015f8:	0010      	movs	r0, r2
 80015fa:	f000 fd6b 	bl	80020d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	46bd      	mov	sp, r7
 8001602:	b00b      	add	sp, #44	; 0x2c
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	40013000 	.word	0x40013000
 800160c:	40021000 	.word	0x40021000
 8001610:	48000400 	.word	0x48000400

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <HAL_MspInit+0x44>)
 800161c:	699a      	ldr	r2, [r3, #24]
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <HAL_MspInit+0x44>)
 8001620:	2101      	movs	r1, #1
 8001622:	430a      	orrs	r2, r1
 8001624:	619a      	str	r2, [r3, #24]
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <HAL_MspInit+0x44>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2201      	movs	r2, #1
 800162c:	4013      	ands	r3, r2
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_MspInit+0x44>)
 8001634:	69da      	ldr	r2, [r3, #28]
 8001636:	4b08      	ldr	r3, [pc, #32]	; (8001658 <HAL_MspInit+0x44>)
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	0549      	lsls	r1, r1, #21
 800163c:	430a      	orrs	r2, r1
 800163e:	61da      	str	r2, [r3, #28]
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_MspInit+0x44>)
 8001642:	69da      	ldr	r2, [r3, #28]
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	055b      	lsls	r3, r3, #21
 8001648:	4013      	ands	r3, r2
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	46bd      	mov	sp, r7
 8001652:	b002      	add	sp, #8
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	40021000 	.word	0x40021000

0800165c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001660:	e7fe      	b.n	8001660 <NMI_Handler+0x4>

08001662 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001666:	e7fe      	b.n	8001666 <HardFault_Handler+0x4>

08001668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800166c:	46c0      	nop			; (mov r8, r8)
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001680:	f000 fa0a 	bl	8001a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001684:	46c0      	nop			; (mov r8, r8)
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b096      	sub	sp, #88	; 0x58
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800169a:	2348      	movs	r3, #72	; 0x48
 800169c:	18fb      	adds	r3, r7, r3
 800169e:	0018      	movs	r0, r3
 80016a0:	2310      	movs	r3, #16
 80016a2:	001a      	movs	r2, r3
 80016a4:	2100      	movs	r1, #0
 80016a6:	f003 fb59 	bl	8004d5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016aa:	2340      	movs	r3, #64	; 0x40
 80016ac:	18fb      	adds	r3, r7, r3
 80016ae:	0018      	movs	r0, r3
 80016b0:	2308      	movs	r3, #8
 80016b2:	001a      	movs	r2, r3
 80016b4:	2100      	movs	r1, #0
 80016b6:	f003 fb51 	bl	8004d5c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ba:	2324      	movs	r3, #36	; 0x24
 80016bc:	18fb      	adds	r3, r7, r3
 80016be:	0018      	movs	r0, r3
 80016c0:	231c      	movs	r3, #28
 80016c2:	001a      	movs	r2, r3
 80016c4:	2100      	movs	r1, #0
 80016c6:	f003 fb49 	bl	8004d5c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	0018      	movs	r0, r3
 80016ce:	2320      	movs	r3, #32
 80016d0:	001a      	movs	r2, r3
 80016d2:	2100      	movs	r1, #0
 80016d4:	f003 fb42 	bl	8004d5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016d8:	4b46      	ldr	r3, [pc, #280]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016da:	4a47      	ldr	r2, [pc, #284]	; (80017f8 <MX_TIM1_Init+0x164>)
 80016dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 80016de:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016e0:	2263      	movs	r2, #99	; 0x63
 80016e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b43      	ldr	r3, [pc, #268]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9600;
 80016ea:	4b42      	ldr	r3, [pc, #264]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016ec:	2296      	movs	r2, #150	; 0x96
 80016ee:	0192      	lsls	r2, r2, #6
 80016f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016f8:	4b3e      	ldr	r3, [pc, #248]	; (80017f4 <MX_TIM1_Init+0x160>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001704:	4b3b      	ldr	r3, [pc, #236]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001706:	0018      	movs	r0, r3
 8001708:	f002 f878 	bl	80037fc <HAL_TIM_Base_Init>
 800170c:	1e03      	subs	r3, r0, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001710:	f7ff feca 	bl	80014a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001714:	2148      	movs	r1, #72	; 0x48
 8001716:	187b      	adds	r3, r7, r1
 8001718:	2280      	movs	r2, #128	; 0x80
 800171a:	0152      	lsls	r2, r2, #5
 800171c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800171e:	187a      	adds	r2, r7, r1
 8001720:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001722:	0011      	movs	r1, r2
 8001724:	0018      	movs	r0, r3
 8001726:	f002 fa8f 	bl	8003c48 <HAL_TIM_ConfigClockSource>
 800172a:	1e03      	subs	r3, r0, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800172e:	f7ff febb 	bl	80014a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001732:	4b30      	ldr	r3, [pc, #192]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001734:	0018      	movs	r0, r3
 8001736:	f002 f8b1 	bl	800389c <HAL_TIM_PWM_Init>
 800173a:	1e03      	subs	r3, r0, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 800173e:	f7ff feb3 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001742:	2140      	movs	r1, #64	; 0x40
 8001744:	187b      	adds	r3, r7, r1
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174a:	187b      	adds	r3, r7, r1
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001750:	187a      	adds	r2, r7, r1
 8001752:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001754:	0011      	movs	r1, r2
 8001756:	0018      	movs	r0, r3
 8001758:	f002 fe84 	bl	8004464 <HAL_TIMEx_MasterConfigSynchronization>
 800175c:	1e03      	subs	r3, r0, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8001760:	f7ff fea2 	bl	80014a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001764:	2124      	movs	r1, #36	; 0x24
 8001766:	187b      	adds	r3, r7, r1
 8001768:	2260      	movs	r2, #96	; 0x60
 800176a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800176c:	187b      	adds	r3, r7, r1
 800176e:	2200      	movs	r2, #0
 8001770:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001772:	187b      	adds	r3, r7, r1
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001778:	187b      	adds	r3, r7, r1
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800177e:	187b      	adds	r3, r7, r1
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001784:	187b      	adds	r3, r7, r1
 8001786:	2200      	movs	r2, #0
 8001788:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800178a:	187b      	adds	r3, r7, r1
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001790:	1879      	adds	r1, r7, r1
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_TIM1_Init+0x160>)
 8001794:	2200      	movs	r2, #0
 8001796:	0018      	movs	r0, r3
 8001798:	f002 f990 	bl	8003abc <HAL_TIM_PWM_ConfigChannel>
 800179c:	1e03      	subs	r3, r0, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80017a0:	f7ff fe82 	bl	80014a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	2200      	movs	r2, #0
 80017ae:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	0192      	lsls	r2, r2, #6
 80017c8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	2200      	movs	r2, #0
 80017ce:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017d0:	1d3a      	adds	r2, r7, #4
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MX_TIM1_Init+0x160>)
 80017d4:	0011      	movs	r1, r2
 80017d6:	0018      	movs	r0, r3
 80017d8:	f002 fea2 	bl	8004520 <HAL_TIMEx_ConfigBreakDeadTime>
 80017dc:	1e03      	subs	r3, r0, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 80017e0:	f7ff fe62 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017e4:	4b03      	ldr	r3, [pc, #12]	; (80017f4 <MX_TIM1_Init+0x160>)
 80017e6:	0018      	movs	r0, r3
 80017e8:	f000 f828 	bl	800183c <HAL_TIM_MspPostInit>

}
 80017ec:	46c0      	nop			; (mov r8, r8)
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b016      	add	sp, #88	; 0x58
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200000d0 	.word	0x200000d0
 80017f8:	40012c00 	.word	0x40012c00

080017fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0a      	ldr	r2, [pc, #40]	; (8001834 <HAL_TIM_Base_MspInit+0x38>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d10d      	bne.n	800182a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <HAL_TIM_Base_MspInit+0x3c>)
 8001810:	699a      	ldr	r2, [r3, #24]
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <HAL_TIM_Base_MspInit+0x3c>)
 8001814:	2180      	movs	r1, #128	; 0x80
 8001816:	0109      	lsls	r1, r1, #4
 8001818:	430a      	orrs	r2, r1
 800181a:	619a      	str	r2, [r3, #24]
 800181c:	4b06      	ldr	r3, [pc, #24]	; (8001838 <HAL_TIM_Base_MspInit+0x3c>)
 800181e:	699a      	ldr	r2, [r3, #24]
 8001820:	2380      	movs	r3, #128	; 0x80
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	4013      	ands	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	46bd      	mov	sp, r7
 800182e:	b004      	add	sp, #16
 8001830:	bd80      	pop	{r7, pc}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	40012c00 	.word	0x40012c00
 8001838:	40021000 	.word	0x40021000

0800183c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b089      	sub	sp, #36	; 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	240c      	movs	r4, #12
 8001846:	193b      	adds	r3, r7, r4
 8001848:	0018      	movs	r0, r3
 800184a:	2314      	movs	r3, #20
 800184c:	001a      	movs	r2, r3
 800184e:	2100      	movs	r1, #0
 8001850:	f003 fa84 	bl	8004d5c <memset>
  if(timHandle->Instance==TIM1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a16      	ldr	r2, [pc, #88]	; (80018b4 <HAL_TIM_MspPostInit+0x78>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d125      	bne.n	80018aa <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <HAL_TIM_MspPostInit+0x7c>)
 8001860:	695a      	ldr	r2, [r3, #20]
 8001862:	4b15      	ldr	r3, [pc, #84]	; (80018b8 <HAL_TIM_MspPostInit+0x7c>)
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	0289      	lsls	r1, r1, #10
 8001868:	430a      	orrs	r2, r1
 800186a:	615a      	str	r2, [r3, #20]
 800186c:	4b12      	ldr	r3, [pc, #72]	; (80018b8 <HAL_TIM_MspPostInit+0x7c>)
 800186e:	695a      	ldr	r2, [r3, #20]
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	029b      	lsls	r3, r3, #10
 8001874:	4013      	ands	r3, r2
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800187a:	193b      	adds	r3, r7, r4
 800187c:	2280      	movs	r2, #128	; 0x80
 800187e:	0052      	lsls	r2, r2, #1
 8001880:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	0021      	movs	r1, r4
 8001884:	187b      	adds	r3, r7, r1
 8001886:	2202      	movs	r2, #2
 8001888:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	187b      	adds	r3, r7, r1
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	187b      	adds	r3, r7, r1
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001896:	187b      	adds	r3, r7, r1
 8001898:	2202      	movs	r2, #2
 800189a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	187a      	adds	r2, r7, r1
 800189e:	2390      	movs	r3, #144	; 0x90
 80018a0:	05db      	lsls	r3, r3, #23
 80018a2:	0011      	movs	r1, r2
 80018a4:	0018      	movs	r0, r3
 80018a6:	f000 fc15 	bl	80020d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b009      	add	sp, #36	; 0x24
 80018b0:	bd90      	pop	{r4, r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	40012c00 	.word	0x40012c00
 80018b8:	40021000 	.word	0x40021000

080018bc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018c0:	4b14      	ldr	r3, [pc, #80]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018c2:	4a15      	ldr	r2, [pc, #84]	; (8001918 <MX_USART2_UART_Init+0x5c>)
 80018c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018c8:	2296      	movs	r2, #150	; 0x96
 80018ca:	0212      	lsls	r2, r2, #8
 80018cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018e0:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <MX_USART2_UART_Init+0x58>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <MX_USART2_UART_Init+0x58>)
 8001900:	0018      	movs	r0, r3
 8001902:	f002 fe6b 	bl	80045dc <HAL_UART_Init>
 8001906:	1e03      	subs	r3, r0, #0
 8001908:	d001      	beq.n	800190e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800190a:	f7ff fdcd 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000118 	.word	0x20000118
 8001918:	40004400 	.word	0x40004400

0800191c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b08b      	sub	sp, #44	; 0x2c
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	2414      	movs	r4, #20
 8001926:	193b      	adds	r3, r7, r4
 8001928:	0018      	movs	r0, r3
 800192a:	2314      	movs	r3, #20
 800192c:	001a      	movs	r2, r3
 800192e:	2100      	movs	r1, #0
 8001930:	f003 fa14 	bl	8004d5c <memset>
  if(uartHandle->Instance==USART2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1c      	ldr	r2, [pc, #112]	; (80019ac <HAL_UART_MspInit+0x90>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d132      	bne.n	80019a4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800193e:	4b1c      	ldr	r3, [pc, #112]	; (80019b0 <HAL_UART_MspInit+0x94>)
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <HAL_UART_MspInit+0x94>)
 8001944:	2180      	movs	r1, #128	; 0x80
 8001946:	0289      	lsls	r1, r1, #10
 8001948:	430a      	orrs	r2, r1
 800194a:	61da      	str	r2, [r3, #28]
 800194c:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_UART_MspInit+0x94>)
 800194e:	69da      	ldr	r2, [r3, #28]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	029b      	lsls	r3, r3, #10
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_UART_MspInit+0x94>)
 800195c:	695a      	ldr	r2, [r3, #20]
 800195e:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <HAL_UART_MspInit+0x94>)
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	0289      	lsls	r1, r1, #10
 8001964:	430a      	orrs	r2, r1
 8001966:	615a      	str	r2, [r3, #20]
 8001968:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <HAL_UART_MspInit+0x94>)
 800196a:	695a      	ldr	r2, [r3, #20]
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	029b      	lsls	r3, r3, #10
 8001970:	4013      	ands	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001976:	0021      	movs	r1, r4
 8001978:	187b      	adds	r3, r7, r1
 800197a:	220c      	movs	r2, #12
 800197c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	187b      	adds	r3, r7, r1
 8001980:	2202      	movs	r2, #2
 8001982:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	187b      	adds	r3, r7, r1
 8001986:	2200      	movs	r2, #0
 8001988:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2200      	movs	r2, #0
 800198e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001990:	187b      	adds	r3, r7, r1
 8001992:	2201      	movs	r2, #1
 8001994:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001996:	187a      	adds	r2, r7, r1
 8001998:	2390      	movs	r3, #144	; 0x90
 800199a:	05db      	lsls	r3, r3, #23
 800199c:	0011      	movs	r1, r2
 800199e:	0018      	movs	r0, r3
 80019a0:	f000 fb98 	bl	80020d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019a4:	46c0      	nop			; (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b00b      	add	sp, #44	; 0x2c
 80019aa:	bd90      	pop	{r4, r7, pc}
 80019ac:	40004400 	.word	0x40004400
 80019b0:	40021000 	.word	0x40021000

080019b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019b4:	480d      	ldr	r0, [pc, #52]	; (80019ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b8:	480d      	ldr	r0, [pc, #52]	; (80019f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80019ba:	490e      	ldr	r1, [pc, #56]	; (80019f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019bc:	4a0e      	ldr	r2, [pc, #56]	; (80019f8 <LoopForever+0xe>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c0:	e002      	b.n	80019c8 <LoopCopyDataInit>

080019c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c6:	3304      	adds	r3, #4

080019c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019cc:	d3f9      	bcc.n	80019c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ce:	4a0b      	ldr	r2, [pc, #44]	; (80019fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80019d0:	4c0b      	ldr	r4, [pc, #44]	; (8001a00 <LoopForever+0x16>)
  movs r3, #0
 80019d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d4:	e001      	b.n	80019da <LoopFillZerobss>

080019d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d8:	3204      	adds	r2, #4

080019da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019dc:	d3fb      	bcc.n	80019d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80019de:	f7ff fe54 	bl	800168a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80019e2:	f003 f997 	bl	8004d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019e6:	f7ff fc69 	bl	80012bc <main>

080019ea <LoopForever>:

LoopForever:
    b LoopForever
 80019ea:	e7fe      	b.n	80019ea <LoopForever>
  ldr   r0, =_estack
 80019ec:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80019f8:	08004e88 	.word	0x08004e88
  ldr r2, =_sbss
 80019fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a00:	200001a0 	.word	0x200001a0

08001a04 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a04:	e7fe      	b.n	8001a04 <ADC1_COMP_IRQHandler>
	...

08001a08 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <HAL_Init+0x24>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_Init+0x24>)
 8001a12:	2110      	movs	r1, #16
 8001a14:	430a      	orrs	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f000 f809 	bl	8001a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a1e:	f7ff fdf9 	bl	8001614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	40022000 	.word	0x40022000

08001a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <HAL_InitTick+0x5c>)
 8001a3a:	681c      	ldr	r4, [r3, #0]
 8001a3c:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <HAL_InitTick+0x60>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	0019      	movs	r1, r3
 8001a42:	23fa      	movs	r3, #250	; 0xfa
 8001a44:	0098      	lsls	r0, r3, #2
 8001a46:	f7fe fb5f 	bl	8000108 <__udivsi3>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	0020      	movs	r0, r4
 8001a50:	f7fe fb5a 	bl	8000108 <__udivsi3>
 8001a54:	0003      	movs	r3, r0
 8001a56:	0018      	movs	r0, r3
 8001a58:	f000 fb2f 	bl	80020ba <HAL_SYSTICK_Config>
 8001a5c:	1e03      	subs	r3, r0, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e00f      	b.n	8001a84 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b03      	cmp	r3, #3
 8001a68:	d80b      	bhi.n	8001a82 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	425b      	negs	r3, r3
 8001a70:	2200      	movs	r2, #0
 8001a72:	0018      	movs	r0, r3
 8001a74:	f000 fb0c 	bl	8002090 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_InitTick+0x64>)
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e000      	b.n	8001a84 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
}
 8001a84:	0018      	movs	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	b003      	add	sp, #12
 8001a8a:	bd90      	pop	{r4, r7, pc}
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	20000008 	.word	0x20000008
 8001a94:	20000004 	.word	0x20000004

08001a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_IncTick+0x1c>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	001a      	movs	r2, r3
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <HAL_IncTick+0x20>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	18d2      	adds	r2, r2, r3
 8001aa8:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <HAL_IncTick+0x20>)
 8001aaa:	601a      	str	r2, [r3, #0]
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	46c0      	nop			; (mov r8, r8)
 8001ab4:	20000008 	.word	0x20000008
 8001ab8:	2000019c 	.word	0x2000019c

08001abc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac0:	4b02      	ldr	r3, [pc, #8]	; (8001acc <HAL_GetTick+0x10>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
}
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	46c0      	nop			; (mov r8, r8)
 8001acc:	2000019c 	.word	0x2000019c

08001ad0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad8:	230f      	movs	r3, #15
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	2200      	movs	r2, #0
 8001ade:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e125      	b.n	8001d3a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10a      	bne.n	8001b0c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2234      	movs	r2, #52	; 0x34
 8001b00:	2100      	movs	r1, #0
 8001b02:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	0018      	movs	r0, r3
 8001b08:	f7ff fafe 	bl	8001108 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b10:	2210      	movs	r2, #16
 8001b12:	4013      	ands	r3, r2
 8001b14:	d000      	beq.n	8001b18 <HAL_ADC_Init+0x48>
 8001b16:	e103      	b.n	8001d20 <HAL_ADC_Init+0x250>
 8001b18:	230f      	movs	r3, #15
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d000      	beq.n	8001b24 <HAL_ADC_Init+0x54>
 8001b22:	e0fd      	b.n	8001d20 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001b2e:	d000      	beq.n	8001b32 <HAL_ADC_Init+0x62>
 8001b30:	e0f6      	b.n	8001d20 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b36:	4a83      	ldr	r2, [pc, #524]	; (8001d44 <HAL_ADC_Init+0x274>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	2203      	movs	r2, #3
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d112      	bne.n	8001b76 <HAL_ADC_Init+0xa6>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2201      	movs	r2, #1
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d009      	beq.n	8001b72 <HAL_ADC_Init+0xa2>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	401a      	ands	r2, r3
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d101      	bne.n	8001b76 <HAL_ADC_Init+0xa6>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_ADC_Init+0xa8>
 8001b76:	2300      	movs	r3, #0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d116      	bne.n	8001baa <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2218      	movs	r2, #24
 8001b84:	4393      	bics	r3, r2
 8001b86:	0019      	movs	r1, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	0899      	lsrs	r1, r3, #2
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68da      	ldr	r2, [r3, #12]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4964      	ldr	r1, [pc, #400]	; (8001d48 <HAL_ADC_Init+0x278>)
 8001bb6:	400a      	ands	r2, r1
 8001bb8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7e1b      	ldrb	r3, [r3, #24]
 8001bbe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7e5b      	ldrb	r3, [r3, #25]
 8001bc4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bc6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	7e9b      	ldrb	r3, [r3, #26]
 8001bcc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001bce:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d002      	beq.n	8001bde <HAL_ADC_Init+0x10e>
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	015b      	lsls	r3, r3, #5
 8001bdc:	e000      	b.n	8001be0 <HAL_ADC_Init+0x110>
 8001bde:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001be0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001be6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d101      	bne.n	8001bf4 <HAL_ADC_Init+0x124>
 8001bf0:	2304      	movs	r3, #4
 8001bf2:	e000      	b.n	8001bf6 <HAL_ADC_Init+0x126>
 8001bf4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001bf6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2124      	movs	r1, #36	; 0x24
 8001bfc:	5c5b      	ldrb	r3, [r3, r1]
 8001bfe:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c00:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7edb      	ldrb	r3, [r3, #27]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d115      	bne.n	8001c3c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	7e9b      	ldrb	r3, [r3, #26]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d105      	bne.n	8001c24 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	2280      	movs	r2, #128	; 0x80
 8001c1c:	0252      	lsls	r2, r2, #9
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	e00b      	b.n	8001c3c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c28:	2220      	movs	r2, #32
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c34:	2201      	movs	r2, #1
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69da      	ldr	r2, [r3, #28]
 8001c40:	23c2      	movs	r3, #194	; 0xc2
 8001c42:	33ff      	adds	r3, #255	; 0xff
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d007      	beq.n	8001c58 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001c50:	4313      	orrs	r3, r2
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68d9      	ldr	r1, [r3, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	055b      	lsls	r3, r3, #21
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d01b      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d017      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d013      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	d00f      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d00b      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c98:	2b05      	cmp	r3, #5
 8001c9a:	d007      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	2b06      	cmp	r3, #6
 8001ca2:	d003      	beq.n	8001cac <HAL_ADC_Init+0x1dc>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca8:	2b07      	cmp	r3, #7
 8001caa:	d112      	bne.n	8001cd2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	695a      	ldr	r2, [r3, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2107      	movs	r1, #7
 8001cb8:	438a      	bics	r2, r1
 8001cba:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6959      	ldr	r1, [r3, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc6:	2207      	movs	r2, #7
 8001cc8:	401a      	ands	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	4a1c      	ldr	r2, [pc, #112]	; (8001d4c <HAL_ADC_Init+0x27c>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d10b      	bne.n	8001cfa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cec:	2203      	movs	r2, #3
 8001cee:	4393      	bics	r3, r2
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001cf8:	e01c      	b.n	8001d34 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cfe:	2212      	movs	r2, #18
 8001d00:	4393      	bics	r3, r2
 8001d02:	2210      	movs	r2, #16
 8001d04:	431a      	orrs	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d0e:	2201      	movs	r2, #1
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001d16:	230f      	movs	r3, #15
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001d1e:	e009      	b.n	8001d34 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d24:	2210      	movs	r2, #16
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001d2c:	230f      	movs	r3, #15
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d34:	230f      	movs	r3, #15
 8001d36:	18fb      	adds	r3, r7, r3
 8001d38:	781b      	ldrb	r3, [r3, #0]
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b004      	add	sp, #16
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	fffffefd 	.word	0xfffffefd
 8001d48:	fffe0219 	.word	0xfffe0219
 8001d4c:	833fffe7 	.word	0x833fffe7

08001d50 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d5a:	230f      	movs	r3, #15
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d6a:	2380      	movs	r3, #128	; 0x80
 8001d6c:	055b      	lsls	r3, r3, #21
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d011      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x46>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d00d      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x46>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d009      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x46>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d005      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x46>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d001      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x46>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2234      	movs	r2, #52	; 0x34
 8001d9a:	5c9b      	ldrb	r3, [r3, r2]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x54>
 8001da0:	2302      	movs	r3, #2
 8001da2:	e0d0      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x1f6>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2234      	movs	r2, #52	; 0x34
 8001da8:	2101      	movs	r1, #1
 8001daa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2204      	movs	r2, #4
 8001db4:	4013      	ands	r3, r2
 8001db6:	d000      	beq.n	8001dba <HAL_ADC_ConfigChannel+0x6a>
 8001db8:	e0b4      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	4a64      	ldr	r2, [pc, #400]	; (8001f50 <HAL_ADC_ConfigChannel+0x200>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d100      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x76>
 8001dc4:	e082      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	055b      	lsls	r3, r3, #21
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d037      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d033      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d02f      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	2b03      	cmp	r3, #3
 8001dfe:	d02b      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d027      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d023      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e14:	2b06      	cmp	r3, #6
 8001e16:	d01f      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1c:	2b07      	cmp	r3, #7
 8001e1e:	d01b      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	2107      	movs	r1, #7
 8001e2c:	400b      	ands	r3, r1
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d012      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	695a      	ldr	r2, [r3, #20]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2107      	movs	r1, #7
 8001e3e:	438a      	bics	r2, r1
 8001e40:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6959      	ldr	r1, [r3, #20]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	401a      	ands	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b10      	cmp	r3, #16
 8001e5e:	d007      	beq.n	8001e70 <HAL_ADC_ConfigChannel+0x120>
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b11      	cmp	r3, #17
 8001e66:	d003      	beq.n	8001e70 <HAL_ADC_ConfigChannel+0x120>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b12      	cmp	r3, #18
 8001e6e:	d163      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001e70:	4b38      	ldr	r3, [pc, #224]	; (8001f54 <HAL_ADC_ConfigChannel+0x204>)
 8001e72:	6819      	ldr	r1, [r3, #0]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b10      	cmp	r3, #16
 8001e7a:	d009      	beq.n	8001e90 <HAL_ADC_ConfigChannel+0x140>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b11      	cmp	r3, #17
 8001e82:	d102      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x13a>
 8001e84:	2380      	movs	r3, #128	; 0x80
 8001e86:	03db      	lsls	r3, r3, #15
 8001e88:	e004      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x144>
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	045b      	lsls	r3, r3, #17
 8001e8e:	e001      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x144>
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	041b      	lsls	r3, r3, #16
 8001e94:	4a2f      	ldr	r2, [pc, #188]	; (8001f54 <HAL_ADC_ConfigChannel+0x204>)
 8001e96:	430b      	orrs	r3, r1
 8001e98:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b10      	cmp	r3, #16
 8001ea0:	d14a      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ea2:	4b2d      	ldr	r3, [pc, #180]	; (8001f58 <HAL_ADC_ConfigChannel+0x208>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	492d      	ldr	r1, [pc, #180]	; (8001f5c <HAL_ADC_ConfigChannel+0x20c>)
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	f7fe f92d 	bl	8000108 <__udivsi3>
 8001eae:	0003      	movs	r3, r0
 8001eb0:	001a      	movs	r2, r3
 8001eb2:	0013      	movs	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	189b      	adds	r3, r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ebc:	e002      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f9      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x16e>
 8001eca:	e035      	b.n	8001f38 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	4099      	lsls	r1, r3
 8001eda:	000b      	movs	r3, r1
 8001edc:	43d9      	mvns	r1, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	400a      	ands	r2, r1
 8001ee4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2b10      	cmp	r3, #16
 8001eec:	d007      	beq.n	8001efe <HAL_ADC_ConfigChannel+0x1ae>
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2b11      	cmp	r3, #17
 8001ef4:	d003      	beq.n	8001efe <HAL_ADC_ConfigChannel+0x1ae>
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b12      	cmp	r3, #18
 8001efc:	d11c      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <HAL_ADC_ConfigChannel+0x204>)
 8001f00:	6819      	ldr	r1, [r3, #0]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2b10      	cmp	r3, #16
 8001f08:	d007      	beq.n	8001f1a <HAL_ADC_ConfigChannel+0x1ca>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b11      	cmp	r3, #17
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x1c6>
 8001f12:	4b13      	ldr	r3, [pc, #76]	; (8001f60 <HAL_ADC_ConfigChannel+0x210>)
 8001f14:	e002      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x1cc>
 8001f16:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <HAL_ADC_ConfigChannel+0x214>)
 8001f18:	e000      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x1cc>
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <HAL_ADC_ConfigChannel+0x218>)
 8001f1c:	4a0d      	ldr	r2, [pc, #52]	; (8001f54 <HAL_ADC_ConfigChannel+0x204>)
 8001f1e:	400b      	ands	r3, r1
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	e009      	b.n	8001f38 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f28:	2220      	movs	r2, #32
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001f30:	230f      	movs	r3, #15
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2234      	movs	r2, #52	; 0x34
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001f40:	230f      	movs	r3, #15
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	781b      	ldrb	r3, [r3, #0]
}
 8001f46:	0018      	movs	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b004      	add	sp, #16
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	00001001 	.word	0x00001001
 8001f54:	40012708 	.word	0x40012708
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	000f4240 	.word	0x000f4240
 8001f60:	ffbfffff 	.word	0xffbfffff
 8001f64:	feffffff 	.word	0xfeffffff
 8001f68:	ff7fffff 	.word	0xff7fffff

08001f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	0002      	movs	r2, r0
 8001f74:	6039      	str	r1, [r7, #0]
 8001f76:	1dfb      	adds	r3, r7, #7
 8001f78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001f7a:	1dfb      	adds	r3, r7, #7
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001f80:	d828      	bhi.n	8001fd4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f82:	4a2f      	ldr	r2, [pc, #188]	; (8002040 <__NVIC_SetPriority+0xd4>)
 8001f84:	1dfb      	adds	r3, r7, #7
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	b25b      	sxtb	r3, r3
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	33c0      	adds	r3, #192	; 0xc0
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	589b      	ldr	r3, [r3, r2]
 8001f92:	1dfa      	adds	r2, r7, #7
 8001f94:	7812      	ldrb	r2, [r2, #0]
 8001f96:	0011      	movs	r1, r2
 8001f98:	2203      	movs	r2, #3
 8001f9a:	400a      	ands	r2, r1
 8001f9c:	00d2      	lsls	r2, r2, #3
 8001f9e:	21ff      	movs	r1, #255	; 0xff
 8001fa0:	4091      	lsls	r1, r2
 8001fa2:	000a      	movs	r2, r1
 8001fa4:	43d2      	mvns	r2, r2
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	019b      	lsls	r3, r3, #6
 8001fae:	22ff      	movs	r2, #255	; 0xff
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	1dfb      	adds	r3, r7, #7
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	2303      	movs	r3, #3
 8001fba:	4003      	ands	r3, r0
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fc0:	481f      	ldr	r0, [pc, #124]	; (8002040 <__NVIC_SetPriority+0xd4>)
 8001fc2:	1dfb      	adds	r3, r7, #7
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	089b      	lsrs	r3, r3, #2
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	33c0      	adds	r3, #192	; 0xc0
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001fd2:	e031      	b.n	8002038 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fd4:	4a1b      	ldr	r2, [pc, #108]	; (8002044 <__NVIC_SetPriority+0xd8>)
 8001fd6:	1dfb      	adds	r3, r7, #7
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	0019      	movs	r1, r3
 8001fdc:	230f      	movs	r3, #15
 8001fde:	400b      	ands	r3, r1
 8001fe0:	3b08      	subs	r3, #8
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3306      	adds	r3, #6
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	18d3      	adds	r3, r2, r3
 8001fea:	3304      	adds	r3, #4
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	1dfa      	adds	r2, r7, #7
 8001ff0:	7812      	ldrb	r2, [r2, #0]
 8001ff2:	0011      	movs	r1, r2
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	400a      	ands	r2, r1
 8001ff8:	00d2      	lsls	r2, r2, #3
 8001ffa:	21ff      	movs	r1, #255	; 0xff
 8001ffc:	4091      	lsls	r1, r2
 8001ffe:	000a      	movs	r2, r1
 8002000:	43d2      	mvns	r2, r2
 8002002:	401a      	ands	r2, r3
 8002004:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	019b      	lsls	r3, r3, #6
 800200a:	22ff      	movs	r2, #255	; 0xff
 800200c:	401a      	ands	r2, r3
 800200e:	1dfb      	adds	r3, r7, #7
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	0018      	movs	r0, r3
 8002014:	2303      	movs	r3, #3
 8002016:	4003      	ands	r3, r0
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800201c:	4809      	ldr	r0, [pc, #36]	; (8002044 <__NVIC_SetPriority+0xd8>)
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	001c      	movs	r4, r3
 8002024:	230f      	movs	r3, #15
 8002026:	4023      	ands	r3, r4
 8002028:	3b08      	subs	r3, #8
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	430a      	orrs	r2, r1
 800202e:	3306      	adds	r3, #6
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	18c3      	adds	r3, r0, r3
 8002034:	3304      	adds	r3, #4
 8002036:	601a      	str	r2, [r3, #0]
}
 8002038:	46c0      	nop			; (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	b003      	add	sp, #12
 800203e:	bd90      	pop	{r4, r7, pc}
 8002040:	e000e100 	.word	0xe000e100
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	1e5a      	subs	r2, r3, #1
 8002054:	2380      	movs	r3, #128	; 0x80
 8002056:	045b      	lsls	r3, r3, #17
 8002058:	429a      	cmp	r2, r3
 800205a:	d301      	bcc.n	8002060 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800205c:	2301      	movs	r3, #1
 800205e:	e010      	b.n	8002082 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002060:	4b0a      	ldr	r3, [pc, #40]	; (800208c <SysTick_Config+0x44>)
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	3a01      	subs	r2, #1
 8002066:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002068:	2301      	movs	r3, #1
 800206a:	425b      	negs	r3, r3
 800206c:	2103      	movs	r1, #3
 800206e:	0018      	movs	r0, r3
 8002070:	f7ff ff7c 	bl	8001f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002074:	4b05      	ldr	r3, [pc, #20]	; (800208c <SysTick_Config+0x44>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800207a:	4b04      	ldr	r3, [pc, #16]	; (800208c <SysTick_Config+0x44>)
 800207c:	2207      	movs	r2, #7
 800207e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002080:	2300      	movs	r3, #0
}
 8002082:	0018      	movs	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	b002      	add	sp, #8
 8002088:	bd80      	pop	{r7, pc}
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	e000e010 	.word	0xe000e010

08002090 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	210f      	movs	r1, #15
 800209c:	187b      	adds	r3, r7, r1
 800209e:	1c02      	adds	r2, r0, #0
 80020a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	187b      	adds	r3, r7, r1
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	0011      	movs	r1, r2
 80020ac:	0018      	movs	r0, r3
 80020ae:	f7ff ff5d 	bl	8001f6c <__NVIC_SetPriority>
}
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b004      	add	sp, #16
 80020b8:	bd80      	pop	{r7, pc}

080020ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b082      	sub	sp, #8
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	0018      	movs	r0, r3
 80020c6:	f7ff ffbf 	bl	8002048 <SysTick_Config>
 80020ca:	0003      	movs	r3, r0
}
 80020cc:	0018      	movs	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	b002      	add	sp, #8
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020de:	2300      	movs	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e2:	e155      	b.n	8002390 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2101      	movs	r1, #1
 80020ea:	697a      	ldr	r2, [r7, #20]
 80020ec:	4091      	lsls	r1, r2
 80020ee:	000a      	movs	r2, r1
 80020f0:	4013      	ands	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d100      	bne.n	80020fc <HAL_GPIO_Init+0x28>
 80020fa:	e146      	b.n	800238a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	2203      	movs	r2, #3
 8002102:	4013      	ands	r3, r2
 8002104:	2b01      	cmp	r3, #1
 8002106:	d005      	beq.n	8002114 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2203      	movs	r2, #3
 800210e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002110:	2b02      	cmp	r3, #2
 8002112:	d130      	bne.n	8002176 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	2203      	movs	r2, #3
 8002120:	409a      	lsls	r2, r3
 8002122:	0013      	movs	r3, r2
 8002124:	43da      	mvns	r2, r3
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	409a      	lsls	r2, r3
 8002136:	0013      	movs	r3, r2
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4313      	orrs	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800214a:	2201      	movs	r2, #1
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	409a      	lsls	r2, r3
 8002150:	0013      	movs	r3, r2
 8002152:	43da      	mvns	r2, r3
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	2201      	movs	r2, #1
 8002162:	401a      	ands	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
 8002168:	0013      	movs	r3, r2
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	4313      	orrs	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2203      	movs	r2, #3
 800217c:	4013      	ands	r3, r2
 800217e:	2b03      	cmp	r3, #3
 8002180:	d017      	beq.n	80021b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	409a      	lsls	r2, r3
 8002190:	0013      	movs	r3, r2
 8002192:	43da      	mvns	r2, r3
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	4013      	ands	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	409a      	lsls	r2, r3
 80021a4:	0013      	movs	r3, r2
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2203      	movs	r2, #3
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d123      	bne.n	8002206 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	08da      	lsrs	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3208      	adds	r2, #8
 80021c6:	0092      	lsls	r2, r2, #2
 80021c8:	58d3      	ldr	r3, [r2, r3]
 80021ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2207      	movs	r2, #7
 80021d0:	4013      	ands	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	409a      	lsls	r2, r3
 80021d8:	0013      	movs	r3, r2
 80021da:	43da      	mvns	r2, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4013      	ands	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	2107      	movs	r1, #7
 80021ea:	400b      	ands	r3, r1
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	409a      	lsls	r2, r3
 80021f0:	0013      	movs	r3, r2
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	08da      	lsrs	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3208      	adds	r2, #8
 8002200:	0092      	lsls	r2, r2, #2
 8002202:	6939      	ldr	r1, [r7, #16]
 8002204:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	2203      	movs	r2, #3
 8002212:	409a      	lsls	r2, r3
 8002214:	0013      	movs	r3, r2
 8002216:	43da      	mvns	r2, r3
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2203      	movs	r2, #3
 8002224:	401a      	ands	r2, r3
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	23c0      	movs	r3, #192	; 0xc0
 8002240:	029b      	lsls	r3, r3, #10
 8002242:	4013      	ands	r3, r2
 8002244:	d100      	bne.n	8002248 <HAL_GPIO_Init+0x174>
 8002246:	e0a0      	b.n	800238a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002248:	4b57      	ldr	r3, [pc, #348]	; (80023a8 <HAL_GPIO_Init+0x2d4>)
 800224a:	699a      	ldr	r2, [r3, #24]
 800224c:	4b56      	ldr	r3, [pc, #344]	; (80023a8 <HAL_GPIO_Init+0x2d4>)
 800224e:	2101      	movs	r1, #1
 8002250:	430a      	orrs	r2, r1
 8002252:	619a      	str	r2, [r3, #24]
 8002254:	4b54      	ldr	r3, [pc, #336]	; (80023a8 <HAL_GPIO_Init+0x2d4>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	2201      	movs	r2, #1
 800225a:	4013      	ands	r3, r2
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002260:	4a52      	ldr	r2, [pc, #328]	; (80023ac <HAL_GPIO_Init+0x2d8>)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	089b      	lsrs	r3, r3, #2
 8002266:	3302      	adds	r3, #2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	589b      	ldr	r3, [r3, r2]
 800226c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2203      	movs	r2, #3
 8002272:	4013      	ands	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	220f      	movs	r2, #15
 8002278:	409a      	lsls	r2, r3
 800227a:	0013      	movs	r3, r2
 800227c:	43da      	mvns	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	2390      	movs	r3, #144	; 0x90
 8002288:	05db      	lsls	r3, r3, #23
 800228a:	429a      	cmp	r2, r3
 800228c:	d019      	beq.n	80022c2 <HAL_GPIO_Init+0x1ee>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a47      	ldr	r2, [pc, #284]	; (80023b0 <HAL_GPIO_Init+0x2dc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_GPIO_Init+0x1ea>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a46      	ldr	r2, [pc, #280]	; (80023b4 <HAL_GPIO_Init+0x2e0>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d00d      	beq.n	80022ba <HAL_GPIO_Init+0x1e6>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a45      	ldr	r2, [pc, #276]	; (80023b8 <HAL_GPIO_Init+0x2e4>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d007      	beq.n	80022b6 <HAL_GPIO_Init+0x1e2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a44      	ldr	r2, [pc, #272]	; (80023bc <HAL_GPIO_Init+0x2e8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d101      	bne.n	80022b2 <HAL_GPIO_Init+0x1de>
 80022ae:	2304      	movs	r3, #4
 80022b0:	e008      	b.n	80022c4 <HAL_GPIO_Init+0x1f0>
 80022b2:	2305      	movs	r3, #5
 80022b4:	e006      	b.n	80022c4 <HAL_GPIO_Init+0x1f0>
 80022b6:	2303      	movs	r3, #3
 80022b8:	e004      	b.n	80022c4 <HAL_GPIO_Init+0x1f0>
 80022ba:	2302      	movs	r3, #2
 80022bc:	e002      	b.n	80022c4 <HAL_GPIO_Init+0x1f0>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <HAL_GPIO_Init+0x1f0>
 80022c2:	2300      	movs	r3, #0
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	2103      	movs	r1, #3
 80022c8:	400a      	ands	r2, r1
 80022ca:	0092      	lsls	r2, r2, #2
 80022cc:	4093      	lsls	r3, r2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022d4:	4935      	ldr	r1, [pc, #212]	; (80023ac <HAL_GPIO_Init+0x2d8>)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	089b      	lsrs	r3, r3, #2
 80022da:	3302      	adds	r3, #2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e2:	4b37      	ldr	r3, [pc, #220]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	43da      	mvns	r2, r3
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	025b      	lsls	r3, r3, #9
 80022fa:	4013      	ands	r3, r2
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002306:	4b2e      	ldr	r3, [pc, #184]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800230c:	4b2c      	ldr	r3, [pc, #176]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	43da      	mvns	r2, r3
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	029b      	lsls	r3, r3, #10
 8002324:	4013      	ands	r3, r2
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4313      	orrs	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002330:	4b23      	ldr	r3, [pc, #140]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002336:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	43da      	mvns	r2, r3
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	035b      	lsls	r3, r3, #13
 800234e:	4013      	ands	r3, r2
 8002350:	d003      	beq.n	800235a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800235a:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002360:	4b17      	ldr	r3, [pc, #92]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	43da      	mvns	r2, r3
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	2380      	movs	r3, #128	; 0x80
 8002376:	039b      	lsls	r3, r3, #14
 8002378:	4013      	ands	r3, r2
 800237a:	d003      	beq.n	8002384 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002384:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_GPIO_Init+0x2ec>)
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	3301      	adds	r3, #1
 800238e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	40da      	lsrs	r2, r3
 8002398:	1e13      	subs	r3, r2, #0
 800239a:	d000      	beq.n	800239e <HAL_GPIO_Init+0x2ca>
 800239c:	e6a2      	b.n	80020e4 <HAL_GPIO_Init+0x10>
  } 
}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	46c0      	nop			; (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b006      	add	sp, #24
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40010000 	.word	0x40010000
 80023b0:	48000400 	.word	0x48000400
 80023b4:	48000800 	.word	0x48000800
 80023b8:	48000c00 	.word	0x48000c00
 80023bc:	48001000 	.word	0x48001000
 80023c0:	40010400 	.word	0x40010400

080023c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	0008      	movs	r0, r1
 80023ce:	0011      	movs	r1, r2
 80023d0:	1cbb      	adds	r3, r7, #2
 80023d2:	1c02      	adds	r2, r0, #0
 80023d4:	801a      	strh	r2, [r3, #0]
 80023d6:	1c7b      	adds	r3, r7, #1
 80023d8:	1c0a      	adds	r2, r1, #0
 80023da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023dc:	1c7b      	adds	r3, r7, #1
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d004      	beq.n	80023ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023e4:	1cbb      	adds	r3, r7, #2
 80023e6:	881a      	ldrh	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023ec:	e003      	b.n	80023f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023ee:	1cbb      	adds	r3, r7, #2
 80023f0:	881a      	ldrh	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b002      	add	sp, #8
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d102      	bne.n	8002414 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	f000 fb76 	bl	8002b00 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2201      	movs	r2, #1
 800241a:	4013      	ands	r3, r2
 800241c:	d100      	bne.n	8002420 <HAL_RCC_OscConfig+0x20>
 800241e:	e08e      	b.n	800253e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002420:	4bc5      	ldr	r3, [pc, #788]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	220c      	movs	r2, #12
 8002426:	4013      	ands	r3, r2
 8002428:	2b04      	cmp	r3, #4
 800242a:	d00e      	beq.n	800244a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800242c:	4bc2      	ldr	r3, [pc, #776]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	220c      	movs	r2, #12
 8002432:	4013      	ands	r3, r2
 8002434:	2b08      	cmp	r3, #8
 8002436:	d117      	bne.n	8002468 <HAL_RCC_OscConfig+0x68>
 8002438:	4bbf      	ldr	r3, [pc, #764]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	23c0      	movs	r3, #192	; 0xc0
 800243e:	025b      	lsls	r3, r3, #9
 8002440:	401a      	ands	r2, r3
 8002442:	2380      	movs	r3, #128	; 0x80
 8002444:	025b      	lsls	r3, r3, #9
 8002446:	429a      	cmp	r2, r3
 8002448:	d10e      	bne.n	8002468 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800244a:	4bbb      	ldr	r3, [pc, #748]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	2380      	movs	r3, #128	; 0x80
 8002450:	029b      	lsls	r3, r3, #10
 8002452:	4013      	ands	r3, r2
 8002454:	d100      	bne.n	8002458 <HAL_RCC_OscConfig+0x58>
 8002456:	e071      	b.n	800253c <HAL_RCC_OscConfig+0x13c>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d000      	beq.n	8002462 <HAL_RCC_OscConfig+0x62>
 8002460:	e06c      	b.n	800253c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	f000 fb4c 	bl	8002b00 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d107      	bne.n	8002480 <HAL_RCC_OscConfig+0x80>
 8002470:	4bb1      	ldr	r3, [pc, #708]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4bb0      	ldr	r3, [pc, #704]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002476:	2180      	movs	r1, #128	; 0x80
 8002478:	0249      	lsls	r1, r1, #9
 800247a:	430a      	orrs	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	e02f      	b.n	80024e0 <HAL_RCC_OscConfig+0xe0>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d10c      	bne.n	80024a2 <HAL_RCC_OscConfig+0xa2>
 8002488:	4bab      	ldr	r3, [pc, #684]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4baa      	ldr	r3, [pc, #680]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800248e:	49ab      	ldr	r1, [pc, #684]	; (800273c <HAL_RCC_OscConfig+0x33c>)
 8002490:	400a      	ands	r2, r1
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	4ba8      	ldr	r3, [pc, #672]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4ba7      	ldr	r3, [pc, #668]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800249a:	49a9      	ldr	r1, [pc, #676]	; (8002740 <HAL_RCC_OscConfig+0x340>)
 800249c:	400a      	ands	r2, r1
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	e01e      	b.n	80024e0 <HAL_RCC_OscConfig+0xe0>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b05      	cmp	r3, #5
 80024a8:	d10e      	bne.n	80024c8 <HAL_RCC_OscConfig+0xc8>
 80024aa:	4ba3      	ldr	r3, [pc, #652]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	4ba2      	ldr	r3, [pc, #648]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	02c9      	lsls	r1, r1, #11
 80024b4:	430a      	orrs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	4b9f      	ldr	r3, [pc, #636]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4b9e      	ldr	r3, [pc, #632]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024be:	2180      	movs	r1, #128	; 0x80
 80024c0:	0249      	lsls	r1, r1, #9
 80024c2:	430a      	orrs	r2, r1
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	e00b      	b.n	80024e0 <HAL_RCC_OscConfig+0xe0>
 80024c8:	4b9b      	ldr	r3, [pc, #620]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4b9a      	ldr	r3, [pc, #616]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024ce:	499b      	ldr	r1, [pc, #620]	; (800273c <HAL_RCC_OscConfig+0x33c>)
 80024d0:	400a      	ands	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	4b98      	ldr	r3, [pc, #608]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4b97      	ldr	r3, [pc, #604]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80024da:	4999      	ldr	r1, [pc, #612]	; (8002740 <HAL_RCC_OscConfig+0x340>)
 80024dc:	400a      	ands	r2, r1
 80024de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d014      	beq.n	8002512 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e8:	f7ff fae8 	bl	8001abc <HAL_GetTick>
 80024ec:	0003      	movs	r3, r0
 80024ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024f2:	f7ff fae3 	bl	8001abc <HAL_GetTick>
 80024f6:	0002      	movs	r2, r0
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b64      	cmp	r3, #100	; 0x64
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e2fd      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002504:	4b8c      	ldr	r3, [pc, #560]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	029b      	lsls	r3, r3, #10
 800250c:	4013      	ands	r3, r2
 800250e:	d0f0      	beq.n	80024f2 <HAL_RCC_OscConfig+0xf2>
 8002510:	e015      	b.n	800253e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002512:	f7ff fad3 	bl	8001abc <HAL_GetTick>
 8002516:	0003      	movs	r3, r0
 8002518:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800251c:	f7ff face 	bl	8001abc <HAL_GetTick>
 8002520:	0002      	movs	r2, r0
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	; 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e2e8      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	4b82      	ldr	r3, [pc, #520]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	2380      	movs	r3, #128	; 0x80
 8002534:	029b      	lsls	r3, r3, #10
 8002536:	4013      	ands	r3, r2
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x11c>
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2202      	movs	r2, #2
 8002544:	4013      	ands	r3, r2
 8002546:	d100      	bne.n	800254a <HAL_RCC_OscConfig+0x14a>
 8002548:	e06c      	b.n	8002624 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800254a:	4b7b      	ldr	r3, [pc, #492]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	220c      	movs	r2, #12
 8002550:	4013      	ands	r3, r2
 8002552:	d00e      	beq.n	8002572 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002554:	4b78      	ldr	r3, [pc, #480]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	220c      	movs	r2, #12
 800255a:	4013      	ands	r3, r2
 800255c:	2b08      	cmp	r3, #8
 800255e:	d11f      	bne.n	80025a0 <HAL_RCC_OscConfig+0x1a0>
 8002560:	4b75      	ldr	r3, [pc, #468]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	23c0      	movs	r3, #192	; 0xc0
 8002566:	025b      	lsls	r3, r3, #9
 8002568:	401a      	ands	r2, r3
 800256a:	2380      	movs	r3, #128	; 0x80
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	429a      	cmp	r2, r3
 8002570:	d116      	bne.n	80025a0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	4b71      	ldr	r3, [pc, #452]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2202      	movs	r2, #2
 8002578:	4013      	ands	r3, r2
 800257a:	d005      	beq.n	8002588 <HAL_RCC_OscConfig+0x188>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d001      	beq.n	8002588 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e2bb      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002588:	4b6b      	ldr	r3, [pc, #428]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	22f8      	movs	r2, #248	; 0xf8
 800258e:	4393      	bics	r3, r2
 8002590:	0019      	movs	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	00da      	lsls	r2, r3, #3
 8002598:	4b67      	ldr	r3, [pc, #412]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800259a:	430a      	orrs	r2, r1
 800259c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259e:	e041      	b.n	8002624 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d024      	beq.n	80025f2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a8:	4b63      	ldr	r3, [pc, #396]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b62      	ldr	r3, [pc, #392]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025ae:	2101      	movs	r1, #1
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7ff fa82 	bl	8001abc <HAL_GetTick>
 80025b8:	0003      	movs	r3, r0
 80025ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025be:	f7ff fa7d 	bl	8001abc <HAL_GetTick>
 80025c2:	0002      	movs	r2, r0
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e297      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d0:	4b59      	ldr	r3, [pc, #356]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2202      	movs	r2, #2
 80025d6:	4013      	ands	r3, r2
 80025d8:	d0f1      	beq.n	80025be <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025da:	4b57      	ldr	r3, [pc, #348]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	22f8      	movs	r2, #248	; 0xf8
 80025e0:	4393      	bics	r3, r2
 80025e2:	0019      	movs	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	00da      	lsls	r2, r3, #3
 80025ea:	4b53      	ldr	r3, [pc, #332]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025ec:	430a      	orrs	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	e018      	b.n	8002624 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025f2:	4b51      	ldr	r3, [pc, #324]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4b50      	ldr	r3, [pc, #320]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80025f8:	2101      	movs	r1, #1
 80025fa:	438a      	bics	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fe:	f7ff fa5d 	bl	8001abc <HAL_GetTick>
 8002602:	0003      	movs	r3, r0
 8002604:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002608:	f7ff fa58 	bl	8001abc <HAL_GetTick>
 800260c:	0002      	movs	r2, r0
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e272      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800261a:	4b47      	ldr	r3, [pc, #284]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2202      	movs	r2, #2
 8002620:	4013      	ands	r3, r2
 8002622:	d1f1      	bne.n	8002608 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2208      	movs	r2, #8
 800262a:	4013      	ands	r3, r2
 800262c:	d036      	beq.n	800269c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d019      	beq.n	800266a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002636:	4b40      	ldr	r3, [pc, #256]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002638:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800263a:	4b3f      	ldr	r3, [pc, #252]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800263c:	2101      	movs	r1, #1
 800263e:	430a      	orrs	r2, r1
 8002640:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7ff fa3b 	bl	8001abc <HAL_GetTick>
 8002646:	0003      	movs	r3, r0
 8002648:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264c:	f7ff fa36 	bl	8001abc <HAL_GetTick>
 8002650:	0002      	movs	r2, r0
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e250      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800265e:	4b36      	ldr	r3, [pc, #216]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002662:	2202      	movs	r2, #2
 8002664:	4013      	ands	r3, r2
 8002666:	d0f1      	beq.n	800264c <HAL_RCC_OscConfig+0x24c>
 8002668:	e018      	b.n	800269c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800266a:	4b33      	ldr	r3, [pc, #204]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800266c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800266e:	4b32      	ldr	r3, [pc, #200]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002670:	2101      	movs	r1, #1
 8002672:	438a      	bics	r2, r1
 8002674:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002676:	f7ff fa21 	bl	8001abc <HAL_GetTick>
 800267a:	0003      	movs	r3, r0
 800267c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002680:	f7ff fa1c 	bl	8001abc <HAL_GetTick>
 8002684:	0002      	movs	r2, r0
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e236      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002692:	4b29      	ldr	r3, [pc, #164]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	2202      	movs	r2, #2
 8002698:	4013      	ands	r3, r2
 800269a:	d1f1      	bne.n	8002680 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2204      	movs	r2, #4
 80026a2:	4013      	ands	r3, r2
 80026a4:	d100      	bne.n	80026a8 <HAL_RCC_OscConfig+0x2a8>
 80026a6:	e0b5      	b.n	8002814 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a8:	201f      	movs	r0, #31
 80026aa:	183b      	adds	r3, r7, r0
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026b0:	4b21      	ldr	r3, [pc, #132]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80026b2:	69da      	ldr	r2, [r3, #28]
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	055b      	lsls	r3, r3, #21
 80026b8:	4013      	ands	r3, r2
 80026ba:	d110      	bne.n	80026de <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026bc:	4b1e      	ldr	r3, [pc, #120]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80026be:	69da      	ldr	r2, [r3, #28]
 80026c0:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80026c2:	2180      	movs	r1, #128	; 0x80
 80026c4:	0549      	lsls	r1, r1, #21
 80026c6:	430a      	orrs	r2, r1
 80026c8:	61da      	str	r2, [r3, #28]
 80026ca:	4b1b      	ldr	r3, [pc, #108]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 80026cc:	69da      	ldr	r2, [r3, #28]
 80026ce:	2380      	movs	r3, #128	; 0x80
 80026d0:	055b      	lsls	r3, r3, #21
 80026d2:	4013      	ands	r3, r2
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026d8:	183b      	adds	r3, r7, r0
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026de:	4b19      	ldr	r3, [pc, #100]	; (8002744 <HAL_RCC_OscConfig+0x344>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	4013      	ands	r3, r2
 80026e8:	d11a      	bne.n	8002720 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ea:	4b16      	ldr	r3, [pc, #88]	; (8002744 <HAL_RCC_OscConfig+0x344>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	4b15      	ldr	r3, [pc, #84]	; (8002744 <HAL_RCC_OscConfig+0x344>)
 80026f0:	2180      	movs	r1, #128	; 0x80
 80026f2:	0049      	lsls	r1, r1, #1
 80026f4:	430a      	orrs	r2, r1
 80026f6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f8:	f7ff f9e0 	bl	8001abc <HAL_GetTick>
 80026fc:	0003      	movs	r3, r0
 80026fe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002702:	f7ff f9db 	bl	8001abc <HAL_GetTick>
 8002706:	0002      	movs	r2, r0
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b64      	cmp	r3, #100	; 0x64
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e1f5      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002714:	4b0b      	ldr	r3, [pc, #44]	; (8002744 <HAL_RCC_OscConfig+0x344>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4013      	ands	r3, r2
 800271e:	d0f0      	beq.n	8002702 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d10f      	bne.n	8002748 <HAL_RCC_OscConfig+0x348>
 8002728:	4b03      	ldr	r3, [pc, #12]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800272a:	6a1a      	ldr	r2, [r3, #32]
 800272c:	4b02      	ldr	r3, [pc, #8]	; (8002738 <HAL_RCC_OscConfig+0x338>)
 800272e:	2101      	movs	r1, #1
 8002730:	430a      	orrs	r2, r1
 8002732:	621a      	str	r2, [r3, #32]
 8002734:	e036      	b.n	80027a4 <HAL_RCC_OscConfig+0x3a4>
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	40021000 	.word	0x40021000
 800273c:	fffeffff 	.word	0xfffeffff
 8002740:	fffbffff 	.word	0xfffbffff
 8002744:	40007000 	.word	0x40007000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10c      	bne.n	800276a <HAL_RCC_OscConfig+0x36a>
 8002750:	4bca      	ldr	r3, [pc, #808]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002752:	6a1a      	ldr	r2, [r3, #32]
 8002754:	4bc9      	ldr	r3, [pc, #804]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002756:	2101      	movs	r1, #1
 8002758:	438a      	bics	r2, r1
 800275a:	621a      	str	r2, [r3, #32]
 800275c:	4bc7      	ldr	r3, [pc, #796]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800275e:	6a1a      	ldr	r2, [r3, #32]
 8002760:	4bc6      	ldr	r3, [pc, #792]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002762:	2104      	movs	r1, #4
 8002764:	438a      	bics	r2, r1
 8002766:	621a      	str	r2, [r3, #32]
 8002768:	e01c      	b.n	80027a4 <HAL_RCC_OscConfig+0x3a4>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b05      	cmp	r3, #5
 8002770:	d10c      	bne.n	800278c <HAL_RCC_OscConfig+0x38c>
 8002772:	4bc2      	ldr	r3, [pc, #776]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002774:	6a1a      	ldr	r2, [r3, #32]
 8002776:	4bc1      	ldr	r3, [pc, #772]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002778:	2104      	movs	r1, #4
 800277a:	430a      	orrs	r2, r1
 800277c:	621a      	str	r2, [r3, #32]
 800277e:	4bbf      	ldr	r3, [pc, #764]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002780:	6a1a      	ldr	r2, [r3, #32]
 8002782:	4bbe      	ldr	r3, [pc, #760]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002784:	2101      	movs	r1, #1
 8002786:	430a      	orrs	r2, r1
 8002788:	621a      	str	r2, [r3, #32]
 800278a:	e00b      	b.n	80027a4 <HAL_RCC_OscConfig+0x3a4>
 800278c:	4bbb      	ldr	r3, [pc, #748]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800278e:	6a1a      	ldr	r2, [r3, #32]
 8002790:	4bba      	ldr	r3, [pc, #744]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002792:	2101      	movs	r1, #1
 8002794:	438a      	bics	r2, r1
 8002796:	621a      	str	r2, [r3, #32]
 8002798:	4bb8      	ldr	r3, [pc, #736]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800279a:	6a1a      	ldr	r2, [r3, #32]
 800279c:	4bb7      	ldr	r3, [pc, #732]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800279e:	2104      	movs	r1, #4
 80027a0:	438a      	bics	r2, r1
 80027a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d014      	beq.n	80027d6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ac:	f7ff f986 	bl	8001abc <HAL_GetTick>
 80027b0:	0003      	movs	r3, r0
 80027b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b4:	e009      	b.n	80027ca <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027b6:	f7ff f981 	bl	8001abc <HAL_GetTick>
 80027ba:	0002      	movs	r2, r0
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	4aaf      	ldr	r2, [pc, #700]	; (8002a80 <HAL_RCC_OscConfig+0x680>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e19a      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ca:	4bac      	ldr	r3, [pc, #688]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	2202      	movs	r2, #2
 80027d0:	4013      	ands	r3, r2
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x3b6>
 80027d4:	e013      	b.n	80027fe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d6:	f7ff f971 	bl	8001abc <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027de:	e009      	b.n	80027f4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027e0:	f7ff f96c 	bl	8001abc <HAL_GetTick>
 80027e4:	0002      	movs	r2, r0
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	4aa5      	ldr	r2, [pc, #660]	; (8002a80 <HAL_RCC_OscConfig+0x680>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e185      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	4ba1      	ldr	r3, [pc, #644]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	2202      	movs	r2, #2
 80027fa:	4013      	ands	r3, r2
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027fe:	231f      	movs	r3, #31
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d105      	bne.n	8002814 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002808:	4b9c      	ldr	r3, [pc, #624]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800280a:	69da      	ldr	r2, [r3, #28]
 800280c:	4b9b      	ldr	r3, [pc, #620]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800280e:	499d      	ldr	r1, [pc, #628]	; (8002a84 <HAL_RCC_OscConfig+0x684>)
 8002810:	400a      	ands	r2, r1
 8002812:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2210      	movs	r2, #16
 800281a:	4013      	ands	r3, r2
 800281c:	d063      	beq.n	80028e6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d12a      	bne.n	800287c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002826:	4b95      	ldr	r3, [pc, #596]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800282a:	4b94      	ldr	r3, [pc, #592]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800282c:	2104      	movs	r1, #4
 800282e:	430a      	orrs	r2, r1
 8002830:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002832:	4b92      	ldr	r3, [pc, #584]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002836:	4b91      	ldr	r3, [pc, #580]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002838:	2101      	movs	r1, #1
 800283a:	430a      	orrs	r2, r1
 800283c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283e:	f7ff f93d 	bl	8001abc <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002848:	f7ff f938 	bl	8001abc <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e152      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800285a:	4b88      	ldr	r3, [pc, #544]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800285c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285e:	2202      	movs	r2, #2
 8002860:	4013      	ands	r3, r2
 8002862:	d0f1      	beq.n	8002848 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002864:	4b85      	ldr	r3, [pc, #532]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002868:	22f8      	movs	r2, #248	; 0xf8
 800286a:	4393      	bics	r3, r2
 800286c:	0019      	movs	r1, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	00da      	lsls	r2, r3, #3
 8002874:	4b81      	ldr	r3, [pc, #516]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002876:	430a      	orrs	r2, r1
 8002878:	635a      	str	r2, [r3, #52]	; 0x34
 800287a:	e034      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	3305      	adds	r3, #5
 8002882:	d111      	bne.n	80028a8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002884:	4b7d      	ldr	r3, [pc, #500]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002888:	4b7c      	ldr	r3, [pc, #496]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800288a:	2104      	movs	r1, #4
 800288c:	438a      	bics	r2, r1
 800288e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002890:	4b7a      	ldr	r3, [pc, #488]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002894:	22f8      	movs	r2, #248	; 0xf8
 8002896:	4393      	bics	r3, r2
 8002898:	0019      	movs	r1, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	00da      	lsls	r2, r3, #3
 80028a0:	4b76      	ldr	r3, [pc, #472]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028a2:	430a      	orrs	r2, r1
 80028a4:	635a      	str	r2, [r3, #52]	; 0x34
 80028a6:	e01e      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028a8:	4b74      	ldr	r3, [pc, #464]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028ac:	4b73      	ldr	r3, [pc, #460]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028ae:	2104      	movs	r1, #4
 80028b0:	430a      	orrs	r2, r1
 80028b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028b4:	4b71      	ldr	r3, [pc, #452]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028b8:	4b70      	ldr	r3, [pc, #448]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028ba:	2101      	movs	r1, #1
 80028bc:	438a      	bics	r2, r1
 80028be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c0:	f7ff f8fc 	bl	8001abc <HAL_GetTick>
 80028c4:	0003      	movs	r3, r0
 80028c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028ca:	f7ff f8f7 	bl	8001abc <HAL_GetTick>
 80028ce:	0002      	movs	r2, r0
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e111      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028dc:	4b67      	ldr	r3, [pc, #412]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028e0:	2202      	movs	r2, #2
 80028e2:	4013      	ands	r3, r2
 80028e4:	d1f1      	bne.n	80028ca <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2220      	movs	r2, #32
 80028ec:	4013      	ands	r3, r2
 80028ee:	d05c      	beq.n	80029aa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80028f0:	4b62      	ldr	r3, [pc, #392]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	220c      	movs	r2, #12
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b0c      	cmp	r3, #12
 80028fa:	d00e      	beq.n	800291a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80028fc:	4b5f      	ldr	r3, [pc, #380]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	220c      	movs	r2, #12
 8002902:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002904:	2b08      	cmp	r3, #8
 8002906:	d114      	bne.n	8002932 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002908:	4b5c      	ldr	r3, [pc, #368]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	23c0      	movs	r3, #192	; 0xc0
 800290e:	025b      	lsls	r3, r3, #9
 8002910:	401a      	ands	r2, r3
 8002912:	23c0      	movs	r3, #192	; 0xc0
 8002914:	025b      	lsls	r3, r3, #9
 8002916:	429a      	cmp	r2, r3
 8002918:	d10b      	bne.n	8002932 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800291a:	4b58      	ldr	r3, [pc, #352]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800291c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800291e:	2380      	movs	r3, #128	; 0x80
 8002920:	025b      	lsls	r3, r3, #9
 8002922:	4013      	ands	r3, r2
 8002924:	d040      	beq.n	80029a8 <HAL_RCC_OscConfig+0x5a8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a1b      	ldr	r3, [r3, #32]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d03c      	beq.n	80029a8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e0e6      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d01b      	beq.n	8002972 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800293a:	4b50      	ldr	r3, [pc, #320]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800293c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800293e:	4b4f      	ldr	r3, [pc, #316]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002940:	2180      	movs	r1, #128	; 0x80
 8002942:	0249      	lsls	r1, r1, #9
 8002944:	430a      	orrs	r2, r1
 8002946:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7ff f8b8 	bl	8001abc <HAL_GetTick>
 800294c:	0003      	movs	r3, r0
 800294e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002952:	f7ff f8b3 	bl	8001abc <HAL_GetTick>
 8002956:	0002      	movs	r2, r0
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e0cd      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002964:	4b45      	ldr	r3, [pc, #276]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002966:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	025b      	lsls	r3, r3, #9
 800296c:	4013      	ands	r3, r2
 800296e:	d0f0      	beq.n	8002952 <HAL_RCC_OscConfig+0x552>
 8002970:	e01b      	b.n	80029aa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002972:	4b42      	ldr	r3, [pc, #264]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002976:	4b41      	ldr	r3, [pc, #260]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002978:	4943      	ldr	r1, [pc, #268]	; (8002a88 <HAL_RCC_OscConfig+0x688>)
 800297a:	400a      	ands	r2, r1
 800297c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297e:	f7ff f89d 	bl	8001abc <HAL_GetTick>
 8002982:	0003      	movs	r3, r0
 8002984:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002988:	f7ff f898 	bl	8001abc <HAL_GetTick>
 800298c:	0002      	movs	r2, r0
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e0b2      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800299a:	4b38      	ldr	r3, [pc, #224]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 800299c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	025b      	lsls	r3, r3, #9
 80029a2:	4013      	ands	r3, r2
 80029a4:	d1f0      	bne.n	8002988 <HAL_RCC_OscConfig+0x588>
 80029a6:	e000      	b.n	80029aa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029a8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d100      	bne.n	80029b4 <HAL_RCC_OscConfig+0x5b4>
 80029b2:	e0a4      	b.n	8002afe <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b4:	4b31      	ldr	r3, [pc, #196]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	220c      	movs	r2, #12
 80029ba:	4013      	ands	r3, r2
 80029bc:	2b08      	cmp	r3, #8
 80029be:	d100      	bne.n	80029c2 <HAL_RCC_OscConfig+0x5c2>
 80029c0:	e078      	b.n	8002ab4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d14c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b2c      	ldr	r3, [pc, #176]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4b2b      	ldr	r3, [pc, #172]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80029d0:	492e      	ldr	r1, [pc, #184]	; (8002a8c <HAL_RCC_OscConfig+0x68c>)
 80029d2:	400a      	ands	r2, r1
 80029d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d6:	f7ff f871 	bl	8001abc <HAL_GetTick>
 80029da:	0003      	movs	r3, r0
 80029dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e0:	f7ff f86c 	bl	8001abc <HAL_GetTick>
 80029e4:	0002      	movs	r2, r0
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e086      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f2:	4b22      	ldr	r3, [pc, #136]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	049b      	lsls	r3, r3, #18
 80029fa:	4013      	ands	r3, r2
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029fe:	4b1f      	ldr	r3, [pc, #124]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a02:	220f      	movs	r2, #15
 8002a04:	4393      	bics	r3, r2
 8002a06:	0019      	movs	r1, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a12:	4b1a      	ldr	r3, [pc, #104]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4a1e      	ldr	r2, [pc, #120]	; (8002a90 <HAL_RCC_OscConfig+0x690>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	431a      	orrs	r2, r3
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a2c:	4b13      	ldr	r3, [pc, #76]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a32:	2180      	movs	r1, #128	; 0x80
 8002a34:	0449      	lsls	r1, r1, #17
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3a:	f7ff f83f 	bl	8001abc <HAL_GetTick>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a44:	f7ff f83a 	bl	8001abc <HAL_GetTick>
 8002a48:	0002      	movs	r2, r0
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e054      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a56:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	049b      	lsls	r3, r3, #18
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x644>
 8002a62:	e04c      	b.n	8002afe <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a64:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <HAL_RCC_OscConfig+0x67c>)
 8002a6a:	4908      	ldr	r1, [pc, #32]	; (8002a8c <HAL_RCC_OscConfig+0x68c>)
 8002a6c:	400a      	ands	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7ff f824 	bl	8001abc <HAL_GetTick>
 8002a74:	0003      	movs	r3, r0
 8002a76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a78:	e015      	b.n	8002aa6 <HAL_RCC_OscConfig+0x6a6>
 8002a7a:	46c0      	nop			; (mov r8, r8)
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	00001388 	.word	0x00001388
 8002a84:	efffffff 	.word	0xefffffff
 8002a88:	fffeffff 	.word	0xfffeffff
 8002a8c:	feffffff 	.word	0xfeffffff
 8002a90:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a94:	f7ff f812 	bl	8001abc <HAL_GetTick>
 8002a98:	0002      	movs	r2, r0
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e02c      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa6:	4b18      	ldr	r3, [pc, #96]	; (8002b08 <HAL_RCC_OscConfig+0x708>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	049b      	lsls	r3, r3, #18
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d1f0      	bne.n	8002a94 <HAL_RCC_OscConfig+0x694>
 8002ab2:	e024      	b.n	8002afe <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e01f      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002ac0:	4b11      	ldr	r3, [pc, #68]	; (8002b08 <HAL_RCC_OscConfig+0x708>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002ac6:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <HAL_RCC_OscConfig+0x708>)
 8002ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aca:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	23c0      	movs	r3, #192	; 0xc0
 8002ad0:	025b      	lsls	r3, r3, #9
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d10e      	bne.n	8002afa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	220f      	movs	r2, #15
 8002ae0:	401a      	ands	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d107      	bne.n	8002afa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	23f0      	movs	r3, #240	; 0xf0
 8002aee:	039b      	lsls	r3, r3, #14
 8002af0:	401a      	ands	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d001      	beq.n	8002afe <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	0018      	movs	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b008      	add	sp, #32
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000

08002b0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0bf      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b61      	ldr	r3, [pc, #388]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2201      	movs	r2, #1
 8002b26:	4013      	ands	r3, r2
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d911      	bls.n	8002b52 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b5e      	ldr	r3, [pc, #376]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2201      	movs	r2, #1
 8002b34:	4393      	bics	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	4b5b      	ldr	r3, [pc, #364]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b40:	4b59      	ldr	r3, [pc, #356]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2201      	movs	r2, #1
 8002b46:	4013      	ands	r3, r2
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e0a6      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2202      	movs	r2, #2
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d015      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2204      	movs	r2, #4
 8002b62:	4013      	ands	r3, r2
 8002b64:	d006      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b66:	4b51      	ldr	r3, [pc, #324]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4b50      	ldr	r3, [pc, #320]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002b6c:	21e0      	movs	r1, #224	; 0xe0
 8002b6e:	00c9      	lsls	r1, r1, #3
 8002b70:	430a      	orrs	r2, r1
 8002b72:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b74:	4b4d      	ldr	r3, [pc, #308]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	22f0      	movs	r2, #240	; 0xf0
 8002b7a:	4393      	bics	r3, r2
 8002b7c:	0019      	movs	r1, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	4b4a      	ldr	r3, [pc, #296]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002b84:	430a      	orrs	r2, r1
 8002b86:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d04c      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d107      	bne.n	8002baa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9a:	4b44      	ldr	r3, [pc, #272]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	029b      	lsls	r3, r3, #10
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d120      	bne.n	8002be8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e07a      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bb2:	4b3e      	ldr	r3, [pc, #248]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	2380      	movs	r3, #128	; 0x80
 8002bb8:	049b      	lsls	r3, r3, #18
 8002bba:	4013      	ands	r3, r2
 8002bbc:	d114      	bne.n	8002be8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e06e      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002bca:	4b38      	ldr	r3, [pc, #224]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bce:	2380      	movs	r3, #128	; 0x80
 8002bd0:	025b      	lsls	r3, r3, #9
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d108      	bne.n	8002be8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e062      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	4b34      	ldr	r3, [pc, #208]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2202      	movs	r2, #2
 8002be0:	4013      	ands	r3, r2
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e05b      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be8:	4b30      	ldr	r3, [pc, #192]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2203      	movs	r2, #3
 8002bee:	4393      	bics	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	4b2d      	ldr	r3, [pc, #180]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bfc:	f7fe ff5e 	bl	8001abc <HAL_GetTick>
 8002c00:	0003      	movs	r3, r0
 8002c02:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c04:	e009      	b.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c06:	f7fe ff59 	bl	8001abc <HAL_GetTick>
 8002c0a:	0002      	movs	r2, r0
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	4a27      	ldr	r2, [pc, #156]	; (8002cb0 <HAL_RCC_ClockConfig+0x1a4>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e042      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b24      	ldr	r3, [pc, #144]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	220c      	movs	r2, #12
 8002c20:	401a      	ands	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1ec      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2201      	movs	r2, #1
 8002c32:	4013      	ands	r3, r2
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d211      	bcs.n	8002c5e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	4393      	bics	r3, r2
 8002c42:	0019      	movs	r1, r3
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4c:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <HAL_RCC_ClockConfig+0x19c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2201      	movs	r2, #1
 8002c52:	4013      	ands	r3, r2
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d001      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e020      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2204      	movs	r2, #4
 8002c64:	4013      	ands	r3, r2
 8002c66:	d009      	beq.n	8002c7c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c68:	4b10      	ldr	r3, [pc, #64]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	4a11      	ldr	r2, [pc, #68]	; (8002cb4 <HAL_RCC_ClockConfig+0x1a8>)
 8002c6e:	4013      	ands	r3, r2
 8002c70:	0019      	movs	r1, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	4b0d      	ldr	r3, [pc, #52]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c7c:	f000 f820 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 8002c80:	0001      	movs	r1, r0
 8002c82:	4b0a      	ldr	r3, [pc, #40]	; (8002cac <HAL_RCC_ClockConfig+0x1a0>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	091b      	lsrs	r3, r3, #4
 8002c88:	220f      	movs	r2, #15
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ac>)
 8002c8e:	5cd3      	ldrb	r3, [r2, r3]
 8002c90:	000a      	movs	r2, r1
 8002c92:	40da      	lsrs	r2, r3
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <HAL_RCC_ClockConfig+0x1b0>)
 8002c96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f7fe fec9 	bl	8001a30 <HAL_InitTick>
  
  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b004      	add	sp, #16
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40022000 	.word	0x40022000
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	00001388 	.word	0x00001388
 8002cb4:	fffff8ff 	.word	0xfffff8ff
 8002cb8:	08004e68 	.word	0x08004e68
 8002cbc:	20000000 	.word	0x20000000

08002cc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b08f      	sub	sp, #60	; 0x3c
 8002cc4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002cc6:	2314      	movs	r3, #20
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	4a38      	ldr	r2, [pc, #224]	; (8002dac <HAL_RCC_GetSysClockFreq+0xec>)
 8002ccc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cce:	c313      	stmia	r3!, {r0, r1, r4}
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002cd4:	1d3b      	adds	r3, r7, #4
 8002cd6:	4a36      	ldr	r2, [pc, #216]	; (8002db0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002cd8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cda:	c313      	stmia	r3!, {r0, r1, r4}
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce8:	2300      	movs	r3, #0
 8002cea:	637b      	str	r3, [r7, #52]	; 0x34
 8002cec:	2300      	movs	r3, #0
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002cf4:	4b2f      	ldr	r3, [pc, #188]	; (8002db4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfc:	220c      	movs	r2, #12
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b0c      	cmp	r3, #12
 8002d02:	d047      	beq.n	8002d94 <HAL_RCC_GetSysClockFreq+0xd4>
 8002d04:	d849      	bhi.n	8002d9a <HAL_RCC_GetSysClockFreq+0xda>
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d002      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0x50>
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d003      	beq.n	8002d16 <HAL_RCC_GetSysClockFreq+0x56>
 8002d0e:	e044      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d10:	4b29      	ldr	r3, [pc, #164]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d12:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d14:	e044      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d18:	0c9b      	lsrs	r3, r3, #18
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2214      	movs	r2, #20
 8002d20:	18ba      	adds	r2, r7, r2
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d26:	4b23      	ldr	r3, [pc, #140]	; (8002db4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	1d3a      	adds	r2, r7, #4
 8002d30:	5cd3      	ldrb	r3, [r2, r3]
 8002d32:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d36:	23c0      	movs	r3, #192	; 0xc0
 8002d38:	025b      	lsls	r3, r3, #9
 8002d3a:	401a      	ands	r2, r3
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d109      	bne.n	8002d58 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d46:	481c      	ldr	r0, [pc, #112]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d48:	f7fd f9de 	bl	8000108 <__udivsi3>
 8002d4c:	0003      	movs	r3, r0
 8002d4e:	001a      	movs	r2, r3
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	4353      	muls	r3, r2
 8002d54:	637b      	str	r3, [r7, #52]	; 0x34
 8002d56:	e01a      	b.n	8002d8e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d5a:	23c0      	movs	r3, #192	; 0xc0
 8002d5c:	025b      	lsls	r3, r3, #9
 8002d5e:	401a      	ands	r2, r3
 8002d60:	23c0      	movs	r3, #192	; 0xc0
 8002d62:	025b      	lsls	r3, r3, #9
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d109      	bne.n	8002d7c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d6a:	4814      	ldr	r0, [pc, #80]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d6c:	f7fd f9cc 	bl	8000108 <__udivsi3>
 8002d70:	0003      	movs	r3, r0
 8002d72:	001a      	movs	r2, r3
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	4353      	muls	r3, r2
 8002d78:	637b      	str	r3, [r7, #52]	; 0x34
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d7e:	480e      	ldr	r0, [pc, #56]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d80:	f7fd f9c2 	bl	8000108 <__udivsi3>
 8002d84:	0003      	movs	r3, r0
 8002d86:	001a      	movs	r2, r3
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	4353      	muls	r3, r2
 8002d8c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d90:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d92:	e005      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002d94:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d96:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d98:	e002      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d9a:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d9c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d9e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002da2:	0018      	movs	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b00f      	add	sp, #60	; 0x3c
 8002da8:	bd90      	pop	{r4, r7, pc}
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	08004d88 	.word	0x08004d88
 8002db0:	08004d98 	.word	0x08004d98
 8002db4:	40021000 	.word	0x40021000
 8002db8:	007a1200 	.word	0x007a1200
 8002dbc:	02dc6c00 	.word	0x02dc6c00

08002dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dc4:	4b02      	ldr	r3, [pc, #8]	; (8002dd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	20000000 	.word	0x20000000

08002dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002dd8:	f7ff fff2 	bl	8002dc0 <HAL_RCC_GetHCLKFreq>
 8002ddc:	0001      	movs	r1, r0
 8002dde:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	0a1b      	lsrs	r3, r3, #8
 8002de4:	2207      	movs	r2, #7
 8002de6:	4013      	ands	r3, r2
 8002de8:	4a04      	ldr	r2, [pc, #16]	; (8002dfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dea:	5cd3      	ldrb	r3, [r2, r3]
 8002dec:	40d9      	lsrs	r1, r3
 8002dee:	000b      	movs	r3, r1
}    
 8002df0:	0018      	movs	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08004e78 	.word	0x08004e78

08002e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	025b      	lsls	r3, r3, #9
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d100      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e1c:	e08e      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e1e:	2017      	movs	r0, #23
 8002e20:	183b      	adds	r3, r7, r0
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e26:	4b6e      	ldr	r3, [pc, #440]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	2380      	movs	r3, #128	; 0x80
 8002e2c:	055b      	lsls	r3, r3, #21
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d110      	bne.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e32:	4b6b      	ldr	r3, [pc, #428]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e34:	69da      	ldr	r2, [r3, #28]
 8002e36:	4b6a      	ldr	r3, [pc, #424]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e38:	2180      	movs	r1, #128	; 0x80
 8002e3a:	0549      	lsls	r1, r1, #21
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	61da      	str	r2, [r3, #28]
 8002e40:	4b67      	ldr	r3, [pc, #412]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e42:	69da      	ldr	r2, [r3, #28]
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	055b      	lsls	r3, r3, #21
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4e:	183b      	adds	r3, r7, r0
 8002e50:	2201      	movs	r2, #1
 8002e52:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e54:	4b63      	ldr	r3, [pc, #396]	; (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	2380      	movs	r3, #128	; 0x80
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d11a      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e60:	4b60      	ldr	r3, [pc, #384]	; (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	4b5f      	ldr	r3, [pc, #380]	; (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e66:	2180      	movs	r1, #128	; 0x80
 8002e68:	0049      	lsls	r1, r1, #1
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e6e:	f7fe fe25 	bl	8001abc <HAL_GetTick>
 8002e72:	0003      	movs	r3, r0
 8002e74:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e76:	e008      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e78:	f7fe fe20 	bl	8001abc <HAL_GetTick>
 8002e7c:	0002      	movs	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	; 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e0a6      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8a:	4b56      	ldr	r3, [pc, #344]	; (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	2380      	movs	r3, #128	; 0x80
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4013      	ands	r3, r2
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e96:	4b52      	ldr	r3, [pc, #328]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e98:	6a1a      	ldr	r2, [r3, #32]
 8002e9a:	23c0      	movs	r3, #192	; 0xc0
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d034      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	23c0      	movs	r3, #192	; 0xc0
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d02c      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eb8:	4b49      	ldr	r3, [pc, #292]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	4a4a      	ldr	r2, [pc, #296]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ec2:	4b47      	ldr	r3, [pc, #284]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ec4:	6a1a      	ldr	r2, [r3, #32]
 8002ec6:	4b46      	ldr	r3, [pc, #280]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ec8:	2180      	movs	r1, #128	; 0x80
 8002eca:	0249      	lsls	r1, r1, #9
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ed0:	4b43      	ldr	r3, [pc, #268]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ed2:	6a1a      	ldr	r2, [r3, #32]
 8002ed4:	4b42      	ldr	r3, [pc, #264]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ed6:	4945      	ldr	r1, [pc, #276]	; (8002fec <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002edc:	4b40      	ldr	r3, [pc, #256]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d013      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eea:	f7fe fde7 	bl	8001abc <HAL_GetTick>
 8002eee:	0003      	movs	r3, r0
 8002ef0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef2:	e009      	b.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef4:	f7fe fde2 	bl	8001abc <HAL_GetTick>
 8002ef8:	0002      	movs	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	4a3c      	ldr	r2, [pc, #240]	; (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e067      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f08:	4b35      	ldr	r3, [pc, #212]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f12:	4b33      	ldr	r3, [pc, #204]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f14:	6a1b      	ldr	r3, [r3, #32]
 8002f16:	4a34      	ldr	r2, [pc, #208]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	4b2f      	ldr	r3, [pc, #188]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f22:	430a      	orrs	r2, r1
 8002f24:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f26:	2317      	movs	r3, #23
 8002f28:	18fb      	adds	r3, r7, r3
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d105      	bne.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f30:	4b2b      	ldr	r3, [pc, #172]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f32:	69da      	ldr	r2, [r3, #28]
 8002f34:	4b2a      	ldr	r3, [pc, #168]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f36:	492f      	ldr	r1, [pc, #188]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002f38:	400a      	ands	r2, r1
 8002f3a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2201      	movs	r2, #1
 8002f42:	4013      	ands	r3, r2
 8002f44:	d009      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f46:	4b26      	ldr	r3, [pc, #152]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	4393      	bics	r3, r2
 8002f4e:	0019      	movs	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	4b22      	ldr	r3, [pc, #136]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f56:	430a      	orrs	r2, r1
 8002f58:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	4013      	ands	r3, r2
 8002f62:	d009      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f64:	4b1e      	ldr	r3, [pc, #120]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f68:	4a23      	ldr	r2, [pc, #140]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	4b1b      	ldr	r3, [pc, #108]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f74:	430a      	orrs	r2, r1
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d009      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f82:	4b17      	ldr	r3, [pc, #92]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	2210      	movs	r2, #16
 8002f88:	4393      	bics	r3, r2
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f92:	430a      	orrs	r2, r1
 8002f94:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	2380      	movs	r3, #128	; 0x80
 8002f9c:	029b      	lsls	r3, r3, #10
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fa2:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	4393      	bics	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	699a      	ldr	r2, [r3, #24]
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	2380      	movs	r3, #128	; 0x80
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d009      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	2240      	movs	r2, #64	; 0x40
 8002fc8:	4393      	bics	r3, r2
 8002fca:	0019      	movs	r1, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695a      	ldr	r2, [r3, #20]
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b006      	add	sp, #24
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	40007000 	.word	0x40007000
 8002fe8:	fffffcff 	.word	0xfffffcff
 8002fec:	fffeffff 	.word	0xfffeffff
 8002ff0:	00001388 	.word	0x00001388
 8002ff4:	efffffff 	.word	0xefffffff
 8002ff8:	fffcffff 	.word	0xfffcffff

08002ffc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e0a8      	b.n	8003160 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	2b00      	cmp	r3, #0
 8003014:	d109      	bne.n	800302a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	2382      	movs	r3, #130	; 0x82
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	429a      	cmp	r2, r3
 8003020:	d009      	beq.n	8003036 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	61da      	str	r2, [r3, #28]
 8003028:	e005      	b.n	8003036 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	225d      	movs	r2, #93	; 0x5d
 8003040:	5c9b      	ldrb	r3, [r3, r2]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d107      	bne.n	8003058 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	225c      	movs	r2, #92	; 0x5c
 800304c:	2100      	movs	r1, #0
 800304e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	0018      	movs	r0, r3
 8003054:	f7fe fa6c 	bl	8001530 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	225d      	movs	r2, #93	; 0x5d
 800305c:	2102      	movs	r1, #2
 800305e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2140      	movs	r1, #64	; 0x40
 800306c:	438a      	bics	r2, r1
 800306e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68da      	ldr	r2, [r3, #12]
 8003074:	23e0      	movs	r3, #224	; 0xe0
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	429a      	cmp	r2, r3
 800307a:	d902      	bls.n	8003082 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	e002      	b.n	8003088 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	015b      	lsls	r3, r3, #5
 8003086:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	23f0      	movs	r3, #240	; 0xf0
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	429a      	cmp	r2, r3
 8003092:	d008      	beq.n	80030a6 <HAL_SPI_Init+0xaa>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	23e0      	movs	r3, #224	; 0xe0
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	429a      	cmp	r2, r3
 800309e:	d002      	beq.n	80030a6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	2382      	movs	r3, #130	; 0x82
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	401a      	ands	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6899      	ldr	r1, [r3, #8]
 80030b4:	2384      	movs	r3, #132	; 0x84
 80030b6:	021b      	lsls	r3, r3, #8
 80030b8:	400b      	ands	r3, r1
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	2102      	movs	r1, #2
 80030c2:	400b      	ands	r3, r1
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	2101      	movs	r1, #1
 80030cc:	400b      	ands	r3, r1
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6999      	ldr	r1, [r3, #24]
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	400b      	ands	r3, r1
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	2138      	movs	r1, #56	; 0x38
 80030e2:	400b      	ands	r3, r1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	2180      	movs	r1, #128	; 0x80
 80030ec:	400b      	ands	r3, r1
 80030ee:	431a      	orrs	r2, r3
 80030f0:	0011      	movs	r1, r2
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030f6:	2380      	movs	r3, #128	; 0x80
 80030f8:	019b      	lsls	r3, r3, #6
 80030fa:	401a      	ands	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	430a      	orrs	r2, r1
 8003102:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	0c1b      	lsrs	r3, r3, #16
 800310a:	2204      	movs	r2, #4
 800310c:	401a      	ands	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	2110      	movs	r1, #16
 8003114:	400b      	ands	r3, r1
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800311c:	2108      	movs	r1, #8
 800311e:	400b      	ands	r3, r1
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68d9      	ldr	r1, [r3, #12]
 8003126:	23f0      	movs	r3, #240	; 0xf0
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	400b      	ands	r3, r1
 800312c:	431a      	orrs	r2, r3
 800312e:	0011      	movs	r1, r2
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	2380      	movs	r3, #128	; 0x80
 8003134:	015b      	lsls	r3, r3, #5
 8003136:	401a      	ands	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4907      	ldr	r1, [pc, #28]	; (8003168 <HAL_SPI_Init+0x16c>)
 800314c:	400a      	ands	r2, r1
 800314e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	225d      	movs	r2, #93	; 0x5d
 800315a:	2101      	movs	r1, #1
 800315c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	0018      	movs	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	b004      	add	sp, #16
 8003166:	bd80      	pop	{r7, pc}
 8003168:	fffff7ff 	.word	0xfffff7ff

0800316c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08a      	sub	sp, #40	; 0x28
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	001a      	movs	r2, r3
 800317a:	1cbb      	adds	r3, r7, #2
 800317c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800317e:	2301      	movs	r3, #1
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003182:	2323      	movs	r3, #35	; 0x23
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	225c      	movs	r2, #92	; 0x5c
 800318e:	5c9b      	ldrb	r3, [r3, r2]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_SPI_TransmitReceive+0x2c>
 8003194:	2302      	movs	r3, #2
 8003196:	e1b5      	b.n	8003504 <HAL_SPI_TransmitReceive+0x398>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	225c      	movs	r2, #92	; 0x5c
 800319c:	2101      	movs	r1, #1
 800319e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031a0:	f7fe fc8c 	bl	8001abc <HAL_GetTick>
 80031a4:	0003      	movs	r3, r0
 80031a6:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031a8:	201b      	movs	r0, #27
 80031aa:	183b      	adds	r3, r7, r0
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	215d      	movs	r1, #93	; 0x5d
 80031b0:	5c52      	ldrb	r2, [r2, r1]
 80031b2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80031ba:	2312      	movs	r3, #18
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	1cba      	adds	r2, r7, #2
 80031c0:	8812      	ldrh	r2, [r2, #0]
 80031c2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031c4:	183b      	adds	r3, r7, r0
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d011      	beq.n	80031f0 <HAL_SPI_TransmitReceive+0x84>
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	2382      	movs	r3, #130	; 0x82
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d107      	bne.n	80031e6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d103      	bne.n	80031e6 <HAL_SPI_TransmitReceive+0x7a>
 80031de:	183b      	adds	r3, r7, r0
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d004      	beq.n	80031f0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80031e6:	2323      	movs	r3, #35	; 0x23
 80031e8:	18fb      	adds	r3, r7, r3
 80031ea:	2202      	movs	r2, #2
 80031ec:	701a      	strb	r2, [r3, #0]
    goto error;
 80031ee:	e17e      	b.n	80034ee <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d006      	beq.n	8003204 <HAL_SPI_TransmitReceive+0x98>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d003      	beq.n	8003204 <HAL_SPI_TransmitReceive+0x98>
 80031fc:	1cbb      	adds	r3, r7, #2
 80031fe:	881b      	ldrh	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d104      	bne.n	800320e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003204:	2323      	movs	r3, #35	; 0x23
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	2201      	movs	r2, #1
 800320a:	701a      	strb	r2, [r3, #0]
    goto error;
 800320c:	e16f      	b.n	80034ee <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	225d      	movs	r2, #93	; 0x5d
 8003212:	5c9b      	ldrb	r3, [r3, r2]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b04      	cmp	r3, #4
 8003218:	d003      	beq.n	8003222 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	225d      	movs	r2, #93	; 0x5d
 800321e:	2105      	movs	r1, #5
 8003220:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	1cba      	adds	r2, r7, #2
 8003232:	2146      	movs	r1, #70	; 0x46
 8003234:	8812      	ldrh	r2, [r2, #0]
 8003236:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1cba      	adds	r2, r7, #2
 800323c:	2144      	movs	r1, #68	; 0x44
 800323e:	8812      	ldrh	r2, [r2, #0]
 8003240:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	1cba      	adds	r2, r7, #2
 800324c:	8812      	ldrh	r2, [r2, #0]
 800324e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	1cba      	adds	r2, r7, #2
 8003254:	8812      	ldrh	r2, [r2, #0]
 8003256:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	68da      	ldr	r2, [r3, #12]
 8003268:	23e0      	movs	r3, #224	; 0xe0
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	429a      	cmp	r2, r3
 800326e:	d908      	bls.n	8003282 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	49a4      	ldr	r1, [pc, #656]	; (800350c <HAL_SPI_TransmitReceive+0x3a0>)
 800327c:	400a      	ands	r2, r1
 800327e:	605a      	str	r2, [r3, #4]
 8003280:	e008      	b.n	8003294 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2180      	movs	r1, #128	; 0x80
 800328e:	0149      	lsls	r1, r1, #5
 8003290:	430a      	orrs	r2, r1
 8003292:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2240      	movs	r2, #64	; 0x40
 800329c:	4013      	ands	r3, r2
 800329e:	2b40      	cmp	r3, #64	; 0x40
 80032a0:	d007      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2140      	movs	r1, #64	; 0x40
 80032ae:	430a      	orrs	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	23e0      	movs	r3, #224	; 0xe0
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d800      	bhi.n	80032c0 <HAL_SPI_TransmitReceive+0x154>
 80032be:	e07f      	b.n	80033c0 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_SPI_TransmitReceive+0x168>
 80032c8:	2312      	movs	r3, #18
 80032ca:	18fb      	adds	r3, r7, r3
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d000      	beq.n	80032d4 <HAL_SPI_TransmitReceive+0x168>
 80032d2:	e069      	b.n	80033a8 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d8:	881a      	ldrh	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	1c9a      	adds	r2, r3, #2
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032f8:	e056      	b.n	80033a8 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2202      	movs	r2, #2
 8003302:	4013      	ands	r3, r2
 8003304:	2b02      	cmp	r3, #2
 8003306:	d11b      	bne.n	8003340 <HAL_SPI_TransmitReceive+0x1d4>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d016      	beq.n	8003340 <HAL_SPI_TransmitReceive+0x1d4>
 8003312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003314:	2b01      	cmp	r3, #1
 8003316:	d113      	bne.n	8003340 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	881a      	ldrh	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003328:	1c9a      	adds	r2, r3, #2
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2201      	movs	r2, #1
 8003348:	4013      	ands	r3, r2
 800334a:	2b01      	cmp	r3, #1
 800334c:	d11c      	bne.n	8003388 <HAL_SPI_TransmitReceive+0x21c>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2246      	movs	r2, #70	; 0x46
 8003352:	5a9b      	ldrh	r3, [r3, r2]
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d016      	beq.n	8003388 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	b292      	uxth	r2, r2
 8003366:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336c:	1c9a      	adds	r2, r3, #2
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2246      	movs	r2, #70	; 0x46
 8003376:	5a9b      	ldrh	r3, [r3, r2]
 8003378:	b29b      	uxth	r3, r3
 800337a:	3b01      	subs	r3, #1
 800337c:	b299      	uxth	r1, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2246      	movs	r2, #70	; 0x46
 8003382:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003384:	2301      	movs	r3, #1
 8003386:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003388:	f7fe fb98 	bl	8001abc <HAL_GetTick>
 800338c:	0002      	movs	r2, r0
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003394:	429a      	cmp	r2, r3
 8003396:	d807      	bhi.n	80033a8 <HAL_SPI_TransmitReceive+0x23c>
 8003398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339a:	3301      	adds	r3, #1
 800339c:	d004      	beq.n	80033a8 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800339e:	2323      	movs	r3, #35	; 0x23
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	2203      	movs	r2, #3
 80033a4:	701a      	strb	r2, [r3, #0]
        goto error;
 80033a6:	e0a2      	b.n	80034ee <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1a3      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x18e>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2246      	movs	r2, #70	; 0x46
 80033b6:	5a9b      	ldrh	r3, [r3, r2]
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d19d      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x18e>
 80033be:	e085      	b.n	80034cc <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <HAL_SPI_TransmitReceive+0x268>
 80033c8:	2312      	movs	r3, #18
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d000      	beq.n	80033d4 <HAL_SPI_TransmitReceive+0x268>
 80033d2:	e070      	b.n	80034b6 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	330c      	adds	r3, #12
 80033de:	7812      	ldrb	r2, [r2, #0]
 80033e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033fa:	e05c      	b.n	80034b6 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2202      	movs	r2, #2
 8003404:	4013      	ands	r3, r2
 8003406:	2b02      	cmp	r3, #2
 8003408:	d11c      	bne.n	8003444 <HAL_SPI_TransmitReceive+0x2d8>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800340e:	b29b      	uxth	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d017      	beq.n	8003444 <HAL_SPI_TransmitReceive+0x2d8>
 8003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003416:	2b01      	cmp	r3, #1
 8003418:	d114      	bne.n	8003444 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	330c      	adds	r3, #12
 8003424:	7812      	ldrb	r2, [r2, #0]
 8003426:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	2201      	movs	r2, #1
 800344c:	4013      	ands	r3, r2
 800344e:	2b01      	cmp	r3, #1
 8003450:	d11e      	bne.n	8003490 <HAL_SPI_TransmitReceive+0x324>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2246      	movs	r2, #70	; 0x46
 8003456:	5a9b      	ldrh	r3, [r3, r2]
 8003458:	b29b      	uxth	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d018      	beq.n	8003490 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	330c      	adds	r3, #12
 8003464:	001a      	movs	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	7812      	ldrb	r2, [r2, #0]
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	1c5a      	adds	r2, r3, #1
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2246      	movs	r2, #70	; 0x46
 800347e:	5a9b      	ldrh	r3, [r3, r2]
 8003480:	b29b      	uxth	r3, r3
 8003482:	3b01      	subs	r3, #1
 8003484:	b299      	uxth	r1, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2246      	movs	r2, #70	; 0x46
 800348a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800348c:	2301      	movs	r3, #1
 800348e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003490:	f7fe fb14 	bl	8001abc <HAL_GetTick>
 8003494:	0002      	movs	r2, r0
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800349c:	429a      	cmp	r2, r3
 800349e:	d802      	bhi.n	80034a6 <HAL_SPI_TransmitReceive+0x33a>
 80034a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a2:	3301      	adds	r3, #1
 80034a4:	d102      	bne.n	80034ac <HAL_SPI_TransmitReceive+0x340>
 80034a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d104      	bne.n	80034b6 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80034ac:	2323      	movs	r3, #35	; 0x23
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	2203      	movs	r2, #3
 80034b2:	701a      	strb	r2, [r3, #0]
        goto error;
 80034b4:	e01b      	b.n	80034ee <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d19d      	bne.n	80033fc <HAL_SPI_TransmitReceive+0x290>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2246      	movs	r2, #70	; 0x46
 80034c4:	5a9b      	ldrh	r3, [r3, r2]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d197      	bne.n	80033fc <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034cc:	69fa      	ldr	r2, [r7, #28]
 80034ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	0018      	movs	r0, r3
 80034d4:	f000 f94c 	bl	8003770 <SPI_EndRxTxTransaction>
 80034d8:	1e03      	subs	r3, r0, #0
 80034da:	d007      	beq.n	80034ec <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80034dc:	2323      	movs	r3, #35	; 0x23
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	2201      	movs	r2, #1
 80034e2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2220      	movs	r2, #32
 80034e8:	661a      	str	r2, [r3, #96]	; 0x60
 80034ea:	e000      	b.n	80034ee <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80034ec:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	225d      	movs	r2, #93	; 0x5d
 80034f2:	2101      	movs	r1, #1
 80034f4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	225c      	movs	r2, #92	; 0x5c
 80034fa:	2100      	movs	r1, #0
 80034fc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80034fe:	2323      	movs	r3, #35	; 0x23
 8003500:	18fb      	adds	r3, r7, r3
 8003502:	781b      	ldrb	r3, [r3, #0]
}
 8003504:	0018      	movs	r0, r3
 8003506:	46bd      	mov	sp, r7
 8003508:	b00a      	add	sp, #40	; 0x28
 800350a:	bd80      	pop	{r7, pc}
 800350c:	ffffefff 	.word	0xffffefff

08003510 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	1dfb      	adds	r3, r7, #7
 800351e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003520:	f7fe facc 	bl	8001abc <HAL_GetTick>
 8003524:	0002      	movs	r2, r0
 8003526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003528:	1a9b      	subs	r3, r3, r2
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	18d3      	adds	r3, r2, r3
 800352e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003530:	f7fe fac4 	bl	8001abc <HAL_GetTick>
 8003534:	0003      	movs	r3, r0
 8003536:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003538:	4b3a      	ldr	r3, [pc, #232]	; (8003624 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	015b      	lsls	r3, r3, #5
 800353e:	0d1b      	lsrs	r3, r3, #20
 8003540:	69fa      	ldr	r2, [r7, #28]
 8003542:	4353      	muls	r3, r2
 8003544:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003546:	e058      	b.n	80035fa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	3301      	adds	r3, #1
 800354c:	d055      	beq.n	80035fa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800354e:	f7fe fab5 	bl	8001abc <HAL_GetTick>
 8003552:	0002      	movs	r2, r0
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	69fa      	ldr	r2, [r7, #28]
 800355a:	429a      	cmp	r2, r3
 800355c:	d902      	bls.n	8003564 <SPI_WaitFlagStateUntilTimeout+0x54>
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d142      	bne.n	80035ea <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	21e0      	movs	r1, #224	; 0xe0
 8003570:	438a      	bics	r2, r1
 8003572:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	2382      	movs	r3, #130	; 0x82
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	429a      	cmp	r2, r3
 800357e:	d113      	bne.n	80035a8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	2380      	movs	r3, #128	; 0x80
 8003586:	021b      	lsls	r3, r3, #8
 8003588:	429a      	cmp	r2, r3
 800358a:	d005      	beq.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	2380      	movs	r3, #128	; 0x80
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	429a      	cmp	r2, r3
 8003596:	d107      	bne.n	80035a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2140      	movs	r1, #64	; 0x40
 80035a4:	438a      	bics	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035ac:	2380      	movs	r3, #128	; 0x80
 80035ae:	019b      	lsls	r3, r3, #6
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d110      	bne.n	80035d6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	491a      	ldr	r1, [pc, #104]	; (8003628 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80035c0:	400a      	ands	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2180      	movs	r1, #128	; 0x80
 80035d0:	0189      	lsls	r1, r1, #6
 80035d2:	430a      	orrs	r2, r1
 80035d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	225d      	movs	r2, #93	; 0x5d
 80035da:	2101      	movs	r1, #1
 80035dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	225c      	movs	r2, #92	; 0x5c
 80035e2:	2100      	movs	r1, #0
 80035e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e017      	b.n	800361a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d101      	bne.n	80035f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	4013      	ands	r3, r2
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	425a      	negs	r2, r3
 800360a:	4153      	adcs	r3, r2
 800360c:	b2db      	uxtb	r3, r3
 800360e:	001a      	movs	r2, r3
 8003610:	1dfb      	adds	r3, r7, #7
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d197      	bne.n	8003548 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	0018      	movs	r0, r3
 800361c:	46bd      	mov	sp, r7
 800361e:	b008      	add	sp, #32
 8003620:	bd80      	pop	{r7, pc}
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	20000000 	.word	0x20000000
 8003628:	ffffdfff 	.word	0xffffdfff

0800362c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08a      	sub	sp, #40	; 0x28
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800363a:	2317      	movs	r3, #23
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	2200      	movs	r2, #0
 8003640:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003642:	f7fe fa3b 	bl	8001abc <HAL_GetTick>
 8003646:	0002      	movs	r2, r0
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	18d3      	adds	r3, r2, r3
 8003650:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003652:	f7fe fa33 	bl	8001abc <HAL_GetTick>
 8003656:	0003      	movs	r3, r0
 8003658:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	330c      	adds	r3, #12
 8003660:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003662:	4b41      	ldr	r3, [pc, #260]	; (8003768 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	0013      	movs	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	189b      	adds	r3, r3, r2
 800366c:	00da      	lsls	r2, r3, #3
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	0d1b      	lsrs	r3, r3, #20
 8003672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003674:	4353      	muls	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003678:	e068      	b.n	800374c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	23c0      	movs	r3, #192	; 0xc0
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	429a      	cmp	r2, r3
 8003682:	d10a      	bne.n	800369a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	b2da      	uxtb	r2, r3
 8003690:	2117      	movs	r1, #23
 8003692:	187b      	adds	r3, r7, r1
 8003694:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003696:	187b      	adds	r3, r7, r1
 8003698:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	3301      	adds	r3, #1
 800369e:	d055      	beq.n	800374c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80036a0:	f7fe fa0c 	bl	8001abc <HAL_GetTick>
 80036a4:	0002      	movs	r2, r0
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d902      	bls.n	80036b6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d142      	bne.n	800373c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	21e0      	movs	r1, #224	; 0xe0
 80036c2:	438a      	bics	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	2382      	movs	r3, #130	; 0x82
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d113      	bne.n	80036fa <SPI_WaitFifoStateUntilTimeout+0xce>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	2380      	movs	r3, #128	; 0x80
 80036d8:	021b      	lsls	r3, r3, #8
 80036da:	429a      	cmp	r2, r3
 80036dc:	d005      	beq.n	80036ea <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	2380      	movs	r3, #128	; 0x80
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d107      	bne.n	80036fa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2140      	movs	r1, #64	; 0x40
 80036f6:	438a      	bics	r2, r1
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036fe:	2380      	movs	r3, #128	; 0x80
 8003700:	019b      	lsls	r3, r3, #6
 8003702:	429a      	cmp	r2, r3
 8003704:	d110      	bne.n	8003728 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4916      	ldr	r1, [pc, #88]	; (800376c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003712:	400a      	ands	r2, r1
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2180      	movs	r1, #128	; 0x80
 8003722:	0189      	lsls	r1, r1, #6
 8003724:	430a      	orrs	r2, r1
 8003726:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	225d      	movs	r2, #93	; 0x5d
 800372c:	2101      	movs	r1, #1
 800372e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	225c      	movs	r2, #92	; 0x5c
 8003734:	2100      	movs	r1, #0
 8003736:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e010      	b.n	800375e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003742:	2300      	movs	r3, #0
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	3b01      	subs	r3, #1
 800374a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	4013      	ands	r3, r2
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	429a      	cmp	r2, r3
 800375a:	d18e      	bne.n	800367a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	0018      	movs	r0, r3
 8003760:	46bd      	mov	sp, r7
 8003762:	b00a      	add	sp, #40	; 0x28
 8003764:	bd80      	pop	{r7, pc}
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	20000000 	.word	0x20000000
 800376c:	ffffdfff 	.word	0xffffdfff

08003770 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af02      	add	r7, sp, #8
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	23c0      	movs	r3, #192	; 0xc0
 8003780:	0159      	lsls	r1, r3, #5
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	0013      	movs	r3, r2
 800378a:	2200      	movs	r2, #0
 800378c:	f7ff ff4e 	bl	800362c <SPI_WaitFifoStateUntilTimeout>
 8003790:	1e03      	subs	r3, r0, #0
 8003792:	d007      	beq.n	80037a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003798:	2220      	movs	r2, #32
 800379a:	431a      	orrs	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e027      	b.n	80037f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037a4:	68ba      	ldr	r2, [r7, #8]
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	0013      	movs	r3, r2
 80037ae:	2200      	movs	r2, #0
 80037b0:	2180      	movs	r1, #128	; 0x80
 80037b2:	f7ff fead 	bl	8003510 <SPI_WaitFlagStateUntilTimeout>
 80037b6:	1e03      	subs	r3, r0, #0
 80037b8:	d007      	beq.n	80037ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037be:	2220      	movs	r2, #32
 80037c0:	431a      	orrs	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e014      	b.n	80037f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	23c0      	movs	r3, #192	; 0xc0
 80037ce:	00d9      	lsls	r1, r3, #3
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	0013      	movs	r3, r2
 80037d8:	2200      	movs	r2, #0
 80037da:	f7ff ff27 	bl	800362c <SPI_WaitFifoStateUntilTimeout>
 80037de:	1e03      	subs	r3, r0, #0
 80037e0:	d007      	beq.n	80037f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037e6:	2220      	movs	r2, #32
 80037e8:	431a      	orrs	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e000      	b.n	80037f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	0018      	movs	r0, r3
 80037f6:	46bd      	mov	sp, r7
 80037f8:	b004      	add	sp, #16
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e042      	b.n	8003894 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	223d      	movs	r2, #61	; 0x3d
 8003812:	5c9b      	ldrb	r3, [r3, r2]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d107      	bne.n	800382a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	223c      	movs	r2, #60	; 0x3c
 800381e:	2100      	movs	r1, #0
 8003820:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f7fd ffe9 	bl	80017fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	223d      	movs	r2, #61	; 0x3d
 800382e:	2102      	movs	r1, #2
 8003830:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3304      	adds	r3, #4
 800383a:	0019      	movs	r1, r3
 800383c:	0010      	movs	r0, r2
 800383e:	f000 fad7 	bl	8003df0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2246      	movs	r2, #70	; 0x46
 8003846:	2101      	movs	r1, #1
 8003848:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	223e      	movs	r2, #62	; 0x3e
 800384e:	2101      	movs	r1, #1
 8003850:	5499      	strb	r1, [r3, r2]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	223f      	movs	r2, #63	; 0x3f
 8003856:	2101      	movs	r1, #1
 8003858:	5499      	strb	r1, [r3, r2]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2240      	movs	r2, #64	; 0x40
 800385e:	2101      	movs	r1, #1
 8003860:	5499      	strb	r1, [r3, r2]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2241      	movs	r2, #65	; 0x41
 8003866:	2101      	movs	r1, #1
 8003868:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2242      	movs	r2, #66	; 0x42
 800386e:	2101      	movs	r1, #1
 8003870:	5499      	strb	r1, [r3, r2]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2243      	movs	r2, #67	; 0x43
 8003876:	2101      	movs	r1, #1
 8003878:	5499      	strb	r1, [r3, r2]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2244      	movs	r2, #68	; 0x44
 800387e:	2101      	movs	r1, #1
 8003880:	5499      	strb	r1, [r3, r2]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2245      	movs	r2, #69	; 0x45
 8003886:	2101      	movs	r1, #1
 8003888:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	223d      	movs	r2, #61	; 0x3d
 800388e:	2101      	movs	r1, #1
 8003890:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	0018      	movs	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	b002      	add	sp, #8
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e042      	b.n	8003934 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	223d      	movs	r2, #61	; 0x3d
 80038b2:	5c9b      	ldrb	r3, [r3, r2]
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d107      	bne.n	80038ca <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	223c      	movs	r2, #60	; 0x3c
 80038be:	2100      	movs	r1, #0
 80038c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	0018      	movs	r0, r3
 80038c6:	f000 f839 	bl	800393c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	223d      	movs	r2, #61	; 0x3d
 80038ce:	2102      	movs	r1, #2
 80038d0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3304      	adds	r3, #4
 80038da:	0019      	movs	r1, r3
 80038dc:	0010      	movs	r0, r2
 80038de:	f000 fa87 	bl	8003df0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2246      	movs	r2, #70	; 0x46
 80038e6:	2101      	movs	r1, #1
 80038e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	223e      	movs	r2, #62	; 0x3e
 80038ee:	2101      	movs	r1, #1
 80038f0:	5499      	strb	r1, [r3, r2]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	223f      	movs	r2, #63	; 0x3f
 80038f6:	2101      	movs	r1, #1
 80038f8:	5499      	strb	r1, [r3, r2]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2240      	movs	r2, #64	; 0x40
 80038fe:	2101      	movs	r1, #1
 8003900:	5499      	strb	r1, [r3, r2]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2241      	movs	r2, #65	; 0x41
 8003906:	2101      	movs	r1, #1
 8003908:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2242      	movs	r2, #66	; 0x42
 800390e:	2101      	movs	r1, #1
 8003910:	5499      	strb	r1, [r3, r2]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2243      	movs	r2, #67	; 0x43
 8003916:	2101      	movs	r1, #1
 8003918:	5499      	strb	r1, [r3, r2]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2244      	movs	r2, #68	; 0x44
 800391e:	2101      	movs	r1, #1
 8003920:	5499      	strb	r1, [r3, r2]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2245      	movs	r2, #69	; 0x45
 8003926:	2101      	movs	r1, #1
 8003928:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	223d      	movs	r2, #61	; 0x3d
 800392e:	2101      	movs	r1, #1
 8003930:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b002      	add	sp, #8
 800393a:	bd80      	pop	{r7, pc}

0800393c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003944:	46c0      	nop			; (mov r8, r8)
 8003946:	46bd      	mov	sp, r7
 8003948:	b002      	add	sp, #8
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d108      	bne.n	800396e <HAL_TIM_PWM_Start+0x22>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	223e      	movs	r2, #62	; 0x3e
 8003960:	5c9b      	ldrb	r3, [r3, r2]
 8003962:	b2db      	uxtb	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	1e5a      	subs	r2, r3, #1
 8003968:	4193      	sbcs	r3, r2
 800396a:	b2db      	uxtb	r3, r3
 800396c:	e01f      	b.n	80039ae <HAL_TIM_PWM_Start+0x62>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b04      	cmp	r3, #4
 8003972:	d108      	bne.n	8003986 <HAL_TIM_PWM_Start+0x3a>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	223f      	movs	r2, #63	; 0x3f
 8003978:	5c9b      	ldrb	r3, [r3, r2]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	3b01      	subs	r3, #1
 800397e:	1e5a      	subs	r2, r3, #1
 8003980:	4193      	sbcs	r3, r2
 8003982:	b2db      	uxtb	r3, r3
 8003984:	e013      	b.n	80039ae <HAL_TIM_PWM_Start+0x62>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b08      	cmp	r3, #8
 800398a:	d108      	bne.n	800399e <HAL_TIM_PWM_Start+0x52>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2240      	movs	r2, #64	; 0x40
 8003990:	5c9b      	ldrb	r3, [r3, r2]
 8003992:	b2db      	uxtb	r3, r3
 8003994:	3b01      	subs	r3, #1
 8003996:	1e5a      	subs	r2, r3, #1
 8003998:	4193      	sbcs	r3, r2
 800399a:	b2db      	uxtb	r3, r3
 800399c:	e007      	b.n	80039ae <HAL_TIM_PWM_Start+0x62>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2241      	movs	r2, #65	; 0x41
 80039a2:	5c9b      	ldrb	r3, [r3, r2]
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	1e5a      	subs	r2, r3, #1
 80039aa:	4193      	sbcs	r3, r2
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e074      	b.n	8003aa0 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <HAL_TIM_PWM_Start+0x7a>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	223e      	movs	r2, #62	; 0x3e
 80039c0:	2102      	movs	r1, #2
 80039c2:	5499      	strb	r1, [r3, r2]
 80039c4:	e013      	b.n	80039ee <HAL_TIM_PWM_Start+0xa2>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d104      	bne.n	80039d6 <HAL_TIM_PWM_Start+0x8a>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	223f      	movs	r2, #63	; 0x3f
 80039d0:	2102      	movs	r1, #2
 80039d2:	5499      	strb	r1, [r3, r2]
 80039d4:	e00b      	b.n	80039ee <HAL_TIM_PWM_Start+0xa2>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d104      	bne.n	80039e6 <HAL_TIM_PWM_Start+0x9a>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2240      	movs	r2, #64	; 0x40
 80039e0:	2102      	movs	r1, #2
 80039e2:	5499      	strb	r1, [r3, r2]
 80039e4:	e003      	b.n	80039ee <HAL_TIM_PWM_Start+0xa2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2241      	movs	r2, #65	; 0x41
 80039ea:	2102      	movs	r1, #2
 80039ec:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6839      	ldr	r1, [r7, #0]
 80039f4:	2201      	movs	r2, #1
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 fd10 	bl	800441c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a29      	ldr	r2, [pc, #164]	; (8003aa8 <HAL_TIM_PWM_Start+0x15c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00e      	beq.n	8003a24 <HAL_TIM_PWM_Start+0xd8>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a28      	ldr	r2, [pc, #160]	; (8003aac <HAL_TIM_PWM_Start+0x160>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d009      	beq.n	8003a24 <HAL_TIM_PWM_Start+0xd8>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a26      	ldr	r2, [pc, #152]	; (8003ab0 <HAL_TIM_PWM_Start+0x164>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d004      	beq.n	8003a24 <HAL_TIM_PWM_Start+0xd8>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a25      	ldr	r2, [pc, #148]	; (8003ab4 <HAL_TIM_PWM_Start+0x168>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <HAL_TIM_PWM_Start+0xdc>
 8003a24:	2301      	movs	r3, #1
 8003a26:	e000      	b.n	8003a2a <HAL_TIM_PWM_Start+0xde>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d008      	beq.n	8003a40 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2180      	movs	r1, #128	; 0x80
 8003a3a:	0209      	lsls	r1, r1, #8
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <HAL_TIM_PWM_Start+0x15c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00f      	beq.n	8003a6a <HAL_TIM_PWM_Start+0x11e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	05db      	lsls	r3, r3, #23
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d009      	beq.n	8003a6a <HAL_TIM_PWM_Start+0x11e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	; (8003ab8 <HAL_TIM_PWM_Start+0x16c>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d004      	beq.n	8003a6a <HAL_TIM_PWM_Start+0x11e>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a11      	ldr	r2, [pc, #68]	; (8003aac <HAL_TIM_PWM_Start+0x160>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d111      	bne.n	8003a8e <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2207      	movs	r2, #7
 8003a72:	4013      	ands	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b06      	cmp	r3, #6
 8003a7a:	d010      	beq.n	8003a9e <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2101      	movs	r1, #1
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8c:	e007      	b.n	8003a9e <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2101      	movs	r1, #1
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b004      	add	sp, #16
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	40014400 	.word	0x40014400
 8003ab4:	40014800 	.word	0x40014800
 8003ab8:	40000400 	.word	0x40000400

08003abc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac8:	2317      	movs	r3, #23
 8003aca:	18fb      	adds	r3, r7, r3
 8003acc:	2200      	movs	r2, #0
 8003ace:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	223c      	movs	r2, #60	; 0x3c
 8003ad4:	5c9b      	ldrb	r3, [r3, r2]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d101      	bne.n	8003ade <HAL_TIM_PWM_ConfigChannel+0x22>
 8003ada:	2302      	movs	r3, #2
 8003adc:	e0ad      	b.n	8003c3a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	223c      	movs	r2, #60	; 0x3c
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b0c      	cmp	r3, #12
 8003aea:	d100      	bne.n	8003aee <HAL_TIM_PWM_ConfigChannel+0x32>
 8003aec:	e076      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x120>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b0c      	cmp	r3, #12
 8003af2:	d900      	bls.n	8003af6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003af4:	e095      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d04e      	beq.n	8003b9a <HAL_TIM_PWM_ConfigChannel+0xde>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d900      	bls.n	8003b04 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003b02:	e08e      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_TIM_PWM_ConfigChannel+0x56>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d021      	beq.n	8003b54 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003b10:	e087      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	0011      	movs	r1, r2
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f000 f9e8 	bl	8003ef0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699a      	ldr	r2, [r3, #24]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2108      	movs	r1, #8
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	699a      	ldr	r2, [r3, #24]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2104      	movs	r1, #4
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6999      	ldr	r1, [r3, #24]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	619a      	str	r2, [r3, #24]
      break;
 8003b52:	e06b      	b.n	8003c2c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	0011      	movs	r1, r2
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 fa4f 	bl	8004000 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699a      	ldr	r2, [r3, #24]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2180      	movs	r1, #128	; 0x80
 8003b6e:	0109      	lsls	r1, r1, #4
 8003b70:	430a      	orrs	r2, r1
 8003b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4931      	ldr	r1, [pc, #196]	; (8003c44 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003b80:	400a      	ands	r2, r1
 8003b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6999      	ldr	r1, [r3, #24]
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	021a      	lsls	r2, r3, #8
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	619a      	str	r2, [r3, #24]
      break;
 8003b98:	e048      	b.n	8003c2c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	0011      	movs	r1, r2
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f000 fab0 	bl	8004108 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2108      	movs	r1, #8
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69da      	ldr	r2, [r3, #28]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2104      	movs	r1, #4
 8003bc4:	438a      	bics	r2, r1
 8003bc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	69d9      	ldr	r1, [r3, #28]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	691a      	ldr	r2, [r3, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	61da      	str	r2, [r3, #28]
      break;
 8003bda:	e027      	b.n	8003c2c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	0011      	movs	r1, r2
 8003be4:	0018      	movs	r0, r3
 8003be6:	f000 fb15 	bl	8004214 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2180      	movs	r1, #128	; 0x80
 8003bf6:	0109      	lsls	r1, r1, #4
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	69da      	ldr	r2, [r3, #28]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	490f      	ldr	r1, [pc, #60]	; (8003c44 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003c08:	400a      	ands	r2, r1
 8003c0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	69d9      	ldr	r1, [r3, #28]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	021a      	lsls	r2, r3, #8
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	61da      	str	r2, [r3, #28]
      break;
 8003c20:	e004      	b.n	8003c2c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003c22:	2317      	movs	r3, #23
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	2201      	movs	r2, #1
 8003c28:	701a      	strb	r2, [r3, #0]
      break;
 8003c2a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	223c      	movs	r2, #60	; 0x3c
 8003c30:	2100      	movs	r1, #0
 8003c32:	5499      	strb	r1, [r3, r2]

  return status;
 8003c34:	2317      	movs	r3, #23
 8003c36:	18fb      	adds	r3, r7, r3
 8003c38:	781b      	ldrb	r3, [r3, #0]
}
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b006      	add	sp, #24
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	fffffbff 	.word	0xfffffbff

08003c48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	230f      	movs	r3, #15
 8003c54:	18fb      	adds	r3, r7, r3
 8003c56:	2200      	movs	r2, #0
 8003c58:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	223c      	movs	r2, #60	; 0x3c
 8003c5e:	5c9b      	ldrb	r3, [r3, r2]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_TIM_ConfigClockSource+0x20>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e0bc      	b.n	8003de2 <HAL_TIM_ConfigClockSource+0x19a>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	223c      	movs	r2, #60	; 0x3c
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	223d      	movs	r2, #61	; 0x3d
 8003c74:	2102      	movs	r1, #2
 8003c76:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2277      	movs	r2, #119	; 0x77
 8003c84:	4393      	bics	r3, r2
 8003c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4a58      	ldr	r2, [pc, #352]	; (8003dec <HAL_TIM_ConfigClockSource+0x1a4>)
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2280      	movs	r2, #128	; 0x80
 8003c9e:	0192      	lsls	r2, r2, #6
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d040      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0xde>
 8003ca4:	2280      	movs	r2, #128	; 0x80
 8003ca6:	0192      	lsls	r2, r2, #6
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d900      	bls.n	8003cae <HAL_TIM_ConfigClockSource+0x66>
 8003cac:	e088      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cae:	2280      	movs	r2, #128	; 0x80
 8003cb0:	0152      	lsls	r2, r2, #5
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d100      	bne.n	8003cb8 <HAL_TIM_ConfigClockSource+0x70>
 8003cb6:	e088      	b.n	8003dca <HAL_TIM_ConfigClockSource+0x182>
 8003cb8:	2280      	movs	r2, #128	; 0x80
 8003cba:	0152      	lsls	r2, r2, #5
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d900      	bls.n	8003cc2 <HAL_TIM_ConfigClockSource+0x7a>
 8003cc0:	e07e      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cc2:	2b70      	cmp	r3, #112	; 0x70
 8003cc4:	d018      	beq.n	8003cf8 <HAL_TIM_ConfigClockSource+0xb0>
 8003cc6:	d900      	bls.n	8003cca <HAL_TIM_ConfigClockSource+0x82>
 8003cc8:	e07a      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cca:	2b60      	cmp	r3, #96	; 0x60
 8003ccc:	d04f      	beq.n	8003d6e <HAL_TIM_ConfigClockSource+0x126>
 8003cce:	d900      	bls.n	8003cd2 <HAL_TIM_ConfigClockSource+0x8a>
 8003cd0:	e076      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cd2:	2b50      	cmp	r3, #80	; 0x50
 8003cd4:	d03b      	beq.n	8003d4e <HAL_TIM_ConfigClockSource+0x106>
 8003cd6:	d900      	bls.n	8003cda <HAL_TIM_ConfigClockSource+0x92>
 8003cd8:	e072      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cda:	2b40      	cmp	r3, #64	; 0x40
 8003cdc:	d057      	beq.n	8003d8e <HAL_TIM_ConfigClockSource+0x146>
 8003cde:	d900      	bls.n	8003ce2 <HAL_TIM_ConfigClockSource+0x9a>
 8003ce0:	e06e      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003ce2:	2b30      	cmp	r3, #48	; 0x30
 8003ce4:	d063      	beq.n	8003dae <HAL_TIM_ConfigClockSource+0x166>
 8003ce6:	d86b      	bhi.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d060      	beq.n	8003dae <HAL_TIM_ConfigClockSource+0x166>
 8003cec:	d868      	bhi.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d05d      	beq.n	8003dae <HAL_TIM_ConfigClockSource+0x166>
 8003cf2:	2b10      	cmp	r3, #16
 8003cf4:	d05b      	beq.n	8003dae <HAL_TIM_ConfigClockSource+0x166>
 8003cf6:	e063      	b.n	8003dc0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	6899      	ldr	r1, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f000 fb68 	bl	80043dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2277      	movs	r2, #119	; 0x77
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	609a      	str	r2, [r3, #8]
      break;
 8003d24:	e052      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6899      	ldr	r1, [r3, #8]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f000 fb51 	bl	80043dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2180      	movs	r1, #128	; 0x80
 8003d46:	01c9      	lsls	r1, r1, #7
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	609a      	str	r2, [r3, #8]
      break;
 8003d4c:	e03e      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	6859      	ldr	r1, [r3, #4]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	001a      	movs	r2, r3
 8003d5c:	f000 fac4 	bl	80042e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2150      	movs	r1, #80	; 0x50
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 fb1e 	bl	80043a8 <TIM_ITRx_SetConfig>
      break;
 8003d6c:	e02e      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6818      	ldr	r0, [r3, #0]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	6859      	ldr	r1, [r3, #4]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	001a      	movs	r2, r3
 8003d7c:	f000 fae2 	bl	8004344 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2160      	movs	r1, #96	; 0x60
 8003d86:	0018      	movs	r0, r3
 8003d88:	f000 fb0e 	bl	80043a8 <TIM_ITRx_SetConfig>
      break;
 8003d8c:	e01e      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	6859      	ldr	r1, [r3, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	f000 faa4 	bl	80042e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2140      	movs	r1, #64	; 0x40
 8003da6:	0018      	movs	r0, r3
 8003da8:	f000 fafe 	bl	80043a8 <TIM_ITRx_SetConfig>
      break;
 8003dac:	e00e      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	0019      	movs	r1, r3
 8003db8:	0010      	movs	r0, r2
 8003dba:	f000 faf5 	bl	80043a8 <TIM_ITRx_SetConfig>
      break;
 8003dbe:	e005      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003dc0:	230f      	movs	r3, #15
 8003dc2:	18fb      	adds	r3, r7, r3
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	701a      	strb	r2, [r3, #0]
      break;
 8003dc8:	e000      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003dca:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	223d      	movs	r2, #61	; 0x3d
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	223c      	movs	r2, #60	; 0x3c
 8003dd8:	2100      	movs	r1, #0
 8003dda:	5499      	strb	r1, [r3, r2]

  return status;
 8003ddc:	230f      	movs	r3, #15
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	781b      	ldrb	r3, [r3, #0]
}
 8003de2:	0018      	movs	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	b004      	add	sp, #16
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	ffff00ff 	.word	0xffff00ff

08003df0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <TIM_Base_SetConfig+0xe4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d008      	beq.n	8003e1a <TIM_Base_SetConfig+0x2a>
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	2380      	movs	r3, #128	; 0x80
 8003e0c:	05db      	lsls	r3, r3, #23
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d003      	beq.n	8003e1a <TIM_Base_SetConfig+0x2a>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a30      	ldr	r2, [pc, #192]	; (8003ed8 <TIM_Base_SetConfig+0xe8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d108      	bne.n	8003e2c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2270      	movs	r2, #112	; 0x70
 8003e1e:	4393      	bics	r3, r2
 8003e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a29      	ldr	r2, [pc, #164]	; (8003ed4 <TIM_Base_SetConfig+0xe4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d018      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	05db      	lsls	r3, r3, #23
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d013      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a25      	ldr	r2, [pc, #148]	; (8003ed8 <TIM_Base_SetConfig+0xe8>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d00f      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a24      	ldr	r2, [pc, #144]	; (8003edc <TIM_Base_SetConfig+0xec>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00b      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a23      	ldr	r2, [pc, #140]	; (8003ee0 <TIM_Base_SetConfig+0xf0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d007      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a22      	ldr	r2, [pc, #136]	; (8003ee4 <TIM_Base_SetConfig+0xf4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d003      	beq.n	8003e66 <TIM_Base_SetConfig+0x76>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a21      	ldr	r2, [pc, #132]	; (8003ee8 <TIM_Base_SetConfig+0xf8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d108      	bne.n	8003e78 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4a20      	ldr	r2, [pc, #128]	; (8003eec <TIM_Base_SetConfig+0xfc>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2280      	movs	r2, #128	; 0x80
 8003e7c:	4393      	bics	r3, r2
 8003e7e:	001a      	movs	r2, r3
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	689a      	ldr	r2, [r3, #8]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a0c      	ldr	r2, [pc, #48]	; (8003ed4 <TIM_Base_SetConfig+0xe4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00b      	beq.n	8003ebe <TIM_Base_SetConfig+0xce>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <TIM_Base_SetConfig+0xf0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d007      	beq.n	8003ebe <TIM_Base_SetConfig+0xce>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a0c      	ldr	r2, [pc, #48]	; (8003ee4 <TIM_Base_SetConfig+0xf4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d003      	beq.n	8003ebe <TIM_Base_SetConfig+0xce>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a0b      	ldr	r2, [pc, #44]	; (8003ee8 <TIM_Base_SetConfig+0xf8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d103      	bne.n	8003ec6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	691a      	ldr	r2, [r3, #16]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	615a      	str	r2, [r3, #20]
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	b004      	add	sp, #16
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40012c00 	.word	0x40012c00
 8003ed8:	40000400 	.word	0x40000400
 8003edc:	40002000 	.word	0x40002000
 8003ee0:	40014000 	.word	0x40014000
 8003ee4:	40014400 	.word	0x40014400
 8003ee8:	40014800 	.word	0x40014800
 8003eec:	fffffcff 	.word	0xfffffcff

08003ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	2201      	movs	r2, #1
 8003f00:	4393      	bics	r3, r2
 8003f02:	001a      	movs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2270      	movs	r2, #112	; 0x70
 8003f1e:	4393      	bics	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2203      	movs	r2, #3
 8003f26:	4393      	bics	r3, r2
 8003f28:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	2202      	movs	r2, #2
 8003f38:	4393      	bics	r3, r2
 8003f3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a27      	ldr	r2, [pc, #156]	; (8003fe8 <TIM_OC1_SetConfig+0xf8>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00b      	beq.n	8003f66 <TIM_OC1_SetConfig+0x76>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a26      	ldr	r2, [pc, #152]	; (8003fec <TIM_OC1_SetConfig+0xfc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d007      	beq.n	8003f66 <TIM_OC1_SetConfig+0x76>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a25      	ldr	r2, [pc, #148]	; (8003ff0 <TIM_OC1_SetConfig+0x100>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d003      	beq.n	8003f66 <TIM_OC1_SetConfig+0x76>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a24      	ldr	r2, [pc, #144]	; (8003ff4 <TIM_OC1_SetConfig+0x104>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d10c      	bne.n	8003f80 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2208      	movs	r2, #8
 8003f6a:	4393      	bics	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	2204      	movs	r2, #4
 8003f7c:	4393      	bics	r3, r2
 8003f7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a19      	ldr	r2, [pc, #100]	; (8003fe8 <TIM_OC1_SetConfig+0xf8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00b      	beq.n	8003fa0 <TIM_OC1_SetConfig+0xb0>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a18      	ldr	r2, [pc, #96]	; (8003fec <TIM_OC1_SetConfig+0xfc>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d007      	beq.n	8003fa0 <TIM_OC1_SetConfig+0xb0>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a17      	ldr	r2, [pc, #92]	; (8003ff0 <TIM_OC1_SetConfig+0x100>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d003      	beq.n	8003fa0 <TIM_OC1_SetConfig+0xb0>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a16      	ldr	r2, [pc, #88]	; (8003ff4 <TIM_OC1_SetConfig+0x104>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d111      	bne.n	8003fc4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	4a15      	ldr	r2, [pc, #84]	; (8003ff8 <TIM_OC1_SetConfig+0x108>)
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	4a14      	ldr	r2, [pc, #80]	; (8003ffc <TIM_OC1_SetConfig+0x10c>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	621a      	str	r2, [r3, #32]
}
 8003fde:	46c0      	nop			; (mov r8, r8)
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	b006      	add	sp, #24
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	40012c00 	.word	0x40012c00
 8003fec:	40014000 	.word	0x40014000
 8003ff0:	40014400 	.word	0x40014400
 8003ff4:	40014800 	.word	0x40014800
 8003ff8:	fffffeff 	.word	0xfffffeff
 8003ffc:	fffffdff 	.word	0xfffffdff

08004000 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	2210      	movs	r2, #16
 8004010:	4393      	bics	r3, r2
 8004012:	001a      	movs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4a2e      	ldr	r2, [pc, #184]	; (80040e8 <TIM_OC2_SetConfig+0xe8>)
 800402e:	4013      	ands	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	4a2d      	ldr	r2, [pc, #180]	; (80040ec <TIM_OC2_SetConfig+0xec>)
 8004036:	4013      	ands	r3, r2
 8004038:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2220      	movs	r2, #32
 800404a:	4393      	bics	r3, r2
 800404c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	4313      	orrs	r3, r2
 8004058:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a24      	ldr	r2, [pc, #144]	; (80040f0 <TIM_OC2_SetConfig+0xf0>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d10d      	bne.n	800407e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2280      	movs	r2, #128	; 0x80
 8004066:	4393      	bics	r3, r2
 8004068:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	4313      	orrs	r3, r2
 8004074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2240      	movs	r2, #64	; 0x40
 800407a:	4393      	bics	r3, r2
 800407c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a1b      	ldr	r2, [pc, #108]	; (80040f0 <TIM_OC2_SetConfig+0xf0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d00b      	beq.n	800409e <TIM_OC2_SetConfig+0x9e>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a1a      	ldr	r2, [pc, #104]	; (80040f4 <TIM_OC2_SetConfig+0xf4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d007      	beq.n	800409e <TIM_OC2_SetConfig+0x9e>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a19      	ldr	r2, [pc, #100]	; (80040f8 <TIM_OC2_SetConfig+0xf8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d003      	beq.n	800409e <TIM_OC2_SetConfig+0x9e>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a18      	ldr	r2, [pc, #96]	; (80040fc <TIM_OC2_SetConfig+0xfc>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d113      	bne.n	80040c6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4a17      	ldr	r2, [pc, #92]	; (8004100 <TIM_OC2_SetConfig+0x100>)
 80040a2:	4013      	ands	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	4a16      	ldr	r2, [pc, #88]	; (8004104 <TIM_OC2_SetConfig+0x104>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	621a      	str	r2, [r3, #32]
}
 80040e0:	46c0      	nop			; (mov r8, r8)
 80040e2:	46bd      	mov	sp, r7
 80040e4:	b006      	add	sp, #24
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	ffff8fff 	.word	0xffff8fff
 80040ec:	fffffcff 	.word	0xfffffcff
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	40014000 	.word	0x40014000
 80040f8:	40014400 	.word	0x40014400
 80040fc:	40014800 	.word	0x40014800
 8004100:	fffffbff 	.word	0xfffffbff
 8004104:	fffff7ff 	.word	0xfffff7ff

08004108 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	4a35      	ldr	r2, [pc, #212]	; (80041ec <TIM_OC3_SetConfig+0xe4>)
 8004118:	401a      	ands	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2270      	movs	r2, #112	; 0x70
 8004134:	4393      	bics	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2203      	movs	r2, #3
 800413c:	4393      	bics	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	4a28      	ldr	r2, [pc, #160]	; (80041f0 <TIM_OC3_SetConfig+0xe8>)
 800414e:	4013      	ands	r3, r2
 8004150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	021b      	lsls	r3, r3, #8
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	4313      	orrs	r3, r2
 800415c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a24      	ldr	r2, [pc, #144]	; (80041f4 <TIM_OC3_SetConfig+0xec>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d10d      	bne.n	8004182 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	4a23      	ldr	r2, [pc, #140]	; (80041f8 <TIM_OC3_SetConfig+0xf0>)
 800416a:	4013      	ands	r3, r2
 800416c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	4a1f      	ldr	r2, [pc, #124]	; (80041fc <TIM_OC3_SetConfig+0xf4>)
 800417e:	4013      	ands	r3, r2
 8004180:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a1b      	ldr	r2, [pc, #108]	; (80041f4 <TIM_OC3_SetConfig+0xec>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d00b      	beq.n	80041a2 <TIM_OC3_SetConfig+0x9a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a1c      	ldr	r2, [pc, #112]	; (8004200 <TIM_OC3_SetConfig+0xf8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d007      	beq.n	80041a2 <TIM_OC3_SetConfig+0x9a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a1b      	ldr	r2, [pc, #108]	; (8004204 <TIM_OC3_SetConfig+0xfc>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d003      	beq.n	80041a2 <TIM_OC3_SetConfig+0x9a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a1a      	ldr	r2, [pc, #104]	; (8004208 <TIM_OC3_SetConfig+0x100>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d113      	bne.n	80041ca <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	4a19      	ldr	r2, [pc, #100]	; (800420c <TIM_OC3_SetConfig+0x104>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	4a18      	ldr	r2, [pc, #96]	; (8004210 <TIM_OC3_SetConfig+0x108>)
 80041ae:	4013      	ands	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	011b      	lsls	r3, r3, #4
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	621a      	str	r2, [r3, #32]
}
 80041e4:	46c0      	nop			; (mov r8, r8)
 80041e6:	46bd      	mov	sp, r7
 80041e8:	b006      	add	sp, #24
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	fffffeff 	.word	0xfffffeff
 80041f0:	fffffdff 	.word	0xfffffdff
 80041f4:	40012c00 	.word	0x40012c00
 80041f8:	fffff7ff 	.word	0xfffff7ff
 80041fc:	fffffbff 	.word	0xfffffbff
 8004200:	40014000 	.word	0x40014000
 8004204:	40014400 	.word	0x40014400
 8004208:	40014800 	.word	0x40014800
 800420c:	ffffefff 	.word	0xffffefff
 8004210:	ffffdfff 	.word	0xffffdfff

08004214 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	4a28      	ldr	r2, [pc, #160]	; (80042c4 <TIM_OC4_SetConfig+0xb0>)
 8004224:	401a      	ands	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4a22      	ldr	r2, [pc, #136]	; (80042c8 <TIM_OC4_SetConfig+0xb4>)
 8004240:	4013      	ands	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	4a21      	ldr	r2, [pc, #132]	; (80042cc <TIM_OC4_SetConfig+0xb8>)
 8004248:	4013      	ands	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	021b      	lsls	r3, r3, #8
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4313      	orrs	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4a1d      	ldr	r2, [pc, #116]	; (80042d0 <TIM_OC4_SetConfig+0xbc>)
 800425c:	4013      	ands	r3, r2
 800425e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	031b      	lsls	r3, r3, #12
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a19      	ldr	r2, [pc, #100]	; (80042d4 <TIM_OC4_SetConfig+0xc0>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00b      	beq.n	800428c <TIM_OC4_SetConfig+0x78>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a18      	ldr	r2, [pc, #96]	; (80042d8 <TIM_OC4_SetConfig+0xc4>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d007      	beq.n	800428c <TIM_OC4_SetConfig+0x78>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a17      	ldr	r2, [pc, #92]	; (80042dc <TIM_OC4_SetConfig+0xc8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d003      	beq.n	800428c <TIM_OC4_SetConfig+0x78>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a16      	ldr	r2, [pc, #88]	; (80042e0 <TIM_OC4_SetConfig+0xcc>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d109      	bne.n	80042a0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	4a15      	ldr	r2, [pc, #84]	; (80042e4 <TIM_OC4_SetConfig+0xd0>)
 8004290:	4013      	ands	r3, r2
 8004292:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	019b      	lsls	r3, r3, #6
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	4313      	orrs	r3, r2
 800429e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	621a      	str	r2, [r3, #32]
}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	46bd      	mov	sp, r7
 80042be:	b006      	add	sp, #24
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	ffffefff 	.word	0xffffefff
 80042c8:	ffff8fff 	.word	0xffff8fff
 80042cc:	fffffcff 	.word	0xfffffcff
 80042d0:	ffffdfff 	.word	0xffffdfff
 80042d4:	40012c00 	.word	0x40012c00
 80042d8:	40014000 	.word	0x40014000
 80042dc:	40014400 	.word	0x40014400
 80042e0:	40014800 	.word	0x40014800
 80042e4:	ffffbfff 	.word	0xffffbfff

080042e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	2201      	movs	r2, #1
 8004300:	4393      	bics	r3, r2
 8004302:	001a      	movs	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	22f0      	movs	r2, #240	; 0xf0
 8004312:	4393      	bics	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	220a      	movs	r2, #10
 8004324:	4393      	bics	r3, r2
 8004326:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	621a      	str	r2, [r3, #32]
}
 800433c:	46c0      	nop			; (mov r8, r8)
 800433e:	46bd      	mov	sp, r7
 8004340:	b006      	add	sp, #24
 8004342:	bd80      	pop	{r7, pc}

08004344 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	2210      	movs	r2, #16
 8004356:	4393      	bics	r3, r2
 8004358:	001a      	movs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	4a0d      	ldr	r2, [pc, #52]	; (80043a4 <TIM_TI2_ConfigInputStage+0x60>)
 800436e:	4013      	ands	r3, r2
 8004370:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	031b      	lsls	r3, r3, #12
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	22a0      	movs	r2, #160	; 0xa0
 8004380:	4393      	bics	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4313      	orrs	r3, r2
 800438c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	621a      	str	r2, [r3, #32]
}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	46bd      	mov	sp, r7
 800439e:	b006      	add	sp, #24
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	46c0      	nop			; (mov r8, r8)
 80043a4:	ffff0fff 	.word	0xffff0fff

080043a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2270      	movs	r2, #112	; 0x70
 80043bc:	4393      	bics	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	2207      	movs	r2, #7
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	609a      	str	r2, [r3, #8]
}
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	46bd      	mov	sp, r7
 80043d6:	b004      	add	sp, #16
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	4a09      	ldr	r2, [pc, #36]	; (8004418 <TIM_ETR_SetConfig+0x3c>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	021a      	lsls	r2, r3, #8
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	431a      	orrs	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	4313      	orrs	r3, r2
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	609a      	str	r2, [r3, #8]
}
 8004410:	46c0      	nop			; (mov r8, r8)
 8004412:	46bd      	mov	sp, r7
 8004414:	b006      	add	sp, #24
 8004416:	bd80      	pop	{r7, pc}
 8004418:	ffff00ff 	.word	0xffff00ff

0800441c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	221f      	movs	r2, #31
 800442c:	4013      	ands	r3, r2
 800442e:	2201      	movs	r2, #1
 8004430:	409a      	lsls	r2, r3
 8004432:	0013      	movs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	43d2      	mvns	r2, r2
 800443e:	401a      	ands	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a1a      	ldr	r2, [r3, #32]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	211f      	movs	r1, #31
 800444c:	400b      	ands	r3, r1
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4099      	lsls	r1, r3
 8004452:	000b      	movs	r3, r1
 8004454:	431a      	orrs	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	621a      	str	r2, [r3, #32]
}
 800445a:	46c0      	nop			; (mov r8, r8)
 800445c:	46bd      	mov	sp, r7
 800445e:	b006      	add	sp, #24
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	223c      	movs	r2, #60	; 0x3c
 8004472:	5c9b      	ldrb	r3, [r3, r2]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004478:	2302      	movs	r3, #2
 800447a:	e047      	b.n	800450c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	223c      	movs	r2, #60	; 0x3c
 8004480:	2101      	movs	r1, #1
 8004482:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	223d      	movs	r2, #61	; 0x3d
 8004488:	2102      	movs	r1, #2
 800448a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2270      	movs	r2, #112	; 0x70
 80044a0:	4393      	bics	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a16      	ldr	r2, [pc, #88]	; (8004514 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00f      	beq.n	80044e0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	2380      	movs	r3, #128	; 0x80
 80044c6:	05db      	lsls	r3, r3, #23
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d009      	beq.n	80044e0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a11      	ldr	r2, [pc, #68]	; (8004518 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d004      	beq.n	80044e0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a10      	ldr	r2, [pc, #64]	; (800451c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d10c      	bne.n	80044fa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2280      	movs	r2, #128	; 0x80
 80044e4:	4393      	bics	r3, r2
 80044e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	223d      	movs	r2, #61	; 0x3d
 80044fe:	2101      	movs	r1, #1
 8004500:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	223c      	movs	r2, #60	; 0x3c
 8004506:	2100      	movs	r1, #0
 8004508:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b004      	add	sp, #16
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40000400 	.word	0x40000400
 800451c:	40014000 	.word	0x40014000

08004520 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	223c      	movs	r2, #60	; 0x3c
 8004532:	5c9b      	ldrb	r3, [r3, r2]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d101      	bne.n	800453c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004538:	2302      	movs	r3, #2
 800453a:	e03e      	b.n	80045ba <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	223c      	movs	r2, #60	; 0x3c
 8004540:	2101      	movs	r1, #1
 8004542:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	22ff      	movs	r2, #255	; 0xff
 8004548:	4393      	bics	r3, r2
 800454a:	001a      	movs	r2, r3
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4313      	orrs	r3, r2
 8004552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4a1b      	ldr	r2, [pc, #108]	; (80045c4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004558:	401a      	ands	r2, r3
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	4313      	orrs	r3, r2
 8004560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a18      	ldr	r2, [pc, #96]	; (80045c8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004566:	401a      	ands	r2, r3
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	4313      	orrs	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4a16      	ldr	r2, [pc, #88]	; (80045cc <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004574:	401a      	ands	r2, r3
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4a13      	ldr	r2, [pc, #76]	; (80045d0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8004582:	401a      	ands	r2, r3
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4a11      	ldr	r2, [pc, #68]	; (80045d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8004590:	401a      	ands	r2, r3
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4a0e      	ldr	r2, [pc, #56]	; (80045d8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800459e:	401a      	ands	r2, r3
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	69db      	ldr	r3, [r3, #28]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	223c      	movs	r2, #60	; 0x3c
 80045b4:	2100      	movs	r1, #0
 80045b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	0018      	movs	r0, r3
 80045bc:	46bd      	mov	sp, r7
 80045be:	b004      	add	sp, #16
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	fffffcff 	.word	0xfffffcff
 80045c8:	fffffbff 	.word	0xfffffbff
 80045cc:	fffff7ff 	.word	0xfffff7ff
 80045d0:	ffffefff 	.word	0xffffefff
 80045d4:	ffffdfff 	.word	0xffffdfff
 80045d8:	ffffbfff 	.word	0xffffbfff

080045dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e044      	b.n	8004678 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d107      	bne.n	8004606 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2274      	movs	r2, #116	; 0x74
 80045fa:	2100      	movs	r1, #0
 80045fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	0018      	movs	r0, r3
 8004602:	f7fd f98b 	bl	800191c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2224      	movs	r2, #36	; 0x24
 800460a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2101      	movs	r1, #1
 8004618:	438a      	bics	r2, r1
 800461a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	0018      	movs	r0, r3
 8004620:	f000 f830 	bl	8004684 <UART_SetConfig>
 8004624:	0003      	movs	r3, r0
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e024      	b.n	8004678 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	0018      	movs	r0, r3
 800463a:	f000 f9ab 	bl	8004994 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	490d      	ldr	r1, [pc, #52]	; (8004680 <HAL_UART_Init+0xa4>)
 800464a:	400a      	ands	r2, r1
 800464c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689a      	ldr	r2, [r3, #8]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	212a      	movs	r1, #42	; 0x2a
 800465a:	438a      	bics	r2, r1
 800465c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2101      	movs	r1, #1
 800466a:	430a      	orrs	r2, r1
 800466c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	0018      	movs	r0, r3
 8004672:	f000 fa43 	bl	8004afc <UART_CheckIdleState>
 8004676:	0003      	movs	r3, r0
}
 8004678:	0018      	movs	r0, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	b002      	add	sp, #8
 800467e:	bd80      	pop	{r7, pc}
 8004680:	ffffb7ff 	.word	0xffffb7ff

08004684 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b088      	sub	sp, #32
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800468c:	231e      	movs	r3, #30
 800468e:	18fb      	adds	r3, r7, r3
 8004690:	2200      	movs	r2, #0
 8004692:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	431a      	orrs	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	69db      	ldr	r3, [r3, #28]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4aaf      	ldr	r2, [pc, #700]	; (8004970 <UART_SetConfig+0x2ec>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	0019      	movs	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	430a      	orrs	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	4aaa      	ldr	r2, [pc, #680]	; (8004974 <UART_SetConfig+0x2f0>)
 80046ca:	4013      	ands	r3, r2
 80046cc:	0019      	movs	r1, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	4aa1      	ldr	r2, [pc, #644]	; (8004978 <UART_SetConfig+0x2f4>)
 80046f2:	4013      	ands	r3, r2
 80046f4:	0019      	movs	r1, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a9d      	ldr	r2, [pc, #628]	; (800497c <UART_SetConfig+0x2f8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d127      	bne.n	800475a <UART_SetConfig+0xd6>
 800470a:	4b9d      	ldr	r3, [pc, #628]	; (8004980 <UART_SetConfig+0x2fc>)
 800470c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470e:	2203      	movs	r2, #3
 8004710:	4013      	ands	r3, r2
 8004712:	2b03      	cmp	r3, #3
 8004714:	d00d      	beq.n	8004732 <UART_SetConfig+0xae>
 8004716:	d81b      	bhi.n	8004750 <UART_SetConfig+0xcc>
 8004718:	2b02      	cmp	r3, #2
 800471a:	d014      	beq.n	8004746 <UART_SetConfig+0xc2>
 800471c:	d818      	bhi.n	8004750 <UART_SetConfig+0xcc>
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <UART_SetConfig+0xa4>
 8004722:	2b01      	cmp	r3, #1
 8004724:	d00a      	beq.n	800473c <UART_SetConfig+0xb8>
 8004726:	e013      	b.n	8004750 <UART_SetConfig+0xcc>
 8004728:	231f      	movs	r3, #31
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	2200      	movs	r2, #0
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	e065      	b.n	80047fe <UART_SetConfig+0x17a>
 8004732:	231f      	movs	r3, #31
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	2202      	movs	r2, #2
 8004738:	701a      	strb	r2, [r3, #0]
 800473a:	e060      	b.n	80047fe <UART_SetConfig+0x17a>
 800473c:	231f      	movs	r3, #31
 800473e:	18fb      	adds	r3, r7, r3
 8004740:	2204      	movs	r2, #4
 8004742:	701a      	strb	r2, [r3, #0]
 8004744:	e05b      	b.n	80047fe <UART_SetConfig+0x17a>
 8004746:	231f      	movs	r3, #31
 8004748:	18fb      	adds	r3, r7, r3
 800474a:	2208      	movs	r2, #8
 800474c:	701a      	strb	r2, [r3, #0]
 800474e:	e056      	b.n	80047fe <UART_SetConfig+0x17a>
 8004750:	231f      	movs	r3, #31
 8004752:	18fb      	adds	r3, r7, r3
 8004754:	2210      	movs	r2, #16
 8004756:	701a      	strb	r2, [r3, #0]
 8004758:	e051      	b.n	80047fe <UART_SetConfig+0x17a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a89      	ldr	r2, [pc, #548]	; (8004984 <UART_SetConfig+0x300>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d134      	bne.n	80047ce <UART_SetConfig+0x14a>
 8004764:	4b86      	ldr	r3, [pc, #536]	; (8004980 <UART_SetConfig+0x2fc>)
 8004766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004768:	23c0      	movs	r3, #192	; 0xc0
 800476a:	029b      	lsls	r3, r3, #10
 800476c:	4013      	ands	r3, r2
 800476e:	22c0      	movs	r2, #192	; 0xc0
 8004770:	0292      	lsls	r2, r2, #10
 8004772:	4293      	cmp	r3, r2
 8004774:	d017      	beq.n	80047a6 <UART_SetConfig+0x122>
 8004776:	22c0      	movs	r2, #192	; 0xc0
 8004778:	0292      	lsls	r2, r2, #10
 800477a:	4293      	cmp	r3, r2
 800477c:	d822      	bhi.n	80047c4 <UART_SetConfig+0x140>
 800477e:	2280      	movs	r2, #128	; 0x80
 8004780:	0292      	lsls	r2, r2, #10
 8004782:	4293      	cmp	r3, r2
 8004784:	d019      	beq.n	80047ba <UART_SetConfig+0x136>
 8004786:	2280      	movs	r2, #128	; 0x80
 8004788:	0292      	lsls	r2, r2, #10
 800478a:	4293      	cmp	r3, r2
 800478c:	d81a      	bhi.n	80047c4 <UART_SetConfig+0x140>
 800478e:	2b00      	cmp	r3, #0
 8004790:	d004      	beq.n	800479c <UART_SetConfig+0x118>
 8004792:	2280      	movs	r2, #128	; 0x80
 8004794:	0252      	lsls	r2, r2, #9
 8004796:	4293      	cmp	r3, r2
 8004798:	d00a      	beq.n	80047b0 <UART_SetConfig+0x12c>
 800479a:	e013      	b.n	80047c4 <UART_SetConfig+0x140>
 800479c:	231f      	movs	r3, #31
 800479e:	18fb      	adds	r3, r7, r3
 80047a0:	2200      	movs	r2, #0
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e02b      	b.n	80047fe <UART_SetConfig+0x17a>
 80047a6:	231f      	movs	r3, #31
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	2202      	movs	r2, #2
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	e026      	b.n	80047fe <UART_SetConfig+0x17a>
 80047b0:	231f      	movs	r3, #31
 80047b2:	18fb      	adds	r3, r7, r3
 80047b4:	2204      	movs	r2, #4
 80047b6:	701a      	strb	r2, [r3, #0]
 80047b8:	e021      	b.n	80047fe <UART_SetConfig+0x17a>
 80047ba:	231f      	movs	r3, #31
 80047bc:	18fb      	adds	r3, r7, r3
 80047be:	2208      	movs	r2, #8
 80047c0:	701a      	strb	r2, [r3, #0]
 80047c2:	e01c      	b.n	80047fe <UART_SetConfig+0x17a>
 80047c4:	231f      	movs	r3, #31
 80047c6:	18fb      	adds	r3, r7, r3
 80047c8:	2210      	movs	r2, #16
 80047ca:	701a      	strb	r2, [r3, #0]
 80047cc:	e017      	b.n	80047fe <UART_SetConfig+0x17a>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a6d      	ldr	r2, [pc, #436]	; (8004988 <UART_SetConfig+0x304>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d104      	bne.n	80047e2 <UART_SetConfig+0x15e>
 80047d8:	231f      	movs	r3, #31
 80047da:	18fb      	adds	r3, r7, r3
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]
 80047e0:	e00d      	b.n	80047fe <UART_SetConfig+0x17a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a69      	ldr	r2, [pc, #420]	; (800498c <UART_SetConfig+0x308>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d104      	bne.n	80047f6 <UART_SetConfig+0x172>
 80047ec:	231f      	movs	r3, #31
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	2200      	movs	r2, #0
 80047f2:	701a      	strb	r2, [r3, #0]
 80047f4:	e003      	b.n	80047fe <UART_SetConfig+0x17a>
 80047f6:	231f      	movs	r3, #31
 80047f8:	18fb      	adds	r3, r7, r3
 80047fa:	2210      	movs	r2, #16
 80047fc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69da      	ldr	r2, [r3, #28]
 8004802:	2380      	movs	r3, #128	; 0x80
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	429a      	cmp	r2, r3
 8004808:	d15d      	bne.n	80048c6 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 800480a:	231f      	movs	r3, #31
 800480c:	18fb      	adds	r3, r7, r3
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d015      	beq.n	8004840 <UART_SetConfig+0x1bc>
 8004814:	dc18      	bgt.n	8004848 <UART_SetConfig+0x1c4>
 8004816:	2b04      	cmp	r3, #4
 8004818:	d00d      	beq.n	8004836 <UART_SetConfig+0x1b2>
 800481a:	dc15      	bgt.n	8004848 <UART_SetConfig+0x1c4>
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <UART_SetConfig+0x1a2>
 8004820:	2b02      	cmp	r3, #2
 8004822:	d005      	beq.n	8004830 <UART_SetConfig+0x1ac>
 8004824:	e010      	b.n	8004848 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004826:	f7fe fad5 	bl	8002dd4 <HAL_RCC_GetPCLK1Freq>
 800482a:	0003      	movs	r3, r0
 800482c:	61bb      	str	r3, [r7, #24]
        break;
 800482e:	e012      	b.n	8004856 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004830:	4b57      	ldr	r3, [pc, #348]	; (8004990 <UART_SetConfig+0x30c>)
 8004832:	61bb      	str	r3, [r7, #24]
        break;
 8004834:	e00f      	b.n	8004856 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004836:	f7fe fa43 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 800483a:	0003      	movs	r3, r0
 800483c:	61bb      	str	r3, [r7, #24]
        break;
 800483e:	e00a      	b.n	8004856 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004840:	2380      	movs	r3, #128	; 0x80
 8004842:	021b      	lsls	r3, r3, #8
 8004844:	61bb      	str	r3, [r7, #24]
        break;
 8004846:	e006      	b.n	8004856 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800484c:	231e      	movs	r3, #30
 800484e:	18fb      	adds	r3, r7, r3
 8004850:	2201      	movs	r2, #1
 8004852:	701a      	strb	r2, [r3, #0]
        break;
 8004854:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d100      	bne.n	800485e <UART_SetConfig+0x1da>
 800485c:	e07b      	b.n	8004956 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	005a      	lsls	r2, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	085b      	lsrs	r3, r3, #1
 8004868:	18d2      	adds	r2, r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	0019      	movs	r1, r3
 8004870:	0010      	movs	r0, r2
 8004872:	f7fb fc49 	bl	8000108 <__udivsi3>
 8004876:	0003      	movs	r3, r0
 8004878:	b29b      	uxth	r3, r3
 800487a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	2b0f      	cmp	r3, #15
 8004880:	d91c      	bls.n	80048bc <UART_SetConfig+0x238>
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	025b      	lsls	r3, r3, #9
 8004888:	429a      	cmp	r2, r3
 800488a:	d217      	bcs.n	80048bc <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	b29a      	uxth	r2, r3
 8004890:	200e      	movs	r0, #14
 8004892:	183b      	adds	r3, r7, r0
 8004894:	210f      	movs	r1, #15
 8004896:	438a      	bics	r2, r1
 8004898:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	085b      	lsrs	r3, r3, #1
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2207      	movs	r2, #7
 80048a2:	4013      	ands	r3, r2
 80048a4:	b299      	uxth	r1, r3
 80048a6:	183b      	adds	r3, r7, r0
 80048a8:	183a      	adds	r2, r7, r0
 80048aa:	8812      	ldrh	r2, [r2, #0]
 80048ac:	430a      	orrs	r2, r1
 80048ae:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	183a      	adds	r2, r7, r0
 80048b6:	8812      	ldrh	r2, [r2, #0]
 80048b8:	60da      	str	r2, [r3, #12]
 80048ba:	e04c      	b.n	8004956 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80048bc:	231e      	movs	r3, #30
 80048be:	18fb      	adds	r3, r7, r3
 80048c0:	2201      	movs	r2, #1
 80048c2:	701a      	strb	r2, [r3, #0]
 80048c4:	e047      	b.n	8004956 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048c6:	231f      	movs	r3, #31
 80048c8:	18fb      	adds	r3, r7, r3
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d015      	beq.n	80048fc <UART_SetConfig+0x278>
 80048d0:	dc18      	bgt.n	8004904 <UART_SetConfig+0x280>
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d00d      	beq.n	80048f2 <UART_SetConfig+0x26e>
 80048d6:	dc15      	bgt.n	8004904 <UART_SetConfig+0x280>
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <UART_SetConfig+0x25e>
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d005      	beq.n	80048ec <UART_SetConfig+0x268>
 80048e0:	e010      	b.n	8004904 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e2:	f7fe fa77 	bl	8002dd4 <HAL_RCC_GetPCLK1Freq>
 80048e6:	0003      	movs	r3, r0
 80048e8:	61bb      	str	r3, [r7, #24]
        break;
 80048ea:	e012      	b.n	8004912 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ec:	4b28      	ldr	r3, [pc, #160]	; (8004990 <UART_SetConfig+0x30c>)
 80048ee:	61bb      	str	r3, [r7, #24]
        break;
 80048f0:	e00f      	b.n	8004912 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f2:	f7fe f9e5 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 80048f6:	0003      	movs	r3, r0
 80048f8:	61bb      	str	r3, [r7, #24]
        break;
 80048fa:	e00a      	b.n	8004912 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fc:	2380      	movs	r3, #128	; 0x80
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	61bb      	str	r3, [r7, #24]
        break;
 8004902:	e006      	b.n	8004912 <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8004904:	2300      	movs	r3, #0
 8004906:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004908:	231e      	movs	r3, #30
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	2201      	movs	r2, #1
 800490e:	701a      	strb	r2, [r3, #0]
        break;
 8004910:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01e      	beq.n	8004956 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	085a      	lsrs	r2, r3, #1
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	18d2      	adds	r2, r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	0019      	movs	r1, r3
 8004928:	0010      	movs	r0, r2
 800492a:	f7fb fbed 	bl	8000108 <__udivsi3>
 800492e:	0003      	movs	r3, r0
 8004930:	b29b      	uxth	r3, r3
 8004932:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	2b0f      	cmp	r3, #15
 8004938:	d909      	bls.n	800494e <UART_SetConfig+0x2ca>
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	025b      	lsls	r3, r3, #9
 8004940:	429a      	cmp	r2, r3
 8004942:	d204      	bcs.n	800494e <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	60da      	str	r2, [r3, #12]
 800494c:	e003      	b.n	8004956 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800494e:	231e      	movs	r3, #30
 8004950:	18fb      	adds	r3, r7, r3
 8004952:	2201      	movs	r2, #1
 8004954:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004962:	231e      	movs	r3, #30
 8004964:	18fb      	adds	r3, r7, r3
 8004966:	781b      	ldrb	r3, [r3, #0]
}
 8004968:	0018      	movs	r0, r3
 800496a:	46bd      	mov	sp, r7
 800496c:	b008      	add	sp, #32
 800496e:	bd80      	pop	{r7, pc}
 8004970:	efff69f3 	.word	0xefff69f3
 8004974:	ffffcfff 	.word	0xffffcfff
 8004978:	fffff4ff 	.word	0xfffff4ff
 800497c:	40013800 	.word	0x40013800
 8004980:	40021000 	.word	0x40021000
 8004984:	40004400 	.word	0x40004400
 8004988:	40004800 	.word	0x40004800
 800498c:	40004c00 	.word	0x40004c00
 8004990:	007a1200 	.word	0x007a1200

08004994 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	2201      	movs	r2, #1
 80049a2:	4013      	ands	r3, r2
 80049a4:	d00b      	beq.n	80049be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	4a4a      	ldr	r2, [pc, #296]	; (8004ad8 <UART_AdvFeatureConfig+0x144>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	0019      	movs	r1, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c2:	2202      	movs	r2, #2
 80049c4:	4013      	ands	r3, r2
 80049c6:	d00b      	beq.n	80049e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	4a43      	ldr	r2, [pc, #268]	; (8004adc <UART_AdvFeatureConfig+0x148>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	0019      	movs	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	2204      	movs	r2, #4
 80049e6:	4013      	ands	r3, r2
 80049e8:	d00b      	beq.n	8004a02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	4a3b      	ldr	r2, [pc, #236]	; (8004ae0 <UART_AdvFeatureConfig+0x14c>)
 80049f2:	4013      	ands	r3, r2
 80049f4:	0019      	movs	r1, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	2208      	movs	r2, #8
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d00b      	beq.n	8004a24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	4a34      	ldr	r2, [pc, #208]	; (8004ae4 <UART_AdvFeatureConfig+0x150>)
 8004a14:	4013      	ands	r3, r2
 8004a16:	0019      	movs	r1, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	2210      	movs	r2, #16
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	d00b      	beq.n	8004a46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	4a2c      	ldr	r2, [pc, #176]	; (8004ae8 <UART_AdvFeatureConfig+0x154>)
 8004a36:	4013      	ands	r3, r2
 8004a38:	0019      	movs	r1, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d00b      	beq.n	8004a68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	4a25      	ldr	r2, [pc, #148]	; (8004aec <UART_AdvFeatureConfig+0x158>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	0019      	movs	r1, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	2240      	movs	r2, #64	; 0x40
 8004a6e:	4013      	ands	r3, r2
 8004a70:	d01d      	beq.n	8004aae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4a1d      	ldr	r2, [pc, #116]	; (8004af0 <UART_AdvFeatureConfig+0x15c>)
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	0019      	movs	r1, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a8e:	2380      	movs	r3, #128	; 0x80
 8004a90:	035b      	lsls	r3, r3, #13
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d10b      	bne.n	8004aae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	4a15      	ldr	r2, [pc, #84]	; (8004af4 <UART_AdvFeatureConfig+0x160>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	0019      	movs	r1, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab2:	2280      	movs	r2, #128	; 0x80
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	d00b      	beq.n	8004ad0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	4a0e      	ldr	r2, [pc, #56]	; (8004af8 <UART_AdvFeatureConfig+0x164>)
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	0019      	movs	r1, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	605a      	str	r2, [r3, #4]
  }
}
 8004ad0:	46c0      	nop			; (mov r8, r8)
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	b002      	add	sp, #8
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	fffdffff 	.word	0xfffdffff
 8004adc:	fffeffff 	.word	0xfffeffff
 8004ae0:	fffbffff 	.word	0xfffbffff
 8004ae4:	ffff7fff 	.word	0xffff7fff
 8004ae8:	ffffefff 	.word	0xffffefff
 8004aec:	ffffdfff 	.word	0xffffdfff
 8004af0:	ffefffff 	.word	0xffefffff
 8004af4:	ff9fffff 	.word	0xff9fffff
 8004af8:	fff7ffff 	.word	0xfff7ffff

08004afc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2280      	movs	r2, #128	; 0x80
 8004b08:	2100      	movs	r1, #0
 8004b0a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b0c:	f7fc ffd6 	bl	8001abc <HAL_GetTick>
 8004b10:	0003      	movs	r3, r0
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2208      	movs	r2, #8
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d10c      	bne.n	8004b3c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2280      	movs	r2, #128	; 0x80
 8004b26:	0391      	lsls	r1, r2, #14
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	4a17      	ldr	r2, [pc, #92]	; (8004b88 <UART_CheckIdleState+0x8c>)
 8004b2c:	9200      	str	r2, [sp, #0]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f000 f82c 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004b34:	1e03      	subs	r3, r0, #0
 8004b36:	d001      	beq.n	8004b3c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e021      	b.n	8004b80 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2204      	movs	r2, #4
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d10c      	bne.n	8004b64 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2280      	movs	r2, #128	; 0x80
 8004b4e:	03d1      	lsls	r1, r2, #15
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	4a0d      	ldr	r2, [pc, #52]	; (8004b88 <UART_CheckIdleState+0x8c>)
 8004b54:	9200      	str	r2, [sp, #0]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f000 f818 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004b5c:	1e03      	subs	r3, r0, #0
 8004b5e:	d001      	beq.n	8004b64 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e00d      	b.n	8004b80 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2220      	movs	r2, #32
 8004b68:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2274      	movs	r2, #116	; 0x74
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	0018      	movs	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	b004      	add	sp, #16
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	01ffffff 	.word	0x01ffffff

08004b8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b094      	sub	sp, #80	; 0x50
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	1dfb      	adds	r3, r7, #7
 8004b9a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9c:	e0a3      	b.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	d100      	bne.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004ba4:	e09f      	b.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f7fc ff89 	bl	8001abc <HAL_GetTick>
 8004baa:	0002      	movs	r2, r0
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d302      	bcc.n	8004bbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004bb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d13d      	bne.n	8004c38 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bbc:	f3ef 8310 	mrs	r3, PRIMASK
 8004bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bcc:	f383 8810 	msr	PRIMASK, r3
}
 8004bd0:	46c0      	nop			; (mov r8, r8)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	494c      	ldr	r1, [pc, #304]	; (8004d10 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004bde:	400a      	ands	r2, r1
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be8:	f383 8810 	msr	PRIMASK, r3
}
 8004bec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bee:	f3ef 8310 	mrs	r3, PRIMASK
 8004bf2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bf6:	643b      	str	r3, [r7, #64]	; 0x40
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfe:	f383 8810 	msr	PRIMASK, r3
}
 8004c02:	46c0      	nop			; (mov r8, r8)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2101      	movs	r1, #1
 8004c10:	438a      	bics	r2, r1
 8004c12:	609a      	str	r2, [r3, #8]
 8004c14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c16:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c1a:	f383 8810 	msr	PRIMASK, r3
}
 8004c1e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2274      	movs	r2, #116	; 0x74
 8004c30:	2100      	movs	r1, #0
 8004c32:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e067      	b.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2204      	movs	r2, #4
 8004c40:	4013      	ands	r3, r2
 8004c42:	d050      	beq.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	69da      	ldr	r2, [r3, #28]
 8004c4a:	2380      	movs	r3, #128	; 0x80
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	401a      	ands	r2, r3
 8004c50:	2380      	movs	r3, #128	; 0x80
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d146      	bne.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2280      	movs	r2, #128	; 0x80
 8004c5e:	0112      	lsls	r2, r2, #4
 8004c60:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c62:	f3ef 8310 	mrs	r3, PRIMASK
 8004c66:	613b      	str	r3, [r7, #16]
  return(result);
 8004c68:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f383 8810 	msr	PRIMASK, r3
}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4923      	ldr	r1, [pc, #140]	; (8004d10 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004c84:	400a      	ands	r2, r1
 8004c86:	601a      	str	r2, [r3, #0]
 8004c88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	f383 8810 	msr	PRIMASK, r3
}
 8004c92:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c94:	f3ef 8310 	mrs	r3, PRIMASK
 8004c98:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c9a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca2:	6a3b      	ldr	r3, [r7, #32]
 8004ca4:	f383 8810 	msr	PRIMASK, r3
}
 8004ca8:	46c0      	nop			; (mov r8, r8)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	438a      	bics	r2, r1
 8004cb8:	609a      	str	r2, [r3, #8]
 8004cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cbc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	f383 8810 	msr	PRIMASK, r3
}
 8004cc4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2220      	movs	r2, #32
 8004cca:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2280      	movs	r2, #128	; 0x80
 8004cd6:	2120      	movs	r1, #32
 8004cd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2274      	movs	r2, #116	; 0x74
 8004cde:	2100      	movs	r1, #0
 8004ce0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e010      	b.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	425a      	negs	r2, r3
 8004cf6:	4153      	adcs	r3, r2
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	001a      	movs	r2, r3
 8004cfc:	1dfb      	adds	r3, r7, #7
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d100      	bne.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004d04:	e74b      	b.n	8004b9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	0018      	movs	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	b014      	add	sp, #80	; 0x50
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	fffffe5f 	.word	0xfffffe5f

08004d14 <__libc_init_array>:
 8004d14:	b570      	push	{r4, r5, r6, lr}
 8004d16:	2600      	movs	r6, #0
 8004d18:	4d0c      	ldr	r5, [pc, #48]	; (8004d4c <__libc_init_array+0x38>)
 8004d1a:	4c0d      	ldr	r4, [pc, #52]	; (8004d50 <__libc_init_array+0x3c>)
 8004d1c:	1b64      	subs	r4, r4, r5
 8004d1e:	10a4      	asrs	r4, r4, #2
 8004d20:	42a6      	cmp	r6, r4
 8004d22:	d109      	bne.n	8004d38 <__libc_init_array+0x24>
 8004d24:	2600      	movs	r6, #0
 8004d26:	f000 f821 	bl	8004d6c <_init>
 8004d2a:	4d0a      	ldr	r5, [pc, #40]	; (8004d54 <__libc_init_array+0x40>)
 8004d2c:	4c0a      	ldr	r4, [pc, #40]	; (8004d58 <__libc_init_array+0x44>)
 8004d2e:	1b64      	subs	r4, r4, r5
 8004d30:	10a4      	asrs	r4, r4, #2
 8004d32:	42a6      	cmp	r6, r4
 8004d34:	d105      	bne.n	8004d42 <__libc_init_array+0x2e>
 8004d36:	bd70      	pop	{r4, r5, r6, pc}
 8004d38:	00b3      	lsls	r3, r6, #2
 8004d3a:	58eb      	ldr	r3, [r5, r3]
 8004d3c:	4798      	blx	r3
 8004d3e:	3601      	adds	r6, #1
 8004d40:	e7ee      	b.n	8004d20 <__libc_init_array+0xc>
 8004d42:	00b3      	lsls	r3, r6, #2
 8004d44:	58eb      	ldr	r3, [r5, r3]
 8004d46:	4798      	blx	r3
 8004d48:	3601      	adds	r6, #1
 8004d4a:	e7f2      	b.n	8004d32 <__libc_init_array+0x1e>
 8004d4c:	08004e80 	.word	0x08004e80
 8004d50:	08004e80 	.word	0x08004e80
 8004d54:	08004e80 	.word	0x08004e80
 8004d58:	08004e84 	.word	0x08004e84

08004d5c <memset>:
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	1882      	adds	r2, r0, r2
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d100      	bne.n	8004d66 <memset+0xa>
 8004d64:	4770      	bx	lr
 8004d66:	7019      	strb	r1, [r3, #0]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	e7f9      	b.n	8004d60 <memset+0x4>

08004d6c <_init>:
 8004d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6e:	46c0      	nop			; (mov r8, r8)
 8004d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d72:	bc08      	pop	{r3}
 8004d74:	469e      	mov	lr, r3
 8004d76:	4770      	bx	lr

08004d78 <_fini>:
 8004d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7a:	46c0      	nop			; (mov r8, r8)
 8004d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7e:	bc08      	pop	{r3}
 8004d80:	469e      	mov	lr, r3
 8004d82:	4770      	bx	lr
