// Seed: 381331188
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  or primCall (id_1, id_2, id_3, id_4);
  inout wire id_1;
  wire id_4;
  assign id_1 = -1;
  module_2 modCall_1 ();
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3
);
  logic id_5 = 1;
  xnor primCall (id_3, id_0, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  reg id_1, id_2 = id_1, id_3, id_4;
  initial begin : LABEL_0
    id_1 <= id_1;
    id_3 <= -1;
  end
endmodule
