# Reading F:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do ex8_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ex8_2 {F:/FPGA Project/ex8_2/ex8_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ex8_2" F:/FPGA Project/ex8_2/ex8_2.v 
# -- Compiling module ex8_2
# 
# Top level modules:
# 	ex8_2
# End time: 14:10:07 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ex8_2 {F:/FPGA Project/ex8_2/out_put.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ex8_2" F:/FPGA Project/ex8_2/out_put.v 
# -- Compiling module out_put
# 
# Top level modules:
# 	out_put
# End time: 14:10:07 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ex8_2 {F:/FPGA Project/ex8_2/ps2_keyboard_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ex8_2" F:/FPGA Project/ex8_2/ps2_keyboard_model.v 
# -- Compiling module ps2_keyboard_model
# 
# Top level modules:
# 	ps2_keyboard_model
# End time: 14:10:07 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ex8_2/simulation/modelsim {F:/FPGA Project/ex8_2/simulation/modelsim/ex8_2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ex8_2/simulation/modelsim" F:/FPGA Project/ex8_2/simulation/modelsim/ex8_2.vt 
# -- Compiling module ex8_2_vlg_tst
# 
# Top level modules:
# 	ex8_2_vlg_tst
# End time: 14:10:08 on Nov 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ex8_2 {F:/FPGA Project/ex8_2/ps2_keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:08 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ex8_2" F:/FPGA Project/ex8_2/ps2_keyboard.v 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 14:10:08 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ex8_2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ex8_2_vlg_tst 
# Start time: 14:10:08 on Nov 20,2019
# Loading work.ex8_2_vlg_tst
# Loading work.ps2_keyboard
# Loading work.ps2_keyboard_model
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: asus  Hostname: KEVINPRO-PC  ProcessID: 85340
#           Attempting to use alternate WLF file "./wlftaewrax".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaewrax
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA Project/ex8_2/simulation/modelsim/ex8_2.vt(59)
#    Time: 6340 ns  Iteration: 0  Instance: /ex8_2_vlg_tst
# Break in Module ex8_2_vlg_tst at F:/FPGA Project/ex8_2/simulation/modelsim/ex8_2.vt line 59
# End time: 14:16:44 on Nov 20,2019, Elapsed time: 0:06:36
# Errors: 0, Warnings: 2
