
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001175c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a710  08011a00  08011a00  00021a00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c110  0801c110  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801c110  0801c110  0002c110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c118  0801c118  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c118  0801c118  0002c118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c11c  0801c11c  0002c11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e0  24000000  0801c120  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000fa50  240005e0  0801c700  000305e0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  24010030  0801c700  00040030  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005b856  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000972c  00000000  00000000  000aa884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b10  00000000  00000000  000b3fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00004688  00000000  00000000  000b5ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000401f7  00000000  00000000  000ba148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003d89b  00000000  00000000  000fa33f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00183dff  00000000  00000000  00137bda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c8  00000000  00000000  002bb9d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007278  00000000  00000000  002bbaa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000284bd  00000000  00000000  002c2d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240005e0 	.word	0x240005e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080119e4 	.word	0x080119e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240005e4 	.word	0x240005e4
 80002dc:	080119e4 	.word	0x080119e4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <printPunctuation>:
	// marks. Then as I was copying code off of web sites I added
	// characters we don't normally see on the air and the list got
	// a little long. Using 'switch' to handle them is much better.


	switch (myNum) {
 8000688:	4b2a      	ldr	r3, [pc, #168]	; (8000734 <printPunctuation+0xac>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b7a      	cmp	r3, #122	; 0x7a
 800068e:	dc20      	bgt.n	80006d2 <printPunctuation+0x4a>
 8000690:	2b46      	cmp	r3, #70	; 0x46
 8000692:	dd2a      	ble.n	80006ea <printPunctuation+0x62>
 8000694:	3b47      	subs	r3, #71	; 0x47
 8000696:	2b33      	cmp	r3, #51	; 0x33
 8000698:	d827      	bhi.n	80006ea <printPunctuation+0x62>
 800069a:	e8df f003 	tbb	[pc, r3]
 800069e:	262b      	.short	0x262b
 80006a0:	2f262626 	.word	0x2f262626
 80006a4:	26262626 	.word	0x26262626
 80006a8:	33262626 	.word	0x33262626
 80006ac:	26262626 	.word	0x26262626
 80006b0:	26262626 	.word	0x26262626
 80006b4:	26263726 	.word	0x26263726
 80006b8:	2626263b 	.word	0x2626263b
 80006bc:	2626263f 	.word	0x2626263f
 80006c0:	26264326 	.word	0x26264326
 80006c4:	26262626 	.word	0x26262626
 80006c8:	26472626 	.word	0x26472626
 80006cc:	26262626 	.word	0x26262626
 80006d0:	2226      	.short	0x2226
 80006d2:	2bf6      	cmp	r3, #246	; 0xf6
 80006d4:	d109      	bne.n	80006ea <printPunctuation+0x62>
		break;
	case 115:
		lcdGuy = '?';
		break;
	case 246:
		lcdGuy = '$';
 80006d6:	4a18      	ldr	r2, [pc, #96]	; (8000738 <printPunctuation+0xb0>)
 80006d8:	2324      	movs	r3, #36	; 0x24
 80006da:	7013      	strb	r3, [r2, #0]
	sendToLCD();    // go figure out where to put it on the display
}

void sendToLCD(){

	DecodedCWChar = lcdGuy;
 80006dc:	4a17      	ldr	r2, [pc, #92]	; (800073c <printPunctuation+0xb4>)
 80006de:	7013      	strb	r3, [r2, #0]
}
 80006e0:	4770      	bx	lr
		lcdGuy = 'k';
 80006e2:	4a15      	ldr	r2, [pc, #84]	; (8000738 <printPunctuation+0xb0>)
 80006e4:	236b      	movs	r3, #107	; 0x6b
 80006e6:	7013      	strb	r3, [r2, #0]
		break;
 80006e8:	e7f8      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '#';    // Should not get here
 80006ea:	2223      	movs	r2, #35	; 0x23
 80006ec:	4912      	ldr	r1, [pc, #72]	; (8000738 <printPunctuation+0xb0>)
		break;
 80006ee:	4613      	mov	r3, r2
		lcdGuy = '#';    // Should not get here
 80006f0:	700a      	strb	r2, [r1, #0]
		break;
 80006f2:	e7f3      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = ':';
 80006f4:	4a10      	ldr	r2, [pc, #64]	; (8000738 <printPunctuation+0xb0>)
 80006f6:	233a      	movs	r3, #58	; 0x3a
 80006f8:	7013      	strb	r3, [r2, #0]
		break;
 80006fa:	e7ef      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = ',';
 80006fc:	4a0e      	ldr	r2, [pc, #56]	; (8000738 <printPunctuation+0xb0>)
 80006fe:	232c      	movs	r3, #44	; 0x2c
 8000700:	7013      	strb	r3, [r2, #0]
		break;
 8000702:	e7eb      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '!';
 8000704:	4a0c      	ldr	r2, [pc, #48]	; (8000738 <printPunctuation+0xb0>)
 8000706:	2321      	movs	r3, #33	; 0x21
 8000708:	7013      	strb	r3, [r2, #0]
		break;
 800070a:	e7e7      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '-';
 800070c:	4a0a      	ldr	r2, [pc, #40]	; (8000738 <printPunctuation+0xb0>)
 800070e:	232d      	movs	r3, #45	; 0x2d
 8000710:	7013      	strb	r3, [r2, #0]
		break;
 8000712:	e7e3      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = 39;    // Apostrophe
 8000714:	4a08      	ldr	r2, [pc, #32]	; (8000738 <printPunctuation+0xb0>)
 8000716:	2327      	movs	r3, #39	; 0x27
 8000718:	7013      	strb	r3, [r2, #0]
		break;
 800071a:	e7df      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '@';
 800071c:	4a06      	ldr	r2, [pc, #24]	; (8000738 <printPunctuation+0xb0>)
 800071e:	2340      	movs	r3, #64	; 0x40
 8000720:	7013      	strb	r3, [r2, #0]
		break;
 8000722:	e7db      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '.';
 8000724:	4a04      	ldr	r2, [pc, #16]	; (8000738 <printPunctuation+0xb0>)
 8000726:	232e      	movs	r3, #46	; 0x2e
 8000728:	7013      	strb	r3, [r2, #0]
		break;
 800072a:	e7d7      	b.n	80006dc <printPunctuation+0x54>
		lcdGuy = '?';
 800072c:	4a02      	ldr	r2, [pc, #8]	; (8000738 <printPunctuation+0xb0>)
 800072e:	233f      	movs	r3, #63	; 0x3f
 8000730:	7013      	strb	r3, [r2, #0]
		break;
 8000732:	e7d3      	b.n	80006dc <printPunctuation+0x54>
 8000734:	2400060c 	.word	0x2400060c
 8000738:	24000041 	.word	0x24000041
 800073c:	2400a5dc 	.word	0x2400a5dc

08000740 <keyIsUp>:
void keyIsUp() {
 8000740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 8000742:	4c50      	ldr	r4, [pc, #320]	; (8000884 <keyIsUp+0x144>)
	LED_GREEN_OFF;
 8000744:	2200      	movs	r2, #0
 8000746:	f44f 7180 	mov.w	r1, #256	; 0x100
 800074a:	484f      	ldr	r0, [pc, #316]	; (8000888 <keyIsUp+0x148>)
 800074c:	f006 f9d6 	bl	8006afc <HAL_GPIO_WritePin>
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 8000750:	6823      	ldr	r3, [r4, #0]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d07d      	beq.n	8000852 <keyIsUp+0x112>
	upTime = HAL_GetTick() - startUpTime;
 8000756:	f003 fa0d 	bl	8003b74 <HAL_GetTick>
 800075a:	6823      	ldr	r3, [r4, #0]
 800075c:	4c4b      	ldr	r4, [pc, #300]	; (800088c <keyIsUp+0x14c>)
 800075e:	1ac0      	subs	r0, r0, r3
	if (upTime<10)return;
 8000760:	2809      	cmp	r0, #9
	upTime = HAL_GetTick() - startUpTime;
 8000762:	6020      	str	r0, [r4, #0]
	if (upTime<10)return;
 8000764:	dd4d      	ble.n	8000802 <keyIsUp+0xc2>
	if (upTime > (averageDah*2)) {
 8000766:	4e4a      	ldr	r6, [pc, #296]	; (8000890 <keyIsUp+0x150>)
 8000768:	6833      	ldr	r3, [r6, #0]
 800076a:	ebb0 0f43 	cmp.w	r0, r3, lsl #1
 800076e:	dd26      	ble.n	80007be <keyIsUp+0x7e>
	if (justDid) return;  // only one space, no matter how long the gap
 8000770:	4b48      	ldr	r3, [pc, #288]	; (8000894 <keyIsUp+0x154>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	bb1a      	cbnz	r2, 80007be <keyIsUp+0x7e>
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 8000776:	4a48      	ldr	r2, [pc, #288]	; (8000898 <keyIsUp+0x158>)
	justDid = true;       // so we don't do this twice
 8000778:	2501      	movs	r5, #1
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 800077a:	4f48      	ldr	r7, [pc, #288]	; (800089c <keyIsUp+0x15c>)
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 800077c:	6811      	ldr	r1, [r2, #0]
	justDid = true;       // so we don't do this twice
 800077e:	701d      	strb	r5, [r3, #0]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 8000780:	1840      	adds	r0, r0, r1
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 8000782:	4b47      	ldr	r3, [pc, #284]	; (80008a0 <keyIsUp+0x160>)
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 8000784:	bf48      	it	mi
 8000786:	1940      	addmi	r0, r0, r5
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 8000788:	6819      	ldr	r1, [r3, #0]
	lastSpace=letterCount;         // keep track of this, our last, space
 800078a:	4b46      	ldr	r3, [pc, #280]	; (80008a4 <keyIsUp+0x164>)
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 800078c:	2520      	movs	r5, #32
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 800078e:	1040      	asrs	r0, r0, #1
	if (letterCount < 20) {
 8000790:	2913      	cmp	r1, #19
	lastSpace=letterCount;         // keep track of this, our last, space
 8000792:	6019      	str	r1, [r3, #0]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 8000794:	f100 0014 	add.w	r0, r0, #20
	lastWordCount=0;      // start counting length of word again
 8000798:	4b43      	ldr	r3, [pc, #268]	; (80008a8 <keyIsUp+0x168>)
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 800079a:	547d      	strb	r5, [r7, r1]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 800079c:	6010      	str	r0, [r2, #0]
	lastWordCount=0;      // start counting length of word again
 800079e:	f04f 0000 	mov.w	r0, #0
 80007a2:	f04f 3220 	mov.w	r2, #538976288	; 0x20202020
	lcdGuy=' ';         // this is going to go to the LCD
 80007a6:	4f41      	ldr	r7, [pc, #260]	; (80008ac <keyIsUp+0x16c>)
	lastWordCount=0;      // start counting length of word again
 80007a8:	6018      	str	r0, [r3, #0]
	for (int i=0; i<20; i++) {
 80007aa:	4b41      	ldr	r3, [pc, #260]	; (80008b0 <keyIsUp+0x170>)
	lcdGuy=' ';         // this is going to go to the LCD
 80007ac:	703d      	strb	r5, [r7, #0]
 80007ae:	611a      	str	r2, [r3, #16]
	if (letterCount < 20) {
 80007b0:	e9c3 2200 	strd	r2, r2, [r3]
 80007b4:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80007b8:	dc01      	bgt.n	80007be <keyIsUp+0x7e>
	DecodedCWChar = lcdGuy;
 80007ba:	4b3e      	ldr	r3, [pc, #248]	; (80008b4 <keyIsUp+0x174>)
 80007bc:	701d      	strb	r5, [r3, #0]
	if (startDownTime > 0){
 80007be:	4d3e      	ldr	r5, [pc, #248]	; (80008b8 <keyIsUp+0x178>)
 80007c0:	682b      	ldr	r3, [r5, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	dc1e      	bgt.n	8000804 <keyIsUp+0xc4>
	if (!ditOrDah) {
 80007c6:	4b3d      	ldr	r3, [pc, #244]	; (80008bc <keyIsUp+0x17c>)
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	b33a      	cbz	r2, 800081c <keyIsUp+0xdc>
	if (!characterDone) {
 80007cc:	483c      	ldr	r0, [pc, #240]	; (80008c0 <keyIsUp+0x180>)
 80007ce:	7803      	ldrb	r3, [r0, #0]
 80007d0:	b9bb      	cbnz	r3, 8000802 <keyIsUp+0xc2>
		if (upTime > dit) {
 80007d2:	4a3c      	ldr	r2, [pc, #240]	; (80008c4 <keyIsUp+0x184>)
 80007d4:	6821      	ldr	r1, [r4, #0]
 80007d6:	6812      	ldr	r2, [r2, #0]
 80007d8:	4291      	cmp	r1, r2
 80007da:	dd0f      	ble.n	80007fc <keyIsUp+0xbc>
	if (myNum > 63) {
 80007dc:	4c3a      	ldr	r4, [pc, #232]	; (80008c8 <keyIsUp+0x188>)
	justDid = false;         // OK to print a space again after this
 80007de:	492d      	ldr	r1, [pc, #180]	; (8000894 <keyIsUp+0x154>)
	if (myNum > 63) {
 80007e0:	6822      	ldr	r2, [r4, #0]
	justDid = false;         // OK to print a space again after this
 80007e2:	700b      	strb	r3, [r1, #0]
	if (myNum > 63) {
 80007e4:	2a3f      	cmp	r2, #63	; 0x3f
 80007e6:	dc4a      	bgt.n	800087e <keyIsUp+0x13e>
	lcdGuy = mySet[myNum]; // Find the letter in the character set
 80007e8:	4b38      	ldr	r3, [pc, #224]	; (80008cc <keyIsUp+0x18c>)
 80007ea:	4930      	ldr	r1, [pc, #192]	; (80008ac <keyIsUp+0x16c>)
 80007ec:	5c9b      	ldrb	r3, [r3, r2]
	DecodedCWChar = lcdGuy;
 80007ee:	4a31      	ldr	r2, [pc, #196]	; (80008b4 <keyIsUp+0x174>)
	lcdGuy = mySet[myNum]; // Find the letter in the character set
 80007f0:	700b      	strb	r3, [r1, #0]
	DecodedCWChar = lcdGuy;
 80007f2:	7013      	strb	r3, [r2, #0]
			characterDone=true;     // We got him, we're done here
 80007f4:	2201      	movs	r2, #1
			myNum=0;                // This sets us up for getting the next start bit
 80007f6:	2300      	movs	r3, #0
			characterDone=true;     // We got him, we're done here
 80007f8:	7002      	strb	r2, [r0, #0]
			myNum=0;                // This sets us up for getting the next start bit
 80007fa:	6023      	str	r3, [r4, #0]
		downTime=0;               // Reset our keyDown counter
 80007fc:	4b34      	ldr	r3, [pc, #208]	; (80008d0 <keyIsUp+0x190>)
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
}
 8000802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 8000804:	f003 f9b6 	bl	8003b74 <HAL_GetTick>
 8000808:	682b      	ldr	r3, [r5, #0]
		startDownTime=0;      // clear the 'Key Down' timer
 800080a:	2200      	movs	r2, #0
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 800080c:	1ac0      	subs	r0, r0, r3
 800080e:	4b30      	ldr	r3, [pc, #192]	; (80008d0 <keyIsUp+0x190>)
		startDownTime=0;      // clear the 'Key Down' timer
 8000810:	602a      	str	r2, [r5, #0]
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 8000812:	6018      	str	r0, [r3, #0]
	if (!ditOrDah) {
 8000814:	4b29      	ldr	r3, [pc, #164]	; (80008bc <keyIsUp+0x17c>)
 8000816:	781a      	ldrb	r2, [r3, #0]
 8000818:	2a00      	cmp	r2, #0
 800081a:	d1d7      	bne.n	80007cc <keyIsUp+0x8c>
	if (downTime < dit / 3) return;  // ignore my keybounce
 800081c:	4d29      	ldr	r5, [pc, #164]	; (80008c4 <keyIsUp+0x184>)
 800081e:	f1a2 32aa 	sub.w	r2, r2, #2863311530	; 0xaaaaaaaa
 8000822:	492b      	ldr	r1, [pc, #172]	; (80008d0 <keyIsUp+0x190>)
 8000824:	6828      	ldr	r0, [r5, #0]
 8000826:	6809      	ldr	r1, [r1, #0]
 8000828:	fb82 7200 	smull	r7, r2, r2, r0
 800082c:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
 8000830:	428a      	cmp	r2, r1
 8000832:	dccb      	bgt.n	80007cc <keyIsUp+0x8c>
	myNum = myNum << 1;   // shift bits left
 8000834:	4f24      	ldr	r7, [pc, #144]	; (80008c8 <keyIsUp+0x188>)
	ditOrDah = true;        // we will know which one in two lines
 8000836:	f04f 0c01 	mov.w	ip, #1
	if (downTime < dit) {
 800083a:	4288      	cmp	r0, r1
	myNum = myNum << 1;   // shift bits left
 800083c:	683a      	ldr	r2, [r7, #0]
	ditOrDah = true;        // we will know which one in two lines
 800083e:	f883 c000 	strb.w	ip, [r3]
	myNum = myNum << 1;   // shift bits left
 8000842:	fa02 f20c 	lsl.w	r2, r2, ip
 8000846:	603a      	str	r2, [r7, #0]
	if (downTime < dit) {
 8000848:	dd07      	ble.n	800085a <keyIsUp+0x11a>
		myNum++;           // add one because it is a dit
 800084a:	eb02 030c 	add.w	r3, r2, ip
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	e7bc      	b.n	80007cc <keyIsUp+0x8c>
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 8000852:	f003 f98f 	bl	8003b74 <HAL_GetTick>
 8000856:	6020      	str	r0, [r4, #0]
 8000858:	e77d      	b.n	8000756 <keyIsUp+0x16>
		averageDah = (downTime+averageDah) / 2;  // running average of dahs
 800085a:	6833      	ldr	r3, [r6, #0]
 800085c:	4419      	add	r1, r3
		dit = averageDah / 3;                    // normal dit would be this
 800085e:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <keyIsUp+0x194>)
		averageDah = (downTime+averageDah) / 2;  // running average of dahs
 8000860:	2900      	cmp	r1, #0
		dit = averageDah / 3;                    // normal dit would be this
 8000862:	fb83 0301 	smull	r0, r3, r3, r1
		averageDah = (downTime+averageDah) / 2;  // running average of dahs
 8000866:	460a      	mov	r2, r1
 8000868:	bfb8      	it	lt
 800086a:	1c4a      	addlt	r2, r1, #1
		dit = averageDah / 3;                    // normal dit would be this
 800086c:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
		CurrentAverageDah = averageDah;
 8000870:	4b19      	ldr	r3, [pc, #100]	; (80008d8 <keyIsUp+0x198>)
		averageDah = (downTime+averageDah) / 2;  // running average of dahs
 8000872:	1052      	asrs	r2, r2, #1
		dit = dit * 2;    // double it to get the threshold between dits and dahs
 8000874:	0049      	lsls	r1, r1, #1
		averageDah = (downTime+averageDah) / 2;  // running average of dahs
 8000876:	6032      	str	r2, [r6, #0]
		CurrentAverageDah = averageDah;
 8000878:	601a      	str	r2, [r3, #0]
		dit = dit * 2;    // double it to get the threshold between dits and dahs
 800087a:	6029      	str	r1, [r5, #0]
 800087c:	e7a6      	b.n	80007cc <keyIsUp+0x8c>
		printPunctuation();  // The value we parsed is bigger than our character array
 800087e:	f7ff ff03 	bl	8000688 <printPunctuation>
		return;              // Go back to the main loop(), we're done here.
 8000882:	e7b7      	b.n	80007f4 <keyIsUp+0xb4>
 8000884:	24000614 	.word	0x24000614
 8000888:	58020000 	.word	0x58020000
 800088c:	24000618 	.word	0x24000618
 8000890:	24000000 	.word	0x24000000
 8000894:	24000029 	.word	0x24000029
 8000898:	24000004 	.word	0x24000004
 800089c:	2400000c 	.word	0x2400000c
 80008a0:	24000608 	.word	0x24000608
 80008a4:	24000600 	.word	0x24000600
 80008a8:	24000604 	.word	0x24000604
 80008ac:	24000041 	.word	0x24000041
 80008b0:	2400002c 	.word	0x2400002c
 80008b4:	2400a5dc 	.word	0x2400a5dc
 80008b8:	24000610 	.word	0x24000610
 80008bc:	24000028 	.word	0x24000028
 80008c0:	24000008 	.word	0x24000008
 80008c4:	24000024 	.word	0x24000024
 80008c8:	2400060c 	.word	0x2400060c
 80008cc:	24000044 	.word	0x24000044
 80008d0:	240005fc 	.word	0x240005fc
 80008d4:	2aaaaaab 	.word	0x2aaaaaab
 80008d8:	2400e340 	.word	0x2400e340

080008dc <DecodeCW>:
	if (CWIn) keyIsDown();       // LOW, or 0, means tone is being decoded
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <DecodeCW+0x48>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b1d3      	cbz	r3, 8000918 <DecodeCW+0x3c>
	LED_GREEN_ON;
 80008e2:	2201      	movs	r2, #1
 80008e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008e8:	480f      	ldr	r0, [pc, #60]	; (8000928 <DecodeCW+0x4c>)
{
 80008ea:	b510      	push	{r4, lr}
	LED_GREEN_ON;
 80008ec:	f006 f906 	bl	8006afc <HAL_GPIO_WritePin>
	if (startUpTime>0){
 80008f0:	4b0e      	ldr	r3, [pc, #56]	; (800092c <DecodeCW+0x50>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	2a00      	cmp	r2, #0
 80008f6:	dd01      	ble.n	80008fc <DecodeCW+0x20>
		startUpTime=0;    // clear the 'Key Up' timer
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
	if (startDownTime == 0){
 80008fc:	4c0c      	ldr	r4, [pc, #48]	; (8000930 <DecodeCW+0x54>)
 80008fe:	6823      	ldr	r3, [r4, #0]
 8000900:	b163      	cbz	r3, 800091c <DecodeCW+0x40>
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 8000902:	4a0c      	ldr	r2, [pc, #48]	; (8000934 <DecodeCW+0x58>)
	characterDone=false; // we're still building a character
 8000904:	2300      	movs	r3, #0
 8000906:	4c0c      	ldr	r4, [pc, #48]	; (8000938 <DecodeCW+0x5c>)
	ditOrDah=false;      // the key is still down we're not done with the tone
 8000908:	480c      	ldr	r0, [pc, #48]	; (800093c <DecodeCW+0x60>)
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 800090a:	6811      	ldr	r1, [r2, #0]
	characterDone=false; // we're still building a character
 800090c:	7023      	strb	r3, [r4, #0]
	ditOrDah=false;      // the key is still down we're not done with the tone
 800090e:	7003      	strb	r3, [r0, #0]
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 8000910:	b909      	cbnz	r1, 8000916 <DecodeCW+0x3a>
		myNum = 1;          // This is our start bit  - it only does this once per letter
 8000912:	2301      	movs	r3, #1
 8000914:	6013      	str	r3, [r2, #0]
}
 8000916:	bd10      	pop	{r4, pc}
	else keyIsUp();          // HIGH, or 1, means no tone is there
 8000918:	f7ff bf12 	b.w	8000740 <keyIsUp>
		startDownTime = HAL_GetTick();  // get Arduino's current clock time
 800091c:	f003 f92a 	bl	8003b74 <HAL_GetTick>
 8000920:	6020      	str	r0, [r4, #0]
 8000922:	e7ee      	b.n	8000902 <DecodeCW+0x26>
 8000924:	24007f4c 	.word	0x24007f4c
 8000928:	58020000 	.word	0x58020000
 800092c:	24000614 	.word	0x24000614
 8000930:	24000610 	.word	0x24000610
 8000934:	2400060c 	.word	0x2400060c
 8000938:	24000008 	.word	0x24000008
 800093c:	24000028 	.word	0x24000028

08000940 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <Load_Presets+0x40>)
{
 8000942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000946:	4c0f      	ldr	r4, [pc, #60]	; (8000984 <Load_Presets+0x44>)
 8000948:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 800094c:	4f0e      	ldr	r7, [pc, #56]	; (8000988 <Load_Presets+0x48>)
 800094e:	4e0f      	ldr	r6, [pc, #60]	; (800098c <Load_Presets+0x4c>)
 8000950:	4d0f      	ldr	r5, [pc, #60]	; (8000990 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000952:	4621      	mov	r1, r4
 8000954:	4618      	mov	r0, r3
 8000956:	f00d fd51 	bl	800e3fc <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 800095a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 800095e:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000960:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 8000964:	f857 0b04 	ldr.w	r0, [r7], #4
 8000968:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 800096a:	7519      	strb	r1, [r3, #20]
 800096c:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 800096e:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000972:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000976:	4543      	cmp	r3, r8
 8000978:	d1eb      	bne.n	8000952 <Load_Presets+0x12>
	}
}
 800097a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800097e:	bf00      	nop
 8000980:	24009028 	.word	0x24009028
 8000984:	24000088 	.word	0x24000088
 8000988:	08017a10 	.word	0x08017a10
 800098c:	08017a47 	.word	0x08017a47
 8000990:	080179ff 	.word	0x080179ff

08000994 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <SetBW+0x8c>)
	CurrentBW = newbw;
 8000996:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <SetBW+0x90>)
{
 8000998:	b470      	push	{r4, r5, r6}
 800099a:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 800099c:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d83c      	bhi.n	8000a1c <SetBW+0x88>
 80009a2:	e8df f003 	tbb	[pc, r3]
 80009a6:	1c0f      	.short	0x1c0f
 80009a8:	022f      	.short	0x022f

		break;

	case CW  :

		bw[CW] = newbw;
 80009aa:	491f      	ldr	r1, [pc, #124]	; (8000a28 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 80009ac:	2500      	movs	r5, #0
 80009ae:	4c1f      	ldr	r4, [pc, #124]	; (8000a2c <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 80009b4:	70c8      	strb	r0, [r1, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009b6:	4a1e      	ldr	r2, [pc, #120]	; (8000a30 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 80009b8:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009ba:	491e      	ldr	r1, [pc, #120]	; (8000a34 <SetBW+0xa0>)
 80009bc:	481e      	ldr	r0, [pc, #120]	; (8000a38 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 80009be:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009c0:	f001 b8e2 	b.w	8001b88 <SDR_2R_toC_f32>
		bw[AM] = newbw;
 80009c4:	4918      	ldr	r1, [pc, #96]	; (8000a28 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 80009c6:	2500      	movs	r5, #0
 80009c8:	4c1c      	ldr	r4, [pc, #112]	; (8000a3c <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 80009ce:	7008      	strb	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009d0:	4a17      	ldr	r2, [pc, #92]	; (8000a30 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 80009d2:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009d4:	491a      	ldr	r1, [pc, #104]	; (8000a40 <SetBW+0xac>)
 80009d6:	481b      	ldr	r0, [pc, #108]	; (8000a44 <SetBW+0xb0>)
}	
 80009d8:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009da:	f001 b8d5 	b.w	8001b88 <SDR_2R_toC_f32>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009de:	1e06      	subs	r6, r0, #0
		bw[LSB] = newbw;
 80009e0:	4a11      	ldr	r2, [pc, #68]	; (8000a28 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009e2:	4916      	ldr	r1, [pc, #88]	; (8000a3c <SetBW+0xa8>)
		LSBindex = 0; // TODO toglimi
 80009e4:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009e8:	bf18      	it	ne
 80009ea:	2601      	movne	r6, #1
		LSBindex = 0; // TODO toglimi
 80009ec:	4c16      	ldr	r4, [pc, #88]	; (8000a48 <SetBW+0xb4>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[LSBindex],
 80009ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[LSB] = newbw;
 80009f2:	7050      	strb	r0, [r2, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009f4:	800e      	strh	r6, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009f6:	4a0e      	ldr	r2, [pc, #56]	; (8000a30 <SetBW+0x9c>)
		USBindex = 0; // TODO toglimi
 80009f8:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009fa:	4914      	ldr	r1, [pc, #80]	; (8000a4c <SetBW+0xb8>)
 80009fc:	4814      	ldr	r0, [pc, #80]	; (8000a50 <SetBW+0xbc>)
}	
 80009fe:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a00:	f001 b8c2 	b.w	8001b88 <SDR_2R_toC_f32>
		bw[USB] = newbw;
 8000a04:	4a08      	ldr	r2, [pc, #32]	; (8000a28 <SetBW+0x94>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000a06:	1e06      	subs	r6, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000a08:	490c      	ldr	r1, [pc, #48]	; (8000a3c <SetBW+0xa8>)
		USBindex = 0; // TODO toglimi
 8000a0a:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000a0e:	bf18      	it	ne
 8000a10:	2601      	movne	r6, #1
		USBindex = 0; // TODO toglimi
 8000a12:	4c10      	ldr	r4, [pc, #64]	; (8000a54 <SetBW+0xc0>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a14:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[USB] = newbw;
 8000a18:	7090      	strb	r0, [r2, #2]
 8000a1a:	e7eb      	b.n	80009f4 <SetBW+0x60>
}	
 8000a1c:	bc70      	pop	{r4, r5, r6}
 8000a1e:	4770      	bx	lr
 8000a20:	2400d320 	.word	0x2400d320
 8000a24:	24000f70 	.word	0x24000f70
 8000a28:	240095d8 	.word	0x240095d8
 8000a2c:	240095d4 	.word	0x240095d4
 8000a30:	20004000 	.word	0x20004000
 8000a34:	08013a00 	.word	0x08013a00
 8000a38:	08014a00 	.word	0x08014a00
 8000a3c:	2400e746 	.word	0x2400e746
 8000a40:	08011a00 	.word	0x08011a00
 8000a44:	08012a00 	.word	0x08012a00
 8000a48:	2400e744 	.word	0x2400e744
 8000a4c:	08015a00 	.word	0x08015a00
 8000a50:	08016a00 	.word	0x08016a00
 8000a54:	2400879c 	.word	0x2400879c

08000a58 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000a58:	4b23      	ldr	r3, [pc, #140]	; (8000ae8 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 8000a5a:	4a24      	ldr	r2, [pc, #144]	; (8000aec <SetAGC+0x94>)
{
 8000a5c:	b430      	push	{r4, r5}
 8000a5e:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000a60:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d810      	bhi.n	8000a88 <SetAGC+0x30>
 8000a66:	e8df f003 	tbb	[pc, r3]
 8000a6a:	2011      	.short	0x2011
 8000a6c:	022f      	.short	0x022f
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8000a6e:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a70:	4a20      	ldr	r2, [pc, #128]	; (8000af4 <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a72:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a76:	4c20      	ldr	r4, [pc, #128]	; (8000af8 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a78:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000a7c:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a7e:	4a1f      	ldr	r2, [pc, #124]	; (8000afc <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 8000a80:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a82:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a84:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 8000a86:	70d8      	strb	r0, [r3, #3]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8000a88:	bc30      	pop	{r4, r5}
 8000a8a:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000a8c:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a8e:	4a19      	ldr	r2, [pc, #100]	; (8000af4 <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a90:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a94:	4c18      	ldr	r4, [pc, #96]	; (8000af8 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a96:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000a9a:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a9c:	4a17      	ldr	r2, [pc, #92]	; (8000afc <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000aa0:	6025      	str	r5, [r4, #0]
	case AM :       agc[AM] = newAGC;
 8000aa2:	7018      	strb	r0, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000aa4:	8011      	strh	r1, [r2, #0]
}	
 8000aa6:	bc30      	pop	{r4, r5}
 8000aa8:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8000aaa:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000aac:	4a11      	ldr	r2, [pc, #68]	; (8000af4 <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000aae:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000ab2:	4c11      	ldr	r4, [pc, #68]	; (8000af8 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ab4:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ab8:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000aba:	4a10      	ldr	r2, [pc, #64]	; (8000afc <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000abc:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000abe:	6065      	str	r5, [r4, #4]
	case LSB :      agc[LSB] = newAGC;
 8000ac0:	7058      	strb	r0, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac2:	8051      	strh	r1, [r2, #2]
}	
 8000ac4:	bc30      	pop	{r4, r5}
 8000ac6:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000aca:	4a0a      	ldr	r2, [pc, #40]	; (8000af4 <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000acc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000ad0:	4c09      	ldr	r4, [pc, #36]	; (8000af8 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ad2:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000ad6:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ad8:	4a08      	ldr	r2, [pc, #32]	; (8000afc <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 8000ada:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8000adc:	60a5      	str	r5, [r4, #8]
	case USB :      agc[USB] = newAGC;
 8000ade:	7098      	strb	r0, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ae0:	8091      	strh	r1, [r2, #4]
}	
 8000ae2:	bc30      	pop	{r4, r5}
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	2400d320 	.word	0x2400d320
 8000aec:	24000b60 	.word	0x24000b60
 8000af0:	2400d310 	.word	0x2400d310
 8000af4:	2400a5e8 	.word	0x2400a5e8
 8000af8:	24002f7c 	.word	0x24002f7c
 8000afc:	2400878c 	.word	0x2400878c
 8000b00:	24007f48 	.word	0x24007f48

08000b04 <Tune_Preset>:
{
 8000b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000b08:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000b0c:	4e48      	ldr	r6, [pc, #288]	; (8000c30 <Tune_Preset+0x12c>)
 8000b0e:	4a49      	ldr	r2, [pc, #292]	; (8000c34 <Tune_Preset+0x130>)
{
 8000b10:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8000b12:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 8000b16:	4f48      	ldr	r7, [pc, #288]	; (8000c38 <Tune_Preset+0x134>)
	LOfreq = psets[Idx].freq;
 8000b18:	0045      	lsls	r5, r0, #1
 8000b1a:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000b1c:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000b1e:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000b20:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8000b22:	2b03      	cmp	r3, #3
 8000b24:	d87d      	bhi.n	8000c22 <Tune_Preset+0x11e>
 8000b26:	e8df f003 	tbb	[pc, r3]
 8000b2a:	6458      	.short	0x6458
 8000b2c:	0270      	.short	0x0270
		//     ChangeColor(ptr, hUSB, GUI_RED);
		//     ChangeColor(ptr, hCW,  GUI_BLACK);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000b2e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8000c74 <Tune_Preset+0x170>
 8000b32:	f898 0003 	ldrb.w	r0, [r8, #3]
 8000b36:	f7ff ff2d 	bl	8000994 <SetBW>
 8000b3a:	4b40      	ldr	r3, [pc, #256]	; (8000c3c <Tune_Preset+0x138>)
 8000b3c:	78d8      	ldrb	r0, [r3, #3]
 8000b3e:	f7ff ff8b 	bl	8000a58 <SetAGC>
		//     ChangeColor(ptr, hAM,  GUI_BLACK);
		//     ChangeColor(ptr, hLSB, GUI_BLACK);
		//     ChangeColor(ptr, hUSB, GUI_BLACK);
		//     ChangeColor(ptr, hCW,  GUI_RED);
		break;
 8000b42:	783b      	ldrb	r3, [r7, #0]
	SetBW( psets[Idx].bw);
 8000b44:	4425      	add	r5, r4
	CurrentBW = newbw;
 8000b46:	493e      	ldr	r1, [pc, #248]	; (8000c40 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000b48:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000b4c:	7d6a      	ldrb	r2, [r5, #21]
	CurrentBW = newbw;
 8000b4e:	700a      	strb	r2, [r1, #0]
	switch(CurrentMode)
 8000b50:	2b03      	cmp	r3, #3
 8000b52:	d80f      	bhi.n	8000b74 <Tune_Preset+0x70>
 8000b54:	e8df f003 	tbb	[pc, r3]
 8000b58:	0217372a 	.word	0x0217372a
		CWindex = 0; // TODO toglimi
 8000b5c:	4839      	ldr	r0, [pc, #228]	; (8000c44 <Tune_Preset+0x140>)
 8000b5e:	2500      	movs	r5, #0
		bw[CW] = newbw;
 8000b60:	f888 2003 	strb.w	r2, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8000b68:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b6a:	4a37      	ldr	r2, [pc, #220]	; (8000c48 <Tune_Preset+0x144>)
 8000b6c:	4937      	ldr	r1, [pc, #220]	; (8000c4c <Tune_Preset+0x148>)
 8000b6e:	4838      	ldr	r0, [pc, #224]	; (8000c50 <Tune_Preset+0x14c>)
 8000b70:	f001 f80a 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000b74:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000b78:	4836      	ldr	r0, [pc, #216]	; (8000c54 <Tune_Preset+0x150>)
 8000b7a:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8000b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000b82:	f00d bc3b 	b.w	800e3fc <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000b86:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000b88:	4933      	ldr	r1, [pc, #204]	; (8000c58 <Tune_Preset+0x154>)
		USBindex = 0; // TODO toglimi
 8000b8a:	4834      	ldr	r0, [pc, #208]	; (8000c5c <Tune_Preset+0x158>)
 8000b8c:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000b90:	bf18      	it	ne
 8000b92:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000b94:	f888 2002 	strb.w	r2, [r8, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000b98:	800f      	strh	r7, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8000b9e:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000ba0:	4a29      	ldr	r2, [pc, #164]	; (8000c48 <Tune_Preset+0x144>)
 8000ba2:	492f      	ldr	r1, [pc, #188]	; (8000c60 <Tune_Preset+0x15c>)
 8000ba4:	482f      	ldr	r0, [pc, #188]	; (8000c64 <Tune_Preset+0x160>)
 8000ba6:	f000 ffef 	bl	8001b88 <SDR_2R_toC_f32>
		break;
 8000baa:	e7e3      	b.n	8000b74 <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8000bac:	482a      	ldr	r0, [pc, #168]	; (8000c58 <Tune_Preset+0x154>)
 8000bae:	2500      	movs	r5, #0
		bw[AM] = newbw;
 8000bb0:	f888 2000 	strb.w	r2, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000bb8:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bba:	4a23      	ldr	r2, [pc, #140]	; (8000c48 <Tune_Preset+0x144>)
 8000bbc:	492a      	ldr	r1, [pc, #168]	; (8000c68 <Tune_Preset+0x164>)
 8000bbe:	482b      	ldr	r0, [pc, #172]	; (8000c6c <Tune_Preset+0x168>)
 8000bc0:	f000 ffe2 	bl	8001b88 <SDR_2R_toC_f32>
		break;
 8000bc4:	e7d6      	b.n	8000b74 <Tune_Preset+0x70>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bc6:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bc8:	4923      	ldr	r1, [pc, #140]	; (8000c58 <Tune_Preset+0x154>)
		LSBindex = 0; // TODO toglimi
 8000bca:	4829      	ldr	r0, [pc, #164]	; (8000c70 <Tune_Preset+0x16c>)
 8000bcc:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bd0:	bf18      	it	ne
 8000bd2:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000bd4:	f888 2001 	strb.w	r2, [r8, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bd8:	e7de      	b.n	8000b98 <Tune_Preset+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000bda:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8000c74 <Tune_Preset+0x170>
 8000bde:	f898 0000 	ldrb.w	r0, [r8]
 8000be2:	f7ff fed7 	bl	8000994 <SetBW>
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <Tune_Preset+0x138>)
 8000be8:	7818      	ldrb	r0, [r3, #0]
 8000bea:	f7ff ff35 	bl	8000a58 <SetAGC>
		break;
 8000bee:	783b      	ldrb	r3, [r7, #0]

	default :
		break;
	}
}	
 8000bf0:	e7a8      	b.n	8000b44 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000bf2:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8000c74 <Tune_Preset+0x170>
 8000bf6:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000bfa:	f7ff fecb 	bl	8000994 <SetBW>
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <Tune_Preset+0x138>)
 8000c00:	7858      	ldrb	r0, [r3, #1]
 8000c02:	f7ff ff29 	bl	8000a58 <SetAGC>
		break;
 8000c06:	783b      	ldrb	r3, [r7, #0]
 8000c08:	e79c      	b.n	8000b44 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c0a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000c74 <Tune_Preset+0x170>
 8000c0e:	f898 0002 	ldrb.w	r0, [r8, #2]
 8000c12:	f7ff febf 	bl	8000994 <SetBW>
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <Tune_Preset+0x138>)
 8000c18:	7898      	ldrb	r0, [r3, #2]
 8000c1a:	f7ff ff1d 	bl	8000a58 <SetAGC>
		break;
 8000c1e:	783b      	ldrb	r3, [r7, #0]
 8000c20:	e790      	b.n	8000b44 <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8000c22:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8000c24:	4a06      	ldr	r2, [pc, #24]	; (8000c40 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000c26:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000c2a:	7d5b      	ldrb	r3, [r3, #21]
 8000c2c:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000c2e:	e7a1      	b.n	8000b74 <Tune_Preset+0x70>
 8000c30:	24009028 	.word	0x24009028
 8000c34:	2400a5ec 	.word	0x2400a5ec
 8000c38:	2400d320 	.word	0x2400d320
 8000c3c:	24007f48 	.word	0x24007f48
 8000c40:	24000f70 	.word	0x24000f70
 8000c44:	240095d4 	.word	0x240095d4
 8000c48:	20004000 	.word	0x20004000
 8000c4c:	08013a00 	.word	0x08013a00
 8000c50:	08014a00 	.word	0x08014a00
 8000c54:	24004d94 	.word	0x24004d94
 8000c58:	2400e746 	.word	0x2400e746
 8000c5c:	2400879c 	.word	0x2400879c
 8000c60:	08015a00 	.word	0x08015a00
 8000c64:	08016a00 	.word	0x08016a00
 8000c68:	08011a00 	.word	0x08011a00
 8000c6c:	08012a00 	.word	0x08012a00
 8000c70:	2400e744 	.word	0x2400e744
 8000c74:	240095d8 	.word	0x240095d8

08000c78 <SetMode>:
{
 8000c78:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <SetMode+0x64>)
 8000c7c:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8000c7e:	2803      	cmp	r0, #3
 8000c80:	d82b      	bhi.n	8000cda <SetMode+0x62>
 8000c82:	e8df f000 	tbb	[pc, r0]
 8000c86:	160c      	.short	0x160c
 8000c88:	0220      	.short	0x0220
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <SetMode+0x68>)
 8000c8c:	78d8      	ldrb	r0, [r3, #3]
 8000c8e:	f7ff fe81 	bl	8000994 <SetBW>
 8000c92:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <SetMode+0x6c>)
 8000c94:	78d8      	ldrb	r0, [r3, #3]
}	
 8000c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c9a:	f7ff bedd 	b.w	8000a58 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <SetMode+0x68>)
 8000ca0:	7818      	ldrb	r0, [r3, #0]
 8000ca2:	f7ff fe77 	bl	8000994 <SetBW>
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <SetMode+0x6c>)
 8000ca8:	7818      	ldrb	r0, [r3, #0]
}	
 8000caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000cae:	f7ff bed3 	b.w	8000a58 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <SetMode+0x68>)
 8000cb4:	7858      	ldrb	r0, [r3, #1]
 8000cb6:	f7ff fe6d 	bl	8000994 <SetBW>
 8000cba:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <SetMode+0x6c>)
 8000cbc:	7858      	ldrb	r0, [r3, #1]
}	
 8000cbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cc2:	f7ff bec9 	b.w	8000a58 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <SetMode+0x68>)
 8000cc8:	7898      	ldrb	r0, [r3, #2]
 8000cca:	f7ff fe63 	bl	8000994 <SetBW>
 8000cce:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <SetMode+0x6c>)
 8000cd0:	7898      	ldrb	r0, [r3, #2]
}	
 8000cd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cd6:	f7ff bebf 	b.w	8000a58 <SetAGC>
}	
 8000cda:	bd08      	pop	{r3, pc}
 8000cdc:	2400d320 	.word	0x2400d320
 8000ce0:	240095d8 	.word	0x240095d8
 8000ce4:	24007f48 	.word	0x24007f48

08000ce8 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000ce8:	2809      	cmp	r0, #9
{
 8000cea:	b508      	push	{r3, lr}
	if (idx == 9)
 8000cec:	d012      	beq.n	8000d14 <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8000cee:	f1c0 0005 	rsb	r0, r0, #5
 8000cf2:	ee06 0a90 	vmov	s13, r0
 8000cf6:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000d20 <SetFstep+0x38>
 8000cfa:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8000cfe:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000d02:	f00f fd19 	bl	8010738 <exp>
 8000d06:	4a08      	ldr	r2, [pc, #32]	; (8000d28 <SetFstep+0x40>)
 8000d08:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000d0c:	ee17 3a90 	vmov	r3, s15
 8000d10:	6013      	str	r3, [r2, #0]
}	
 8000d12:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000d14:	f242 3328 	movw	r3, #9000	; 0x2328
 8000d18:	4a03      	ldr	r2, [pc, #12]	; (8000d28 <SetFstep+0x40>)
 8000d1a:	6013      	str	r3, [r2, #0]
}	
 8000d1c:	bd08      	pop	{r3, pc}
 8000d1e:	bf00      	nop
 8000d20:	bbb55516 	.word	0xbbb55516
 8000d24:	40026bb1 	.word	0x40026bb1
 8000d28:	2400d318 	.word	0x2400d318

08000d2c <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked()
{	
 8000d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq += Fstep;
 8000d2e:	4b49      	ldr	r3, [pc, #292]	; (8000e54 <FplusClicked+0x128>)
 8000d30:	4a49      	ldr	r2, [pc, #292]	; (8000e58 <FplusClicked+0x12c>)
 8000d32:	edd3 7a00 	vldr	s15, [r3]
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d36:	4e49      	ldr	r6, [pc, #292]	; (8000e5c <FplusClicked+0x130>)
	LOfreq += Fstep;
 8000d38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d3c:	ed92 7a00 	vldr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d40:	7833      	ldrb	r3, [r6, #0]
	psets[0].bw = bw[CurrentMode];
 8000d42:	4d47      	ldr	r5, [pc, #284]	; (8000e60 <FplusClicked+0x134>)
	LOfreq += Fstep;
 8000d44:	ee77 7a87 	vadd.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d48:	4c46      	ldr	r4, [pc, #280]	; (8000e64 <FplusClicked+0x138>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000d4a:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000e68 <FplusClicked+0x13c>
	psets[0].bw = bw[CurrentMode];
 8000d4e:	5ce9      	ldrb	r1, [r5, r3]
	LOfreq  = min(LOfreq, 50000000.f);
 8000d50:	fec7 7ac7 	vminnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d54:	7523      	strb	r3, [r4, #20]
	LOfreq  = min(LOfreq, 50000000.f);
 8000d56:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d5a:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000d5e:	7561      	strb	r1, [r4, #21]
	switch(CurrentMode)
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	d874      	bhi.n	8000e4e <FplusClicked+0x122>
 8000d64:	e8df f003 	tbb	[pc, r3]
 8000d68:	02695f55 	.word	0x02695f55
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000d6c:	78e8      	ldrb	r0, [r5, #3]
 8000d6e:	f7ff fe11 	bl	8000994 <SetBW>
 8000d72:	4b3e      	ldr	r3, [pc, #248]	; (8000e6c <FplusClicked+0x140>)
 8000d74:	78d8      	ldrb	r0, [r3, #3]
 8000d76:	f7ff fe6f 	bl	8000a58 <SetAGC>
		break;
 8000d7a:	7d61      	ldrb	r1, [r4, #21]
 8000d7c:	7833      	ldrb	r3, [r6, #0]
	CurrentBW = newbw;
 8000d7e:	4a3c      	ldr	r2, [pc, #240]	; (8000e70 <FplusClicked+0x144>)
 8000d80:	7011      	strb	r1, [r2, #0]
	switch(CurrentMode)
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	d80e      	bhi.n	8000da4 <FplusClicked+0x78>
 8000d86:	e8df f003 	tbb	[pc, r3]
 8000d8a:	3b2a      	.short	0x3b2a
 8000d8c:	0213      	.short	0x0213
		CWindex = 0; // TODO toglimi
 8000d8e:	4c39      	ldr	r4, [pc, #228]	; (8000e74 <FplusClicked+0x148>)
 8000d90:	2600      	movs	r6, #0
		bw[CW] = newbw;
 8000d92:	70e9      	strb	r1, [r5, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d98:	4a37      	ldr	r2, [pc, #220]	; (8000e78 <FplusClicked+0x14c>)
 8000d9a:	4938      	ldr	r1, [pc, #224]	; (8000e7c <FplusClicked+0x150>)
 8000d9c:	4838      	ldr	r0, [pc, #224]	; (8000e80 <FplusClicked+0x154>)
		CWindex = 0; // TODO toglimi
 8000d9e:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000da0:	f000 fef2 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000da4:	492f      	ldr	r1, [pc, #188]	; (8000e64 <FplusClicked+0x138>)
 8000da6:	4837      	ldr	r0, [pc, #220]	; (8000e84 <FplusClicked+0x158>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000da8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000dac:	f00d bb26 	b.w	800e3fc <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000db0:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000db2:	4835      	ldr	r0, [pc, #212]	; (8000e88 <FplusClicked+0x15c>)
		USBindex = 0; // TODO toglimi
 8000db4:	4c35      	ldr	r4, [pc, #212]	; (8000e8c <FplusClicked+0x160>)
 8000db6:	f04f 0600 	mov.w	r6, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000dba:	bf18      	it	ne
 8000dbc:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000dbe:	70a9      	strb	r1, [r5, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000dc0:	8007      	strh	r7, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000dc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dc6:	4932      	ldr	r1, [pc, #200]	; (8000e90 <FplusClicked+0x164>)
 8000dc8:	4832      	ldr	r0, [pc, #200]	; (8000e94 <FplusClicked+0x168>)
		USBindex = 0; // TODO toglimi
 8000dca:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000dcc:	4a2a      	ldr	r2, [pc, #168]	; (8000e78 <FplusClicked+0x14c>)
 8000dce:	f000 fedb 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000dd2:	4924      	ldr	r1, [pc, #144]	; (8000e64 <FplusClicked+0x138>)
 8000dd4:	482b      	ldr	r0, [pc, #172]	; (8000e84 <FplusClicked+0x158>)
}	
 8000dd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000dda:	f00d bb0f 	b.w	800e3fc <strcpy>
		AMindex = 0; // TODO toglimi
 8000dde:	4c2a      	ldr	r4, [pc, #168]	; (8000e88 <FplusClicked+0x15c>)
 8000de0:	2600      	movs	r6, #0
		bw[AM] = newbw;
 8000de2:	7029      	strb	r1, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de8:	492b      	ldr	r1, [pc, #172]	; (8000e98 <FplusClicked+0x16c>)
 8000dea:	482c      	ldr	r0, [pc, #176]	; (8000e9c <FplusClicked+0x170>)
		AMindex = 0; // TODO toglimi
 8000dec:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000dee:	4a22      	ldr	r2, [pc, #136]	; (8000e78 <FplusClicked+0x14c>)
 8000df0:	f000 feca 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000df4:	491b      	ldr	r1, [pc, #108]	; (8000e64 <FplusClicked+0x138>)
 8000df6:	4823      	ldr	r0, [pc, #140]	; (8000e84 <FplusClicked+0x158>)
}	
 8000df8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000dfc:	f00d bafe 	b.w	800e3fc <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000e00:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000e02:	4821      	ldr	r0, [pc, #132]	; (8000e88 <FplusClicked+0x15c>)
		LSBindex = 0; // TODO toglimi
 8000e04:	4c26      	ldr	r4, [pc, #152]	; (8000ea0 <FplusClicked+0x174>)
 8000e06:	f04f 0600 	mov.w	r6, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000e0a:	bf18      	it	ne
 8000e0c:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000e0e:	7069      	strb	r1, [r5, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000e10:	e7d6      	b.n	8000dc0 <FplusClicked+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e12:	7828      	ldrb	r0, [r5, #0]
 8000e14:	f7ff fdbe 	bl	8000994 <SetBW>
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <FplusClicked+0x140>)
 8000e1a:	7818      	ldrb	r0, [r3, #0]
 8000e1c:	f7ff fe1c 	bl	8000a58 <SetAGC>
		break;
 8000e20:	7d61      	ldrb	r1, [r4, #21]
 8000e22:	7833      	ldrb	r3, [r6, #0]
}	
 8000e24:	e7ab      	b.n	8000d7e <FplusClicked+0x52>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e26:	7868      	ldrb	r0, [r5, #1]
 8000e28:	f7ff fdb4 	bl	8000994 <SetBW>
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <FplusClicked+0x140>)
 8000e2e:	7858      	ldrb	r0, [r3, #1]
 8000e30:	f7ff fe12 	bl	8000a58 <SetAGC>
		break;
 8000e34:	7d61      	ldrb	r1, [r4, #21]
 8000e36:	7833      	ldrb	r3, [r6, #0]
 8000e38:	e7a1      	b.n	8000d7e <FplusClicked+0x52>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e3a:	78a8      	ldrb	r0, [r5, #2]
 8000e3c:	f7ff fdaa 	bl	8000994 <SetBW>
 8000e40:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <FplusClicked+0x140>)
 8000e42:	7898      	ldrb	r0, [r3, #2]
 8000e44:	f7ff fe08 	bl	8000a58 <SetAGC>
		break;
 8000e48:	7d61      	ldrb	r1, [r4, #21]
 8000e4a:	7833      	ldrb	r3, [r6, #0]
 8000e4c:	e797      	b.n	8000d7e <FplusClicked+0x52>
	CurrentBW = newbw;
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <FplusClicked+0x144>)
 8000e50:	7019      	strb	r1, [r3, #0]
	switch(CurrentMode)
 8000e52:	e7a7      	b.n	8000da4 <FplusClicked+0x78>
 8000e54:	2400d318 	.word	0x2400d318
 8000e58:	2400a5ec 	.word	0x2400a5ec
 8000e5c:	2400d320 	.word	0x2400d320
 8000e60:	240095d8 	.word	0x240095d8
 8000e64:	24009028 	.word	0x24009028
 8000e68:	4c3ebc20 	.word	0x4c3ebc20
 8000e6c:	24007f48 	.word	0x24007f48
 8000e70:	24000f70 	.word	0x24000f70
 8000e74:	240095d4 	.word	0x240095d4
 8000e78:	20004000 	.word	0x20004000
 8000e7c:	08013a00 	.word	0x08013a00
 8000e80:	08014a00 	.word	0x08014a00
 8000e84:	24004d94 	.word	0x24004d94
 8000e88:	2400e746 	.word	0x2400e746
 8000e8c:	2400879c 	.word	0x2400879c
 8000e90:	08015a00 	.word	0x08015a00
 8000e94:	08016a00 	.word	0x08016a00
 8000e98:	08011a00 	.word	0x08011a00
 8000e9c:	08012a00 	.word	0x08012a00
 8000ea0:	2400e744 	.word	0x2400e744

08000ea4 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked()
{	
 8000ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq -= Fstep;
 8000ea6:	4b49      	ldr	r3, [pc, #292]	; (8000fcc <FminusClicked+0x128>)
 8000ea8:	4a49      	ldr	r2, [pc, #292]	; (8000fd0 <FminusClicked+0x12c>)
 8000eaa:	ed93 7a00 	vldr	s14, [r3]
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000eae:	4e49      	ldr	r6, [pc, #292]	; (8000fd4 <FminusClicked+0x130>)
	LOfreq -= Fstep;
 8000eb0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000eb4:	edd2 7a00 	vldr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000eb8:	7833      	ldrb	r3, [r6, #0]
	psets[0].bw = bw[CurrentMode];
 8000eba:	4d47      	ldr	r5, [pc, #284]	; (8000fd8 <FminusClicked+0x134>)
	LOfreq -= Fstep;
 8000ebc:	ee77 7ac7 	vsub.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ec0:	4c46      	ldr	r4, [pc, #280]	; (8000fdc <FminusClicked+0x138>)
	LOfreq  = max(LOfreq, 8000.f);
 8000ec2:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000fe0 <FminusClicked+0x13c>
	psets[0].bw = bw[CurrentMode];
 8000ec6:	5ce9      	ldrb	r1, [r5, r3]
	LOfreq  = max(LOfreq, 8000.f);
 8000ec8:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ecc:	7523      	strb	r3, [r4, #20]
	LOfreq  = max(LOfreq, 8000.f);
 8000ece:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ed2:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000ed6:	7561      	strb	r1, [r4, #21]
	switch(CurrentMode)
 8000ed8:	2b03      	cmp	r3, #3
 8000eda:	d874      	bhi.n	8000fc6 <FminusClicked+0x122>
 8000edc:	e8df f003 	tbb	[pc, r3]
 8000ee0:	02695f55 	.word	0x02695f55
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000ee4:	78e8      	ldrb	r0, [r5, #3]
 8000ee6:	f7ff fd55 	bl	8000994 <SetBW>
 8000eea:	4b3e      	ldr	r3, [pc, #248]	; (8000fe4 <FminusClicked+0x140>)
 8000eec:	78d8      	ldrb	r0, [r3, #3]
 8000eee:	f7ff fdb3 	bl	8000a58 <SetAGC>
		break;
 8000ef2:	7d61      	ldrb	r1, [r4, #21]
 8000ef4:	7833      	ldrb	r3, [r6, #0]
	CurrentBW = newbw;
 8000ef6:	4a3c      	ldr	r2, [pc, #240]	; (8000fe8 <FminusClicked+0x144>)
 8000ef8:	7011      	strb	r1, [r2, #0]
	switch(CurrentMode)
 8000efa:	2b03      	cmp	r3, #3
 8000efc:	d80e      	bhi.n	8000f1c <FminusClicked+0x78>
 8000efe:	e8df f003 	tbb	[pc, r3]
 8000f02:	3b2a      	.short	0x3b2a
 8000f04:	0213      	.short	0x0213
		CWindex = 0; // TODO toglimi
 8000f06:	4c39      	ldr	r4, [pc, #228]	; (8000fec <FminusClicked+0x148>)
 8000f08:	2600      	movs	r6, #0
		bw[CW] = newbw;
 8000f0a:	70e9      	strb	r1, [r5, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f10:	4a37      	ldr	r2, [pc, #220]	; (8000ff0 <FminusClicked+0x14c>)
 8000f12:	4938      	ldr	r1, [pc, #224]	; (8000ff4 <FminusClicked+0x150>)
 8000f14:	4838      	ldr	r0, [pc, #224]	; (8000ff8 <FminusClicked+0x154>)
		CWindex = 0; // TODO toglimi
 8000f16:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000f18:	f000 fe36 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000f1c:	492f      	ldr	r1, [pc, #188]	; (8000fdc <FminusClicked+0x138>)
 8000f1e:	4837      	ldr	r0, [pc, #220]	; (8000ffc <FminusClicked+0x158>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000f20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000f24:	f00d ba6a 	b.w	800e3fc <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000f28:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f2a:	4835      	ldr	r0, [pc, #212]	; (8001000 <FminusClicked+0x15c>)
		USBindex = 0; // TODO toglimi
 8000f2c:	4c35      	ldr	r4, [pc, #212]	; (8001004 <FminusClicked+0x160>)
 8000f2e:	f04f 0600 	mov.w	r6, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000f32:	bf18      	it	ne
 8000f34:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000f36:	70a9      	strb	r1, [r5, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f38:	8007      	strh	r7, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f3e:	4932      	ldr	r1, [pc, #200]	; (8001008 <FminusClicked+0x164>)
 8000f40:	4832      	ldr	r0, [pc, #200]	; (800100c <FminusClicked+0x168>)
		USBindex = 0; // TODO toglimi
 8000f42:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000f44:	4a2a      	ldr	r2, [pc, #168]	; (8000ff0 <FminusClicked+0x14c>)
 8000f46:	f000 fe1f 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000f4a:	4924      	ldr	r1, [pc, #144]	; (8000fdc <FminusClicked+0x138>)
 8000f4c:	482b      	ldr	r0, [pc, #172]	; (8000ffc <FminusClicked+0x158>)
}
 8000f4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000f52:	f00d ba53 	b.w	800e3fc <strcpy>
		AMindex = 0; // TODO toglimi
 8000f56:	4c2a      	ldr	r4, [pc, #168]	; (8001000 <FminusClicked+0x15c>)
 8000f58:	2600      	movs	r6, #0
		bw[AM] = newbw;
 8000f5a:	7029      	strb	r1, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f60:	492b      	ldr	r1, [pc, #172]	; (8001010 <FminusClicked+0x16c>)
 8000f62:	482c      	ldr	r0, [pc, #176]	; (8001014 <FminusClicked+0x170>)
		AMindex = 0; // TODO toglimi
 8000f64:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000f66:	4a22      	ldr	r2, [pc, #136]	; (8000ff0 <FminusClicked+0x14c>)
 8000f68:	f000 fe0e 	bl	8001b88 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000f6c:	491b      	ldr	r1, [pc, #108]	; (8000fdc <FminusClicked+0x138>)
 8000f6e:	4823      	ldr	r0, [pc, #140]	; (8000ffc <FminusClicked+0x158>)
}
 8000f70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000f74:	f00d ba42 	b.w	800e3fc <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000f78:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f7a:	4821      	ldr	r0, [pc, #132]	; (8001000 <FminusClicked+0x15c>)
		LSBindex = 0; // TODO toglimi
 8000f7c:	4c26      	ldr	r4, [pc, #152]	; (8001018 <FminusClicked+0x174>)
 8000f7e:	f04f 0600 	mov.w	r6, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000f82:	bf18      	it	ne
 8000f84:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000f86:	7069      	strb	r1, [r5, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f88:	e7d6      	b.n	8000f38 <FminusClicked+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000f8a:	7828      	ldrb	r0, [r5, #0]
 8000f8c:	f7ff fd02 	bl	8000994 <SetBW>
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <FminusClicked+0x140>)
 8000f92:	7818      	ldrb	r0, [r3, #0]
 8000f94:	f7ff fd60 	bl	8000a58 <SetAGC>
		break;
 8000f98:	7d61      	ldrb	r1, [r4, #21]
 8000f9a:	7833      	ldrb	r3, [r6, #0]
}	
 8000f9c:	e7ab      	b.n	8000ef6 <FminusClicked+0x52>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000f9e:	7868      	ldrb	r0, [r5, #1]
 8000fa0:	f7ff fcf8 	bl	8000994 <SetBW>
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <FminusClicked+0x140>)
 8000fa6:	7858      	ldrb	r0, [r3, #1]
 8000fa8:	f7ff fd56 	bl	8000a58 <SetAGC>
		break;
 8000fac:	7d61      	ldrb	r1, [r4, #21]
 8000fae:	7833      	ldrb	r3, [r6, #0]
 8000fb0:	e7a1      	b.n	8000ef6 <FminusClicked+0x52>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000fb2:	78a8      	ldrb	r0, [r5, #2]
 8000fb4:	f7ff fcee 	bl	8000994 <SetBW>
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <FminusClicked+0x140>)
 8000fba:	7898      	ldrb	r0, [r3, #2]
 8000fbc:	f7ff fd4c 	bl	8000a58 <SetAGC>
		break;
 8000fc0:	7d61      	ldrb	r1, [r4, #21]
 8000fc2:	7833      	ldrb	r3, [r6, #0]
 8000fc4:	e797      	b.n	8000ef6 <FminusClicked+0x52>
	CurrentBW = newbw;
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <FminusClicked+0x144>)
 8000fc8:	7019      	strb	r1, [r3, #0]
	switch(CurrentMode)
 8000fca:	e7a7      	b.n	8000f1c <FminusClicked+0x78>
 8000fcc:	2400d318 	.word	0x2400d318
 8000fd0:	2400a5ec 	.word	0x2400a5ec
 8000fd4:	2400d320 	.word	0x2400d320
 8000fd8:	240095d8 	.word	0x240095d8
 8000fdc:	24009028 	.word	0x24009028
 8000fe0:	45fa0000 	.word	0x45fa0000
 8000fe4:	24007f48 	.word	0x24007f48
 8000fe8:	24000f70 	.word	0x24000f70
 8000fec:	240095d4 	.word	0x240095d4
 8000ff0:	20004000 	.word	0x20004000
 8000ff4:	08013a00 	.word	0x08013a00
 8000ff8:	08014a00 	.word	0x08014a00
 8000ffc:	24004d94 	.word	0x24004d94
 8001000:	2400e746 	.word	0x2400e746
 8001004:	2400879c 	.word	0x2400879c
 8001008:	08015a00 	.word	0x08015a00
 800100c:	08016a00 	.word	0x08016a00
 8001010:	08011a00 	.word	0x08011a00
 8001014:	08012a00 	.word	0x08012a00
 8001018:	2400e744 	.word	0x2400e744

0800101c <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8001020:	b510      	push	{r4, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001022:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001026:	4954      	ldr	r1, [pc, #336]	; (8001178 <HAL_GPIO_EXTI_Callback+0x158>)
 8001028:	4854      	ldr	r0, [pc, #336]	; (800117c <HAL_GPIO_EXTI_Callback+0x15c>)
 800102a:	f000 febb 	bl	8001da4 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 800102e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001032:	4953      	ldr	r1, [pc, #332]	; (8001180 <HAL_GPIO_EXTI_Callback+0x160>)
 8001034:	4853      	ldr	r0, [pc, #332]	; (8001184 <HAL_GPIO_EXTI_Callback+0x164>)
 8001036:	f000 feb5 	bl	8001da4 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 800103a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800103e:	4a52      	ldr	r2, [pc, #328]	; (8001188 <HAL_GPIO_EXTI_Callback+0x168>)
 8001040:	494e      	ldr	r1, [pc, #312]	; (800117c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001042:	4852      	ldr	r0, [pc, #328]	; (800118c <HAL_GPIO_EXTI_Callback+0x16c>)
 8001044:	f00b fff2 	bl	800d02c <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8001048:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800104c:	4a50      	ldr	r2, [pc, #320]	; (8001190 <HAL_GPIO_EXTI_Callback+0x170>)
 800104e:	494d      	ldr	r1, [pc, #308]	; (8001184 <HAL_GPIO_EXTI_Callback+0x164>)
 8001050:	4850      	ldr	r0, [pc, #320]	; (8001194 <HAL_GPIO_EXTI_Callback+0x174>)
 8001052:	f00b ffeb 	bl	800d02c <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8001056:	4950      	ldr	r1, [pc, #320]	; (8001198 <HAL_GPIO_EXTI_Callback+0x178>)
 8001058:	f44f 6280 	mov.w	r2, #1024	; 0x400

	// compute the direct FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);

	// if LSB, copy the LSB in the lower half (USB)
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800105c:	4c4f      	ldr	r4, [pc, #316]	; (800119c <HAL_GPIO_EXTI_Callback+0x17c>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 800105e:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 8001062:	f000 fe9f 	bl	8001da4 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8001066:	f44f 7300 	mov.w	r3, #512	; 0x200
 800106a:	4a4b      	ldr	r2, [pc, #300]	; (8001198 <HAL_GPIO_EXTI_Callback+0x178>)
 800106c:	4948      	ldr	r1, [pc, #288]	; (8001190 <HAL_GPIO_EXTI_Callback+0x170>)
 800106e:	4846      	ldr	r0, [pc, #280]	; (8001188 <HAL_GPIO_EXTI_Callback+0x168>)
 8001070:	f000 fd8a 	bl	8001b88 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8001074:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001078:	4949      	ldr	r1, [pc, #292]	; (80011a0 <HAL_GPIO_EXTI_Callback+0x180>)
 800107a:	484a      	ldr	r0, [pc, #296]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 800107c:	f000 fe92 	bl	8001da4 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8001080:	2301      	movs	r3, #1
 8001082:	2200      	movs	r2, #0
 8001084:	4947      	ldr	r1, [pc, #284]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001086:	4848      	ldr	r0, [pc, #288]	; (80011a8 <HAL_GPIO_EXTI_Callback+0x188>)
 8001088:	f00b ff12 	bl	800ceb0 <arm_cfft_f32>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800108c:	7823      	ldrb	r3, [r4, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d061      	beq.n	8001156 <HAL_GPIO_EXTI_Callback+0x136>

#endif
*/

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8001092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001096:	4a45      	ldr	r2, [pc, #276]	; (80011ac <HAL_GPIO_EXTI_Callback+0x18c>)
 8001098:	4945      	ldr	r1, [pc, #276]	; (80011b0 <HAL_GPIO_EXTI_Callback+0x190>)
 800109a:	4842      	ldr	r0, [pc, #264]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 800109c:	f00c f97e 	bl	800d39c <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 80010a0:	2301      	movs	r3, #1
 80010a2:	4942      	ldr	r1, [pc, #264]	; (80011ac <HAL_GPIO_EXTI_Callback+0x18c>)
 80010a4:	461a      	mov	r2, r3
 80010a6:	4840      	ldr	r0, [pc, #256]	; (80011a8 <HAL_GPIO_EXTI_Callback+0x188>)
 80010a8:	f00b ff02 	bl	800ceb0 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 80010ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010b0:	4940      	ldr	r1, [pc, #256]	; (80011b4 <HAL_GPIO_EXTI_Callback+0x194>)
 80010b2:	4841      	ldr	r0, [pc, #260]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 80010b4:	f000 fe76 	bl	8001da4 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 80010b8:	7823      	ldrb	r3, [r4, #0]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d836      	bhi.n	800112c <HAL_GPIO_EXTI_Callback+0x10c>
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d144      	bne.n	800114c <HAL_GPIO_EXTI_Callback+0x12c>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 80010c2:	493e      	ldr	r1, [pc, #248]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 80010c4:	483c      	ldr	r0, [pc, #240]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 80010c6:	f000 ffc3 	bl	8002050 <SDR_demodAM_AGC>


#ifdef CW_DECODER


	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010ca:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 80010cc:	4a3d      	ldr	r2, [pc, #244]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80010ce:	ed93 7a00 	vldr	s14, [r3]
 80010d2:	ed92 6a00 	vldr	s12, [r2]
 80010d6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80010da:	493b      	ldr	r1, [pc, #236]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80010dc:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 80010e0:	4a3a      	ldr	r2, [pc, #232]	; (80011cc <HAL_GPIO_EXTI_Callback+0x1ac>)
 80010e2:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8001168 <HAL_GPIO_EXTI_Callback+0x148>
 80010e6:	ed9f 4b22 	vldr	d4, [pc, #136]	; 8001170 <HAL_GPIO_EXTI_Callback+0x150>
 80010ea:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010ee:	eea6 7b04 	vfma.f64	d7, d6, d4
 80010f2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	OldSignalAverage = SignalAverage;

	if (CWLevel > (SignalAverage + CW_THRESHOLD))
 80010f6:	eeb7 5ac7 	vcvt.f64.f32	d5, s14
	OldSignalAverage = SignalAverage;
 80010fa:	ed83 7a00 	vstr	s14, [r3]
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010fe:	ed81 7a00 	vstr	s14, [r1]
	if (CWLevel > (SignalAverage + CW_THRESHOLD))
 8001102:	ee35 5b04 	vadd.f64	d5, d5, d4
 8001106:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800110a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110e:	bfcc      	ite	gt
 8001110:	2301      	movgt	r3, #1
 8001112:	2300      	movle	r3, #0
 8001114:	7013      	strb	r3, [r2, #0]

		CWIn = 1;
	else
		CWIn = 0;

	DecodeCW();
 8001116:	f7ff fbe1 	bl	80008dc <DecodeCW>


	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x1b0>)
 800111c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001120:	4826      	ldr	r0, [pc, #152]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001122:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001128:	f000 bdd2 	b.w	8001cd0 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 800112c:	2b03      	cmp	r3, #3
 800112e:	d1cc      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xaa>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001130:	4922      	ldr	r1, [pc, #136]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001132:	4821      	ldr	r0, [pc, #132]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8001134:	f001 f808 	bl	8002148 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 8001138:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 800113a:	78db      	ldrb	r3, [r3, #3]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1c4      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xaa>
			SDR_CWPeak(fAudio, BSIZE);
 8001140:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001144:	481d      	ldr	r0, [pc, #116]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001146:	f000 fef3 	bl	8001f30 <SDR_CWPeak>
 800114a:	e7be      	b.n	80010ca <HAL_GPIO_EXTI_Callback+0xaa>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 800114c:	491b      	ldr	r1, [pc, #108]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 800114e:	481a      	ldr	r0, [pc, #104]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8001150:	f000 fffa 	bl	8002148 <SDR_demodSSB_CW_AGC>
 8001154:	e7b9      	b.n	80010ca <HAL_GPIO_EXTI_Callback+0xaa>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8001156:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800115a:	4812      	ldr	r0, [pc, #72]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 800115c:	f000 fe3e 	bl	8001ddc <SDR_mirror_LSB>
 8001160:	e797      	b.n	8001092 <HAL_GPIO_EXTI_Callback+0x72>
 8001162:	bf00      	nop
 8001164:	f3af 8000 	nop.w
 8001168:	7ae147ae 	.word	0x7ae147ae
 800116c:	3fefae14 	.word	0x3fefae14
 8001170:	47ae147b 	.word	0x47ae147b
 8001174:	3f847ae1 	.word	0x3f847ae1
 8001178:	2000d000 	.word	0x2000d000
 800117c:	20009000 	.word	0x20009000
 8001180:	2000b000 	.word	0x2000b000
 8001184:	20007000 	.word	0x20007000
 8001188:	20006800 	.word	0x20006800
 800118c:	24000b64 	.word	0x24000b64
 8001190:	20006000 	.word	0x20006000
 8001194:	2400901c 	.word	0x2400901c
 8001198:	24001f7c 	.word	0x24001f7c
 800119c:	2400d320 	.word	0x2400d320
 80011a0:	24000f7c 	.word	0x24000f7c
 80011a4:	20002000 	.word	0x20002000
 80011a8:	08017c34 	.word	0x08017c34
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20004000 	.word	0x20004000
 80011b4:	20001000 	.word	0x20001000
 80011b8:	240030e4 	.word	0x240030e4
 80011bc:	2400d324 	.word	0x2400d324
 80011c0:	2400cb04 	.word	0x2400cb04
 80011c4:	240055c8 	.word	0x240055c8
 80011c8:	24004dbc 	.word	0x24004dbc
 80011cc:	24007f4c 	.word	0x24007f4c
 80011d0:	24004dc4 	.word	0x24004dc4
 80011d4:	240095d8 	.word	0x240095d8

080011d8 <ADC_Stream0_Handler>:
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 80011d8:	4b77      	ldr	r3, [pc, #476]	; (80013b8 <ADC_Stream0_Handler+0x1e0>)
{
 80011da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011de:	ed2d 8b10 	vpush	{d8-d15}
	if(CurrentMode == CW)
 80011e2:	781b      	ldrb	r3, [r3, #0]
{
 80011e4:	b097      	sub	sp, #92	; 0x5c
	if(CurrentMode == CW)
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	f000 8401 	beq.w	80019ee <ADC_Stream0_Handler+0x816>
		SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 80011ec:	4b73      	ldr	r3, [pc, #460]	; (80013bc <ADC_Stream0_Handler+0x1e4>)
 80011ee:	ed93 0a00 	vldr	s0, [r3]
 80011f2:	f000 fc0d 	bl	8001a10 <SDR_ComputeLO>

	// compute the smoothed average value of the buffer, to be used as offset
	// in the short words to floating point conversion routine
	sum = 0; k = BSIZE;
	while(k)
 80011f6:	4a72      	ldr	r2, [pc, #456]	; (80013c0 <ADC_Stream0_Handler+0x1e8>)
	sum = 0; k = BSIZE;
 80011f8:	ed9f 0a72 	vldr	s0, [pc, #456]	; 80013c4 <ADC_Stream0_Handler+0x1ec>
 80011fc:	f5a2 6480 	sub.w	r4, r2, #1024	; 0x400
	{
		sum += pR[k-1];
 8001200:	8811      	ldrh	r1, [r2, #0]
 8001202:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8001204:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8001206:	b289      	uxth	r1, r1
		sum += pR[k-3];
 8001208:	8890      	ldrh	r0, [r2, #4]
		sum += pR[k-2];
 800120a:	b29b      	uxth	r3, r3
		sum += pR[k-1];
 800120c:	ee07 1a90 	vmov	s15, r1
		sum += pR[k-3];
 8001210:	b280      	uxth	r0, r0
		sum += pR[k-4];
 8001212:	8851      	ldrh	r1, [r2, #2]
	while(k)
 8001214:	4294      	cmp	r4, r2
		sum += pR[k-1];
 8001216:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-2];
 800121a:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 800121e:	b289      	uxth	r1, r1
		sum += pR[k-2];
 8001220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		sum += pR[k-3];
 8001224:	ee07 0a90 	vmov	s15, r0
		sum += pR[k-4];
 8001228:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 800122c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		sum += pR[k-4];
 8001230:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001238:	ee77 7a86 	vadd.f32	s15, s15, s12
 800123c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001240:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 8001244:	d1dc      	bne.n	8001200 <ADC_Stream0_Handler+0x28>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 8001246:	4860      	ldr	r0, [pc, #384]	; (80013c8 <ADC_Stream0_Handler+0x1f0>)
 8001248:	2400      	movs	r4, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800124a:	eddf 7a60 	vldr	s15, [pc, #384]	; 80013cc <ADC_Stream0_Handler+0x1f4>
	TestSampledValue=pR[BSIZE/2];
 800124e:	f8b0 3200 	ldrh.w	r3, [r0, #512]	; 0x200
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001252:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001256:	4d5e      	ldr	r5, [pc, #376]	; (80013d0 <ADC_Stream0_Handler+0x1f8>)
	TestSampledValue=pR[BSIZE/2];
 8001258:	b29b      	uxth	r3, r3
 800125a:	4e5e      	ldr	r6, [pc, #376]	; (80013d4 <ADC_Stream0_Handler+0x1fc>)
 800125c:	4f5e      	ldr	r7, [pc, #376]	; (80013d8 <ADC_Stream0_Handler+0x200>)
 800125e:	ee07 3a90 	vmov	s15, r3

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001262:	4a5e      	ldr	r2, [pc, #376]	; (80013dc <ADC_Stream0_Handler+0x204>)
 8001264:	495e      	ldr	r1, [pc, #376]	; (80013e0 <ADC_Stream0_Handler+0x208>)
	TestSampledValue=pR[BSIZE/2];
 8001266:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800126a:	ed85 0a00 	vstr	s0, [r5]
 800126e:	8034      	strh	r4, [r6, #0]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001270:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 8001468 <ADC_Stream0_Handler+0x290>
	TestSampledValue=pR[BSIZE/2];
 8001274:	edc7 7a00 	vstr	s15, [r7]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001278:	f000 fcb8 	bl	8001bec <SDR_downconvert_f32>
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 800127c:	21ff      	movs	r1, #255	; 0xff
 800127e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800146c <ADC_Stream0_Handler+0x294>
 8001282:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 8001470 <ADC_Stream0_Handler+0x298>
 8001286:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800128a:	8031      	strh	r1, [r6, #0]
 800128c:	460b      	mov	r3, r1
 800128e:	4955      	ldr	r1, [pc, #340]	; (80013e4 <ADC_Stream0_Handler+0x20c>)
 8001290:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8001294:	ed98 0a00 	vldr	s0, [r8]
 8001298:	edd1 0a00 	vldr	s1, [r1]
 800129c:	4952      	ldr	r1, [pc, #328]	; (80013e8 <ADC_Stream0_Handler+0x210>)
 800129e:	edde 7a00 	vldr	s15, [lr]
 80012a2:	ed91 7a00 	vldr	s14, [r1]
 80012a6:	4951      	ldr	r1, [pc, #324]	; (80013ec <ADC_Stream0_Handler+0x214>)
 80012a8:	ed9c 1a00 	vldr	s2, [ip]
 80012ac:	edd1 1a00 	vldr	s3, [r1]
 80012b0:	494f      	ldr	r1, [pc, #316]	; (80013f0 <ADC_Stream0_Handler+0x218>)
 80012b2:	4850      	ldr	r0, [pc, #320]	; (80013f4 <ADC_Stream0_Handler+0x21c>)
 80012b4:	edd1 aa00 	vldr	s21, [r1]
 80012b8:	494f      	ldr	r1, [pc, #316]	; (80013f8 <ADC_Stream0_Handler+0x220>)
 80012ba:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 8001474 <ADC_Stream0_Handler+0x29c>
 80012be:	ed91 5a00 	vldr	s10, [r1]
 80012c2:	494e      	ldr	r1, [pc, #312]	; (80013fc <ADC_Stream0_Handler+0x224>)
 80012c4:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8001478 <ADC_Stream0_Handler+0x2a0>
 80012c8:	edd1 9a00 	vldr	s19, [r1]
 80012cc:	494c      	ldr	r1, [pc, #304]	; (8001400 <ADC_Stream0_Handler+0x228>)
 80012ce:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 800147c <ADC_Stream0_Handler+0x2a4>
 80012d2:	ed91 aa00 	vldr	s20, [r1]
 80012d6:	494b      	ldr	r1, [pc, #300]	; (8001404 <ADC_Stream0_Handler+0x22c>)
 80012d8:	4a4b      	ldr	r2, [pc, #300]	; (8001408 <ADC_Stream0_Handler+0x230>)
 80012da:	edd1 5a00 	vldr	s11, [r1]
 80012de:	494b      	ldr	r1, [pc, #300]	; (800140c <ADC_Stream0_Handler+0x234>)
 80012e0:	f502 6400 	add.w	r4, r2, #2048	; 0x800
 80012e4:	ed91 9a00 	vldr	s18, [r1]
 80012e8:	4949      	ldr	r1, [pc, #292]	; (8001410 <ADC_Stream0_Handler+0x238>)
 80012ea:	edd1 da00 	vldr	s27, [r1]
 80012ee:	4949      	ldr	r1, [pc, #292]	; (8001414 <ADC_Stream0_Handler+0x23c>)
 80012f0:	ed91 3a00 	vldr	s6, [r1]
 80012f4:	4948      	ldr	r1, [pc, #288]	; (8001418 <ADC_Stream0_Handler+0x240>)
 80012f6:	edd1 ba00 	vldr	s23, [r1]
 80012fa:	4948      	ldr	r1, [pc, #288]	; (800141c <ADC_Stream0_Handler+0x244>)
 80012fc:	ed91 da00 	vldr	s26, [r1]
 8001300:	4947      	ldr	r1, [pc, #284]	; (8001420 <ADC_Stream0_Handler+0x248>)
 8001302:	edd1 3a00 	vldr	s7, [r1]
 8001306:	4947      	ldr	r1, [pc, #284]	; (8001424 <ADC_Stream0_Handler+0x24c>)
 8001308:	ed91 ba00 	vldr	s22, [r1]
 800130c:	4946      	ldr	r1, [pc, #280]	; (8001428 <ADC_Stream0_Handler+0x250>)
 800130e:	edd1 fa00 	vldr	s31, [r1]
 8001312:	4946      	ldr	r1, [pc, #280]	; (800142c <ADC_Stream0_Handler+0x254>)
 8001314:	edd1 6a00 	vldr	s13, [r1]
 8001318:	4945      	ldr	r1, [pc, #276]	; (8001430 <ADC_Stream0_Handler+0x258>)
 800131a:	edcd 6a04 	vstr	s13, [sp, #16]
 800131e:	edd1 ea00 	vldr	s29, [r1]
 8001322:	4944      	ldr	r1, [pc, #272]	; (8001434 <ADC_Stream0_Handler+0x25c>)
 8001324:	ed91 fa00 	vldr	s30, [r1]
 8001328:	4943      	ldr	r1, [pc, #268]	; (8001438 <ADC_Stream0_Handler+0x260>)
 800132a:	edd1 6a00 	vldr	s13, [r1]
 800132e:	4943      	ldr	r1, [pc, #268]	; (800143c <ADC_Stream0_Handler+0x264>)
 8001330:	edcd 6a03 	vstr	s13, [sp, #12]
 8001334:	ed91 ea00 	vldr	s28, [r1]
 8001338:	4941      	ldr	r1, [pc, #260]	; (8001440 <ADC_Stream0_Handler+0x268>)
 800133a:	edd1 6a00 	vldr	s13, [r1]
 800133e:	4941      	ldr	r1, [pc, #260]	; (8001444 <ADC_Stream0_Handler+0x26c>)
 8001340:	edcd 6a02 	vstr	s13, [sp, #8]
 8001344:	edd1 6a00 	vldr	s13, [r1]
 8001348:	493f      	ldr	r1, [pc, #252]	; (8001448 <ADC_Stream0_Handler+0x270>)
 800134a:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 800134e:	edd1 6a00 	vldr	s13, [r1]
 8001352:	493e      	ldr	r1, [pc, #248]	; (800144c <ADC_Stream0_Handler+0x274>)
 8001354:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8001358:	edd1 6a00 	vldr	s13, [r1]
 800135c:	493c      	ldr	r1, [pc, #240]	; (8001450 <ADC_Stream0_Handler+0x278>)
 800135e:	edcd 6a05 	vstr	s13, [sp, #20]
 8001362:	edd1 6a00 	vldr	s13, [r1]
 8001366:	493b      	ldr	r1, [pc, #236]	; (8001454 <ADC_Stream0_Handler+0x27c>)
 8001368:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 800136c:	edd1 6a00 	vldr	s13, [r1]
 8001370:	4939      	ldr	r1, [pc, #228]	; (8001458 <ADC_Stream0_Handler+0x280>)
 8001372:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8001376:	edd1 6a00 	vldr	s13, [r1]
 800137a:	4938      	ldr	r1, [pc, #224]	; (800145c <ADC_Stream0_Handler+0x284>)
 800137c:	edcd 6a08 	vstr	s13, [sp, #32]
 8001380:	edd0 6a00 	vldr	s13, [r0]
 8001384:	4836      	ldr	r0, [pc, #216]	; (8001460 <ADC_Stream0_Handler+0x288>)
 8001386:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 800138a:	edd0 6a00 	vldr	s13, [r0]
 800138e:	4835      	ldr	r0, [pc, #212]	; (8001464 <ADC_Stream0_Handler+0x28c>)
 8001390:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001394:	edd0 6a00 	vldr	s13, [r0]
 8001398:	f9ba 0000 	ldrsh.w	r0, [sl]
 800139c:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 80013a0:	eddb 6a00 	vldr	s13, [fp]
 80013a4:	4605      	mov	r5, r0
 80013a6:	4608      	mov	r0, r1
 80013a8:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 80013ac:	edd9 6a00 	vldr	s13, [r9]
 80013b0:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 80013b4:	e167      	b.n	8001686 <ADC_Stream0_Handler+0x4ae>
 80013b6:	bf00      	nop
 80013b8:	2400d320 	.word	0x2400d320
 80013bc:	2400a5ec 	.word	0x2400a5ec
 80013c0:	24004512 	.word	0x24004512
 80013c4:	00000000 	.word	0x00000000
 80013c8:	24004114 	.word	0x24004114
 80013cc:	3b000000 	.word	0x3b000000
 80013d0:	2400cb00 	.word	0x2400cb00
 80013d4:	240006b0 	.word	0x240006b0
 80013d8:	2400d31c 	.word	0x2400d31c
 80013dc:	240087a0 	.word	0x240087a0
 80013e0:	24007f8c 	.word	0x24007f8c
 80013e4:	24000650 	.word	0x24000650
 80013e8:	24000654 	.word	0x24000654
 80013ec:	24000620 	.word	0x24000620
 80013f0:	24000668 	.word	0x24000668
 80013f4:	240006ac 	.word	0x240006ac
 80013f8:	2400066c 	.word	0x2400066c
 80013fc:	2400062c 	.word	0x2400062c
 8001400:	24000660 	.word	0x24000660
 8001404:	24000664 	.word	0x24000664
 8001408:	24007f94 	.word	0x24007f94
 800140c:	24000628 	.word	0x24000628
 8001410:	24000678 	.word	0x24000678
 8001414:	2400067c 	.word	0x2400067c
 8001418:	24000634 	.word	0x24000634
 800141c:	24000670 	.word	0x24000670
 8001420:	24000674 	.word	0x24000674
 8001424:	24000630 	.word	0x24000630
 8001428:	24000688 	.word	0x24000688
 800142c:	2400068c 	.word	0x2400068c
 8001430:	2400063c 	.word	0x2400063c
 8001434:	24000680 	.word	0x24000680
 8001438:	24000684 	.word	0x24000684
 800143c:	24000638 	.word	0x24000638
 8001440:	24000698 	.word	0x24000698
 8001444:	2400069c 	.word	0x2400069c
 8001448:	24000644 	.word	0x24000644
 800144c:	24000690 	.word	0x24000690
 8001450:	24000694 	.word	0x24000694
 8001454:	24000640 	.word	0x24000640
 8001458:	240006a8 	.word	0x240006a8
 800145c:	240087a8 	.word	0x240087a8
 8001460:	2400064c 	.word	0x2400064c
 8001464:	240006a0 	.word	0x240006a0
 8001468:	24000658 	.word	0x24000658
 800146c:	2400065c 	.word	0x2400065c
 8001470:	24000624 	.word	0x24000624
 8001474:	240006a4 	.word	0x240006a4
 8001478:	24000648 	.word	0x24000648
 800147c:	2400061c 	.word	0x2400061c
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001480:	eeaa 5a84 	vfma.f32	s10, s21, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001484:	0799      	lsls	r1, r3, #30
 8001486:	eeea 5a04 	vfma.f32	s11, s20, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800148a:	ee79 9aac 	vadd.f32	s19, s19, s25
 800148e:	ee39 9a0c 	vadd.f32	s18, s18, s24
 8001492:	eea9 5aa4 	vfma.f32	s10, s19, s9
 8001496:	eee9 5a24 	vfma.f32	s11, s18, s9
 800149a:	ee75 2a26 	vadd.f32	s5, s10, s13
 800149e:	ee75 7a86 	vadd.f32	s15, s11, s12
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80014a2:	f100 8118 	bmi.w	80016d6 <ADC_Stream0_Handler+0x4fe>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80014a6:	eead 3a84 	vfma.f32	s6, s27, s8
 80014aa:	ed9d 7a01 	vldr	s14, [sp, #4]
 80014ae:	eeed 3a04 	vfma.f32	s7, s26, s8
 80014b2:	eddd 5a00 	vldr	s11, [sp]
 80014b6:	ee7b ba87 	vadd.f32	s23, s23, s14

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80014ba:	075f      	lsls	r7, r3, #29
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80014bc:	ee3b ba25 	vadd.f32	s22, s22, s11
 80014c0:	eeab 3aa4 	vfma.f32	s6, s23, s9
 80014c4:	eeeb 3a24 	vfma.f32	s7, s22, s9
 80014c8:	ee33 7a22 	vadd.f32	s14, s6, s5
 80014cc:	ee33 2aa7 	vadd.f32	s4, s7, s15
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80014d0:	f100 8112 	bmi.w	80016f8 <ADC_Stream0_Handler+0x520>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80014d4:	ed9d 9a04 	vldr	s18, [sp, #16]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80014d8:	0719      	lsls	r1, r3, #28
 80014da:	eddd 9a03 	vldr	s19, [sp, #12]
 80014de:	eeaf 9a84 	vfma.f32	s18, s31, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80014e2:	ed9d 5a07 	vldr	s10, [sp, #28]
 80014e6:	eeef 9a04 	vfma.f32	s19, s30, s8
 80014ea:	eddd 3a06 	vldr	s7, [sp, #24]
 80014ee:	ee7e ea85 	vadd.f32	s29, s29, s10
 80014f2:	ee3e ea23 	vadd.f32	s28, s28, s7
 80014f6:	eeae 9aa4 	vfma.f32	s18, s29, s9
 80014fa:	eeee 9a24 	vfma.f32	s19, s28, s9
 80014fe:	ee37 9a09 	vadd.f32	s18, s14, s18
 8001502:	ee79 9a82 	vadd.f32	s19, s19, s4
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001506:	f100 81a1 	bmi.w	800184c <ADC_Stream0_Handler+0x674>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800150a:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28

		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800150e:	f013 0110 	ands.w	r1, r3, #16
 8001512:	ed9d ea02 	vldr	s28, [sp, #8]
 8001516:	eddd ba0c 	vldr	s23, [sp, #48]	; 0x30
 800151a:	eddd ea05 	vldr	s29, [sp, #20]
 800151e:	eeae ba04 	vfma.f32	s22, s28, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001522:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
 8001526:	ed9d 5a0b 	vldr	s10, [sp, #44]	; 0x2c
 800152a:	eeee ba84 	vfma.f32	s23, s29, s8
 800152e:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 8001532:	ee33 5a05 	vadd.f32	s10, s6, s10
 8001536:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800153a:	910b      	str	r1, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800153c:	ee73 5a23 	vadd.f32	s11, s6, s7
 8001540:	eea5 ba24 	vfma.f32	s22, s10, s9
 8001544:	eee5 baa4 	vfma.f32	s23, s11, s9
 8001548:	ee39 ba0b 	vadd.f32	s22, s18, s22
 800154c:	ee79 baab 	vadd.f32	s23, s19, s23
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001550:	f040 81a5 	bne.w	800189e <ADC_Stream0_Handler+0x6c6>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001554:	eddd 3a08 	vldr	s7, [sp, #32]
 8001558:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 800155c:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 8001560:	eea3 5a84 	vfma.f32	s10, s7, s8
 8001564:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
 8001568:	ed9d ea11 	vldr	s28, [sp, #68]	; 0x44
 800156c:	eee3 3a04 	vfma.f32	s7, s6, s8
 8001570:	ed9d 3a0f 	vldr	s6, [sp, #60]	; 0x3c
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001574:	49df      	ldr	r1, [pc, #892]	; (80018f4 <ADC_Stream0_Handler+0x71c>)
 8001576:	eb01 0785 	add.w	r7, r1, r5, lsl #2
 800157a:	00a9      	lsls	r1, r5, #2
 800157c:	3501      	adds	r5, #1
 800157e:	9703      	str	r7, [sp, #12]
 8001580:	eef0 5a63 	vmov.f32	s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001584:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001588:	4fdb      	ldr	r7, [pc, #876]	; (80018f8 <ADC_Stream0_Handler+0x720>)
 800158a:	b22d      	sxth	r5, r5
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800158c:	ee33 3a83 	vadd.f32	s6, s7, s6
 8001590:	eddd 3a15 	vldr	s7, [sp, #84]	; 0x54
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001594:	4439      	add	r1, r7
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001596:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800159a:	ee73 3a8e 	vadd.f32	s7, s7, s28
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800159e:	9f03      	ldr	r7, [sp, #12]
 80015a0:	eea3 5a24 	vfma.f32	s10, s6, s9
 80015a4:	eee3 5aa4 	vfma.f32	s11, s7, s9
 80015a8:	eddf 3ad4 	vldr	s7, [pc, #848]	; 80018fc <ADC_Stream0_Handler+0x724>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80015ac:	ee35 5a0b 	vadd.f32	s10, s10, s22
 80015b0:	ee75 5aab 	vadd.f32	s11, s11, s23
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80015b4:	ee25 5a23 	vmul.f32	s10, s10, s7
 80015b8:	ee65 5aa3 	vmul.f32	s11, s11, s7
 80015bc:	ed87 5a00 	vstr	s10, [r7]
 80015c0:	edc1 5a00 	vstr	s11, [r1]
		if(idx < BSIZE*4)
 80015c4:	f2c0 81da 	blt.w	800197c <ADC_Stream0_Handler+0x7a4>

#endif

			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 80015c8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80015cc:	eddd 3a08 	vldr	s7, [sp, #32]
 80015d0:	ed9d 5a09 	vldr	s10, [sp, #36]	; 0x24
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015d4:	eef0 5a4a 	vmov.f32	s11, s20
			EXTI->SWIER1 |= GPIO_PIN_14;
 80015d8:	68b9      	ldr	r1, [r7, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015da:	eeb0 aa46 	vmov.f32	s20, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80015de:	ed9d 3a02 	vldr	s6, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80015e2:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015e6:	eef0 3a4d 	vmov.f32	s7, s26
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80015ea:	ed8d fa03 	vstr	s30, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015ee:	eeb0 da67 	vmov.f32	s26, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80015f2:	edcd fa04 	vstr	s31, [sp, #16]
 80015f6:	eeb0 fa42 	vmov.f32	s30, s4
 80015fa:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80015fe:	ed8d 5a10 	vstr	s10, [sp, #64]	; 0x40
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001602:	ed8d 3a0a 	vstr	s6, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001606:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800160a:	eeb0 3a6d 	vmov.f32	s6, s27
			EXTI->SWIER1 |= GPIO_PIN_14;
 800160e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001612:	eef0 da62 	vmov.f32	s27, s5
		inE6Rold = inER;                           inE6Iold = inEI;
 8001616:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800161a:	eef0 aa66 	vmov.f32	s21, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 800161e:	eddd 2a15 	vldr	s5, [sp, #84]	; 0x54
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001622:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 8001626:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001628:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800162c:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 8001630:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001634:	edcd 9a05 	vstr	s19, [sp, #20]
 8001638:	ed8d 9a02 	vstr	s18, [sp, #8]
			EXTI->SWIER1 |= GPIO_PIN_14;
 800163c:	60b9      	str	r1, [r7, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 800163e:	edcd 2a11 	vstr	s5, [sp, #68]	; 0x44
 8001642:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001646:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE2Rold = inER;                           inE2Iold = inEI;
 800164a:	eeb0 9a4c 	vmov.f32	s18, s24
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800164e:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inE2Rold = inER;                           inE2Iold = inEI;
 8001652:	eef0 9a6c 	vmov.f32	s19, s25
		inE4Rold = inER;                           inE4Iold = inEI;
 8001656:	ed9d ea06 	vldr	s28, [sp, #24]
 800165a:	eddd ea07 	vldr	s29, [sp, #28]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800165e:	ed9d ba00 	vldr	s22, [sp]
 8001662:	eddd ba01 	vldr	s23, [sp, #4]
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001666:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
	while(k--)
 800166a:	3208      	adds	r2, #8
 800166c:	3b01      	subs	r3, #1
 800166e:	eef0 7a40 	vmov.f32	s15, s0
 8001672:	3008      	adds	r0, #8
 8001674:	4294      	cmp	r4, r2
 8001676:	eeb0 7a60 	vmov.f32	s14, s1
 800167a:	b29b      	uxth	r3, r3
 800167c:	d059      	beq.n	8001732 <ADC_Stream0_Handler+0x55a>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800167e:	eef0 0a48 	vmov.f32	s1, s16
 8001682:	eeb0 0a68 	vmov.f32	s0, s17
 8001686:	ed52 8a01 	vldr	s17, [r2, #-4]
 800168a:	eeb0 2a41 	vmov.f32	s4, s2
 800168e:	ed10 8a01 	vldr	s16, [r0, #-4]
 8001692:	eef0 2a61 	vmov.f32	s5, s3
 8001696:	eef0 6a68 	vmov.f32	s13, s17
 800169a:	ed12 1a02 	vldr	s2, [r2, #-8]
 800169e:	eeb0 6a48 	vmov.f32	s12, s16
 80016a2:	ed50 1a02 	vldr	s3, [r0, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80016a6:	ee31 2a02 	vadd.f32	s4, s2, s4
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80016aa:	07df      	lsls	r7, r3, #31
 80016ac:	eee0 6a04 	vfma.f32	s13, s0, s8
 80016b0:	eea0 6a84 	vfma.f32	s12, s1, s8
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80016b4:	ee72 2aa1 	vadd.f32	s5, s5, s3
 80016b8:	eee2 6a24 	vfma.f32	s13, s4, s9
 80016bc:	eea2 6aa4 	vfma.f32	s12, s5, s9
 80016c0:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80016c4:	ee37 6a06 	vadd.f32	s12, s14, s12
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80016c8:	f57f aeda 	bpl.w	8001480 <ADC_Stream0_Handler+0x2a8>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 80016cc:	eeb0 ca46 	vmov.f32	s24, s12
 80016d0:	eef0 ca66 	vmov.f32	s25, s13
 80016d4:	e7c9      	b.n	800166a <ADC_Stream0_Handler+0x492>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016d6:	eef0 5a4a 	vmov.f32	s11, s20
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 80016da:	edcd 7a00 	vstr	s15, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016de:	eeb0 5a6a 	vmov.f32	s10, s21
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 80016e2:	edcd 2a01 	vstr	s5, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016e6:	eeb0 aa46 	vmov.f32	s20, s12
 80016ea:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 80016ee:	eeb0 9a4c 	vmov.f32	s18, s24
 80016f2:	eef0 9a6c 	vmov.f32	s19, s25
 80016f6:	e7b8      	b.n	800166a <ADC_Stream0_Handler+0x492>
 80016f8:	eeb0 ba65 	vmov.f32	s22, s11
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80016fc:	eddd ba01 	vldr	s23, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001700:	eef0 3a4d 	vmov.f32	s7, s26
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001704:	ed8d 2a06 	vstr	s4, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001708:	eeb0 3a6d 	vmov.f32	s6, s27
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 800170c:	ed8d 7a07 	vstr	s14, [sp, #28]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001710:	eef0 5a4a 	vmov.f32	s11, s20
 8001714:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001718:	eeb0 da67 	vmov.f32	s26, s15
 800171c:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001720:	eeb0 aa46 	vmov.f32	s20, s12
 8001724:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001728:	eeb0 9a4c 	vmov.f32	s18, s24
 800172c:	eef0 9a6c 	vmov.f32	s19, s25
 8001730:	e79b      	b.n	800166a <ADC_Stream0_Handler+0x492>
 8001732:	4a73      	ldr	r2, [pc, #460]	; (8001900 <ADC_Stream0_Handler+0x728>)
 8001734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001738:	eddd 7a04 	vldr	s15, [sp, #16]
 800173c:	ed82 8a00 	vstr	s16, [r2]
 8001740:	4a70      	ldr	r2, [pc, #448]	; (8001904 <ADC_Stream0_Handler+0x72c>)
 8001742:	edc8 8a00 	vstr	s17, [r8]
 8001746:	edc2 0a00 	vstr	s1, [r2]
 800174a:	4a6f      	ldr	r2, [pc, #444]	; (8001908 <ADC_Stream0_Handler+0x730>)
 800174c:	ed8e 0a00 	vstr	s0, [lr]
 8001750:	edc2 1a00 	vstr	s3, [r2]
 8001754:	4a6d      	ldr	r2, [pc, #436]	; (800190c <ADC_Stream0_Handler+0x734>)
 8001756:	ed8c 1a00 	vstr	s2, [ip]
 800175a:	edc2 aa00 	vstr	s21, [r2]
 800175e:	4a6c      	ldr	r2, [pc, #432]	; (8001910 <ADC_Stream0_Handler+0x738>)
 8001760:	ed82 5a00 	vstr	s10, [r2]
 8001764:	4a6b      	ldr	r2, [pc, #428]	; (8001914 <ADC_Stream0_Handler+0x73c>)
 8001766:	edc2 9a00 	vstr	s19, [r2]
 800176a:	4a6b      	ldr	r2, [pc, #428]	; (8001918 <ADC_Stream0_Handler+0x740>)
 800176c:	ed82 aa00 	vstr	s20, [r2]
 8001770:	4a6a      	ldr	r2, [pc, #424]	; (800191c <ADC_Stream0_Handler+0x744>)
 8001772:	edc2 5a00 	vstr	s11, [r2]
 8001776:	4a6a      	ldr	r2, [pc, #424]	; (8001920 <ADC_Stream0_Handler+0x748>)
 8001778:	ed82 9a00 	vstr	s18, [r2]
 800177c:	4a69      	ldr	r2, [pc, #420]	; (8001924 <ADC_Stream0_Handler+0x74c>)
 800177e:	edc2 da00 	vstr	s27, [r2]
 8001782:	4a69      	ldr	r2, [pc, #420]	; (8001928 <ADC_Stream0_Handler+0x750>)
 8001784:	ed82 3a00 	vstr	s6, [r2]
 8001788:	4a68      	ldr	r2, [pc, #416]	; (800192c <ADC_Stream0_Handler+0x754>)
 800178a:	edc2 ba00 	vstr	s23, [r2]
 800178e:	4a68      	ldr	r2, [pc, #416]	; (8001930 <ADC_Stream0_Handler+0x758>)
 8001790:	ed82 da00 	vstr	s26, [r2]
 8001794:	4a67      	ldr	r2, [pc, #412]	; (8001934 <ADC_Stream0_Handler+0x75c>)
 8001796:	edc2 3a00 	vstr	s7, [r2]
 800179a:	4a67      	ldr	r2, [pc, #412]	; (8001938 <ADC_Stream0_Handler+0x760>)
 800179c:	ed82 ba00 	vstr	s22, [r2]
 80017a0:	4a66      	ldr	r2, [pc, #408]	; (800193c <ADC_Stream0_Handler+0x764>)
 80017a2:	edc2 fa00 	vstr	s31, [r2]
 80017a6:	4a66      	ldr	r2, [pc, #408]	; (8001940 <ADC_Stream0_Handler+0x768>)
 80017a8:	edc2 7a00 	vstr	s15, [r2]
 80017ac:	4a65      	ldr	r2, [pc, #404]	; (8001944 <ADC_Stream0_Handler+0x76c>)
 80017ae:	eddd 7a03 	vldr	s15, [sp, #12]
 80017b2:	edc2 ea00 	vstr	s29, [r2]
 80017b6:	4a64      	ldr	r2, [pc, #400]	; (8001948 <ADC_Stream0_Handler+0x770>)
 80017b8:	ed82 fa00 	vstr	s30, [r2]
 80017bc:	4a63      	ldr	r2, [pc, #396]	; (800194c <ADC_Stream0_Handler+0x774>)
 80017be:	edc2 7a00 	vstr	s15, [r2]
 80017c2:	4a63      	ldr	r2, [pc, #396]	; (8001950 <ADC_Stream0_Handler+0x778>)
 80017c4:	eddd 7a02 	vldr	s15, [sp, #8]
 80017c8:	ed82 ea00 	vstr	s28, [r2]
 80017cc:	4a61      	ldr	r2, [pc, #388]	; (8001954 <ADC_Stream0_Handler+0x77c>)
 80017ce:	edc2 7a00 	vstr	s15, [r2]
 80017d2:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 80017d6:	4a60      	ldr	r2, [pc, #384]	; (8001958 <ADC_Stream0_Handler+0x780>)
 80017d8:	edc2 7a00 	vstr	s15, [r2]
 80017dc:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 80017e0:	4a5e      	ldr	r2, [pc, #376]	; (800195c <ADC_Stream0_Handler+0x784>)
 80017e2:	edc2 7a00 	vstr	s15, [r2]
 80017e6:	eddd 7a05 	vldr	s15, [sp, #20]
 80017ea:	4a5d      	ldr	r2, [pc, #372]	; (8001960 <ADC_Stream0_Handler+0x788>)
 80017ec:	f8aa 5000 	strh.w	r5, [sl]
 80017f0:	edc2 7a00 	vstr	s15, [r2]
 80017f4:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80017f8:	4a5a      	ldr	r2, [pc, #360]	; (8001964 <ADC_Stream0_Handler+0x78c>)
 80017fa:	8033      	strh	r3, [r6, #0]
 80017fc:	edc2 7a00 	vstr	s15, [r2]
 8001800:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8001804:	4a58      	ldr	r2, [pc, #352]	; (8001968 <ADC_Stream0_Handler+0x790>)
 8001806:	edc2 7a00 	vstr	s15, [r2]
 800180a:	eddd 7a08 	vldr	s15, [sp, #32]
 800180e:	4a57      	ldr	r2, [pc, #348]	; (800196c <ADC_Stream0_Handler+0x794>)
 8001810:	edc2 7a00 	vstr	s15, [r2]
 8001814:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8001818:	4a55      	ldr	r2, [pc, #340]	; (8001970 <ADC_Stream0_Handler+0x798>)
 800181a:	edc2 7a00 	vstr	s15, [r2]
 800181e:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8001822:	4a54      	ldr	r2, [pc, #336]	; (8001974 <ADC_Stream0_Handler+0x79c>)
 8001824:	edc2 7a00 	vstr	s15, [r2]
 8001828:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800182c:	4a52      	ldr	r2, [pc, #328]	; (8001978 <ADC_Stream0_Handler+0x7a0>)
 800182e:	edc2 7a00 	vstr	s15, [r2]
 8001832:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8001836:	edcb 7a00 	vstr	s15, [fp]
 800183a:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800183e:	edc9 7a00 	vstr	s15, [r9]
		}

		// LED_YELLOW_OFF;

	}
 8001842:	b017      	add	sp, #92	; 0x5c
 8001844:	ecbd 8b10 	vpop	{d8-d15}
 8001848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800184c:	eeb0 ea63 	vmov.f32	s28, s7
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001850:	ed8d fa03 	vstr	s30, [sp, #12]
 8001854:	eef0 ea45 	vmov.f32	s29, s10
 8001858:	edcd fa04 	vstr	s31, [sp, #16]
 800185c:	eeb0 ba65 	vmov.f32	s22, s11
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001860:	edcd 9a12 	vstr	s19, [sp, #72]	; 0x48
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001864:	eef0 3a4d 	vmov.f32	s7, s26
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001868:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800186c:	eeb0 3a6d 	vmov.f32	s6, s27
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001870:	eddd ba01 	vldr	s23, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001874:	eef0 5a4a 	vmov.f32	s11, s20
 8001878:	eeb0 5a6a 	vmov.f32	s10, s21
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800187c:	eeb0 fa42 	vmov.f32	s30, s4
 8001880:	eef0 fa47 	vmov.f32	s31, s14
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001884:	eeb0 da67 	vmov.f32	s26, s15
 8001888:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800188c:	eeb0 aa46 	vmov.f32	s20, s12
 8001890:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001894:	eeb0 9a4c 	vmov.f32	s18, s24
 8001898:	eef0 9a6c 	vmov.f32	s19, s25
 800189c:	e6e5      	b.n	800166a <ADC_Stream0_Handler+0x492>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800189e:	eddd 5a02 	vldr	s11, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80018a2:	eef0 3a4d 	vmov.f32	s7, s26
 80018a6:	eeb0 3a6d 	vmov.f32	s6, s27
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018aa:	ed8d fa03 	vstr	s30, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018ae:	eeb0 5a6a 	vmov.f32	s10, s21
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018b2:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018b6:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018ba:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018be:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018c2:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018c6:	eef0 fa47 	vmov.f32	s31, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018ca:	edcd 9a05 	vstr	s19, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80018ce:	eeb0 da67 	vmov.f32	s26, s15
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018d2:	ed8d 9a02 	vstr	s18, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80018d6:	eef0 da62 	vmov.f32	s27, s5
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80018da:	edcd ba15 	vstr	s23, [sp, #84]	; 0x54
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018de:	eeb0 aa46 	vmov.f32	s20, s12
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80018e2:	ed8d ba14 	vstr	s22, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018e6:	eef0 aa66 	vmov.f32	s21, s13
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80018ea:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 80018ee:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80018f2:	e6aa      	b.n	800164a <ADC_Stream0_Handler+0x472>
 80018f4:	2000d000 	.word	0x2000d000
 80018f8:	2000b000 	.word	0x2000b000
 80018fc:	34000000 	.word	0x34000000
 8001900:	24000650 	.word	0x24000650
 8001904:	24000654 	.word	0x24000654
 8001908:	24000620 	.word	0x24000620
 800190c:	24000668 	.word	0x24000668
 8001910:	2400066c 	.word	0x2400066c
 8001914:	2400062c 	.word	0x2400062c
 8001918:	24000660 	.word	0x24000660
 800191c:	24000664 	.word	0x24000664
 8001920:	24000628 	.word	0x24000628
 8001924:	24000678 	.word	0x24000678
 8001928:	2400067c 	.word	0x2400067c
 800192c:	24000634 	.word	0x24000634
 8001930:	24000670 	.word	0x24000670
 8001934:	24000674 	.word	0x24000674
 8001938:	24000630 	.word	0x24000630
 800193c:	24000688 	.word	0x24000688
 8001940:	2400068c 	.word	0x2400068c
 8001944:	2400063c 	.word	0x2400063c
 8001948:	24000680 	.word	0x24000680
 800194c:	24000684 	.word	0x24000684
 8001950:	24000638 	.word	0x24000638
 8001954:	24000698 	.word	0x24000698
 8001958:	2400069c 	.word	0x2400069c
 800195c:	24000644 	.word	0x24000644
 8001960:	24000690 	.word	0x24000690
 8001964:	24000694 	.word	0x24000694
 8001968:	24000640 	.word	0x24000640
 800196c:	240006a8 	.word	0x240006a8
 8001970:	240006ac 	.word	0x240006ac
 8001974:	2400064c 	.word	0x2400064c
 8001978:	240006a0 	.word	0x240006a0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800197c:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001980:	eef0 3a4d 	vmov.f32	s7, s26
 8001984:	eeb0 da67 	vmov.f32	s26, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8001988:	eddd 7a15 	vldr	s15, [sp, #84]	; 0x54
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800198c:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001990:	eeb0 3a6d 	vmov.f32	s6, s27
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001994:	eddd 5a08 	vldr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001998:	eeb0 5a6a 	vmov.f32	s10, s21
		inE6Rold = inER;                           inE6Iold = inEI;
 800199c:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80019a0:	eef0 da62 	vmov.f32	s27, s5
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80019a4:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80019a8:	eef0 aa66 	vmov.f32	s21, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80019ac:	eddd 5a05 	vldr	s11, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 80019b0:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80019b4:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
 80019b8:	eddd 5a02 	vldr	s11, [sp, #8]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80019bc:	ed8d fa03 	vstr	s30, [sp, #12]
 80019c0:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80019c4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80019c8:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80019cc:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80019d0:	eeb0 aa46 	vmov.f32	s20, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80019d4:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80019d8:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 80019dc:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80019e0:	edcd 9a05 	vstr	s19, [sp, #20]
 80019e4:	ed8d 9a02 	vstr	s18, [sp, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 80019e8:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 80019ec:	e77d      	b.n	80018ea <ADC_Stream0_Handler+0x712>
		SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
 80019ee:	4a06      	ldr	r2, [pc, #24]	; (8001a08 <ADC_Stream0_Handler+0x830>)
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <ADC_Stream0_Handler+0x834>)
 80019f2:	ed92 0a00 	vldr	s0, [r2]
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019fe:	f000 f807 	bl	8001a10 <SDR_ComputeLO>
 8001a02:	f7ff bbf8 	b.w	80011f6 <ADC_Stream0_Handler+0x1e>
 8001a06:	bf00      	nop
 8001a08:	2400a5ec 	.word	0x2400a5ec
 8001a0c:	2400a5e4 	.word	0x2400a5e4

08001a10 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8001a10:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 8001a12:	4b4f      	ldr	r3, [pc, #316]	; (8001b50 <SDR_ComputeLO+0x140>)
 8001a14:	edd3 7a00 	vldr	s15, [r3]
 8001a18:	eef4 7a40 	vcmp.f32	s15, s0
{
 8001a1c:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	d171      	bne.n	8001b0a <SDR_ComputeLO+0xfa>
 8001a26:	4a4b      	ldr	r2, [pc, #300]	; (8001b54 <SDR_ComputeLO+0x144>)
 8001a28:	4b4b      	ldr	r3, [pc, #300]	; (8001b58 <SDR_ComputeLO+0x148>)
 8001a2a:	ed92 8a00 	vldr	s16, [r2]
 8001a2e:	ed93 6a00 	vldr	s12, [r3]
 8001a32:	4d4a      	ldr	r5, [pc, #296]	; (8001b5c <SDR_ComputeLO+0x14c>)
 8001a34:	4c4a      	ldr	r4, [pc, #296]	; (8001b60 <SDR_ComputeLO+0x150>)
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a36:	484b      	ldr	r0, [pc, #300]	; (8001b64 <SDR_ComputeLO+0x154>)
 8001a38:	4b4b      	ldr	r3, [pc, #300]	; (8001b68 <SDR_ComputeLO+0x158>)
 8001a3a:	ed95 5a00 	vldr	s10, [r5]
 8001a3e:	edd4 7a00 	vldr	s15, [r4]
 8001a42:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8001a46:	edd0 5a00 	vldr	s11, [r0]
 8001a4a:	4a48      	ldr	r2, [pc, #288]	; (8001b6c <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a4c:	ee27 7a88 	vmul.f32	s14, s15, s16
 8001a50:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a52:	ee66 7a67 	vnmul.f32	s15, s12, s15
 8001a56:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a58:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a5c:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a60:	ee25 7a87 	vmul.f32	s14, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a64:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a68:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a6c:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a70:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a74:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a78:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a7c:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a84:	ee25 7a87 	vmul.f32	s14, s11, s14
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a88:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a8c:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a90:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a94:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a98:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a9c:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001aa0:	ee25 7aa6 	vmul.f32	s14, s11, s13
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001aa4:	ee65 7aa7 	vmul.f32	s15, s11, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001aa8:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001aac:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001ab0:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ab4:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ab8:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001abc:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ac0:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001ac4:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ac8:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001acc:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001ace:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8001ad2:	d1bb      	bne.n	8001a4c <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001ad4:	ee67 5a07 	vmul.f32	s11, s14, s14
 8001ad8:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001b70 <SDR_ComputeLO+0x160>
 8001adc:	edc4 7a00 	vstr	s15, [r4]
 8001ae0:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001b74 <SDR_ComputeLO+0x164>
 8001ae4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8001ae8:	4a23      	ldr	r2, [pc, #140]	; (8001b78 <SDR_ComputeLO+0x168>)
 8001aea:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <SDR_ComputeLO+0x16c>)
 8001aec:	ed85 5a00 	vstr	s10, [r5]
 8001af0:	edc2 6a00 	vstr	s13, [r2]
 8001af4:	ed83 7a00 	vstr	s14, [r3]
 8001af8:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 8001afc:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001b00:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001b04:	edc0 7a00 	vstr	s15, [r0]
}	
 8001b08:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001b0a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001b80 <SDR_ComputeLO+0x170>
 8001b0e:	4a1d      	ldr	r2, [pc, #116]	; (8001b84 <SDR_ComputeLO+0x174>)
 8001b10:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 8001b14:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001b18:	ed92 7a00 	vldr	s14, [r2]
 8001b1c:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8001b20:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8001b24:	eeb0 0b49 	vmov.f64	d0, d9
 8001b28:	f00e ff66 	bl	80109f8 <cos>
 8001b2c:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8001b30:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001b32:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001b36:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001b3a:	f00e ffa5 	bl	8010a88 <sin>
 8001b3e:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 8001b42:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SDR_ComputeLO+0x148>)
 8001b44:	eeb1 6a46 	vneg.f32	s12, s12
 8001b48:	ed83 6a00 	vstr	s12, [r3]
 8001b4c:	e771      	b.n	8001a32 <SDR_ComputeLO+0x22>
 8001b4e:	bf00      	nop
 8001b50:	2400016c 	.word	0x2400016c
 8001b54:	240006b4 	.word	0x240006b4
 8001b58:	240006c4 	.word	0x240006c4
 8001b5c:	24000178 	.word	0x24000178
 8001b60:	240006dc 	.word	0x240006dc
 8001b64:	24000168 	.word	0x24000168
 8001b68:	24004524 	.word	0x24004524
 8001b6c:	24004dd8 	.word	0x24004dd8
 8001b70:	46000200 	.word	0x46000200
 8001b74:	39000000 	.word	0x39000000
 8001b78:	240006e0 	.word	0x240006e0
 8001b7c:	240006e4 	.word	0x240006e4
 8001b80:	40c90fdb 	.word	0x40c90fdb
 8001b84:	24004dc0 	.word	0x24004dc0

08001b88 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001b88:	089b      	lsrs	r3, r3, #2
 8001b8a:	d02e      	beq.n	8001bea <SDR_2R_toC_f32+0x62>
 8001b8c:	3010      	adds	r0, #16
 8001b8e:	3110      	adds	r1, #16
 8001b90:	3220      	adds	r2, #32
{
 8001b92:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b94:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	f100 0010 	add.w	r0, r0, #16
 8001b9e:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001ba2:	f842 4c20 	str.w	r4, [r2, #-32]
 8001ba6:	f102 0220 	add.w	r2, r2, #32
 8001baa:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001bae:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001bb2:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 8001bb6:	f842 4c38 	str.w	r4, [r2, #-56]
 8001bba:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001bbe:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001bc2:	f850 4c18 	ldr.w	r4, [r0, #-24]
 8001bc6:	f842 4c30 	str.w	r4, [r2, #-48]
 8001bca:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001bce:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001bd2:	f850 4c14 	ldr.w	r4, [r0, #-20]
 8001bd6:	f842 4c28 	str.w	r4, [r2, #-40]
 8001bda:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001bde:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 8001be2:	d1d7      	bne.n	8001b94 <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 8001be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	4770      	bx	lr

08001bec <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001bec:	4b35      	ldr	r3, [pc, #212]	; (8001cc4 <SDR_downconvert_f32+0xd8>)
 8001bee:	3008      	adds	r0, #8
 8001bf0:	3110      	adds	r1, #16
 8001bf2:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001bf4:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001cc8 <SDR_downconvert_f32+0xdc>
{
 8001bf8:	b430      	push	{r4, r5}
 8001bfa:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001bfe:	4c33      	ldr	r4, [pc, #204]	; (8001ccc <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001c00:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 8001c04:	3310      	adds	r3, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001c06:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 8001c0a:	3008      	adds	r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001c0c:	ee06 ca10 	vmov	s12, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c10:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 8001c14:	3110      	adds	r1, #16
 8001c16:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001c18:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c1c:	ee06 ca90 	vmov	s13, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001c20:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 8001c24:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c26:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001c2a:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001c2e:	ee07 ca90 	vmov	s15, ip
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001c32:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c36:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001c3a:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001c3e:	ee07 ca10 	vmov	s14, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c46:	ee66 6aa5 	vmul.f32	s13, s13, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001c4a:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001c4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001c52:	ee77 7ac0 	vsub.f32	s15, s15, s0
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001c56:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001c5a:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001c5e:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001c62:	ee67 7aa5 	vmul.f32	s15, s15, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001c66:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001c6a:	ee27 7a25 	vmul.f32	s14, s14, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001c6e:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001c72:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001c76:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001c7a:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001c7e:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001c82:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001c86:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001c8a:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001c8e:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001c92:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001c96:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001c9a:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001c9e:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001ca2:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001ca6:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001ca8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cac:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001cb0:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cb8:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001cbc:	d1a0      	bne.n	8001c00 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001cbe:	bc30      	pop	{r4, r5}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	24004dd8 	.word	0x24004dd8
 8001cc8:	3a000000 	.word	0x3a000000
 8001ccc:	24004524 	.word	0x24004524

08001cd0 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001cd0:	b430      	push	{r4, r5}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001cd2:	0895      	lsrs	r5, r2, #2
  while(blkCnt--)
 8001cd4:	2d00      	cmp	r5, #0
 8001cd6:	d05b      	beq.n	8001d90 <SDR_float_to_DAC_audio+0xc0>
 8001cd8:	1e6c      	subs	r4, r5, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cda:	4d30      	ldr	r5, [pc, #192]	; (8001d9c <SDR_float_to_DAC_audio+0xcc>)
 8001cdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ce0:	b2a3      	uxth	r3, r4
 8001ce2:	f100 0420 	add.w	r4, r0, #32
 8001ce6:	edd5 7a00 	vldr	s15, [r5]
 8001cea:	3010      	adds	r0, #16
 8001cec:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8001cf0:	f101 0308 	add.w	r3, r1, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cf4:	eef0 4a47 	vmov.f32	s9, s14
 8001cf8:	ed50 5a03 	vldr	s11, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cfc:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d00:	eeb0 5a47 	vmov.f32	s10, s14
 8001d04:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001d08:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d0a:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8001d0e:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d10:	eea6 5aa7 	vfma.f32	s10, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d14:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
  while(blkCnt--)
 8001d18:	4284      	cmp	r4, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d1a:	eef0 5a64 	vmov.f32	s11, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d1e:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d22:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d26:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d2a:	eee7 4a86 	vfma.f32	s9, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d2e:	ee15 5a10 	vmov	r5, s10
 8001d32:	f823 5c10 	strh.w	r5, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d36:	ee15 5a90 	vmov	r5, s11
 8001d3a:	f823 5c0e 	strh.w	r5, [r3, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d3e:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d42:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d46:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d4a:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d4e:	ee16 5a10 	vmov	r5, s12
 8001d52:	f823 5c0c 	strh.w	r5, [r3, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d56:	eef0 6a64 	vmov.f32	s13, s9
 8001d5a:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
 8001d5e:	ee16 5a90 	vmov	r5, s13
 8001d62:	f823 5c0a 	strh.w	r5, [r3, #-10]
  while(blkCnt--)
 8001d66:	d1c5      	bne.n	8001cf4 <SDR_float_to_DAC_audio+0x24>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001d68:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001d6a:	f001 021f 	and.w	r2, r1, #31
 8001d6e:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d70:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001d74:	480a      	ldr	r0, [pc, #40]	; (8001da0 <SDR_float_to_DAC_audio+0xd0>)
 8001d76:	440a      	add	r2, r1
 8001d78:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001d7c:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001d7e:	1a53      	subs	r3, r2, r1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	dcf9      	bgt.n	8001d78 <SDR_float_to_DAC_audio+0xa8>
 8001d84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001d88:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001d8c:	bc30      	pop	{r4, r5}
 8001d8e:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8001d90:	0093      	lsls	r3, r2, #2
 8001d92:	2a00      	cmp	r2, #0
 8001d94:	d1e9      	bne.n	8001d6a <SDR_float_to_DAC_audio+0x9a>
 8001d96:	bc30      	pop	{r4, r5}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	24004d14 	.word	0x24004d14
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001da4:	0892      	lsrs	r2, r2, #2
 8001da6:	d017      	beq.n	8001dd8 <SDR_memcpy_f32+0x34>
 8001da8:	3110      	adds	r1, #16
 8001daa:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001dac:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001db0:	3a01      	subs	r2, #1
 8001db2:	f101 0110 	add.w	r1, r1, #16
 8001db6:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001dba:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001dbe:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001dc2:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001dc6:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001dca:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001dce:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001dd2:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001dd6:	d1e9      	bne.n	8001dac <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop

08001ddc <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001ddc:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001dde:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001de2:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001de4:	440b      	add	r3, r1
	while(blkCnt--)
 8001de6:	d037      	beq.n	8001e58 <SDR_mirror_LSB+0x7c>
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	1e91      	subs	r1, r2, #2
{
 8001dec:	b410      	push	{r4}
 8001dee:	f1a3 0220 	sub.w	r2, r3, #32
 8001df2:	f1a3 041c 	sub.w	r4, r3, #28
 8001df6:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001dfa:	4402      	add	r2, r0
 8001dfc:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001dfe:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001e00:	3901      	subs	r1, #1
 8001e02:	3a20      	subs	r2, #32
 8001e04:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e06:	f843 4c20 	str.w	r4, [r3, #-32]
 8001e0a:	3320      	adds	r3, #32
 8001e0c:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001e10:	eef1 7a67 	vneg.f32	s15, s15
 8001e14:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e18:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001e1a:	f843 4c38 	str.w	r4, [r3, #-56]
 8001e1e:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001e22:	eef1 7a67 	vneg.f32	s15, s15
 8001e26:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e2a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001e2c:	f843 4c30 	str.w	r4, [r3, #-48]
 8001e30:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001e34:	eef1 7a67 	vneg.f32	s15, s15
 8001e38:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e3c:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001e3e:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001e42:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e44:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001e48:	eef1 7a67 	vneg.f32	s15, s15
 8001e4c:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001e50:	d1d5      	bne.n	8001dfe <SDR_mirror_LSB+0x22>
	}
}
 8001e52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop

08001e5c <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001e5c:	b508      	push	{r3, lr}

   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001e5e:	4b2b      	ldr	r3, [pc, #172]	; (8001f0c <SDR_compute_IIR_parms+0xb0>)
 8001e60:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001f10 <SDR_compute_IIR_parms+0xb4>
 8001e64:	edd3 7a00 	vldr	s15, [r3]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001e68:	4a2a      	ldr	r2, [pc, #168]	; (8001f14 <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
   r = Qfactor;
 8001e6e:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <SDR_compute_IIR_parms+0xbc>)
   wr = 2.f * cwpitch / rate * myPI;
 8001e70:	ed92 7a00 	vldr	s14, [r2]
 8001e74:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001f1c <SDR_compute_IIR_parms+0xc0>
{
 8001e78:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001e7c:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001e80:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e84:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001e88:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e8c:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001e90:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e94:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001e98:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e9c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001ea0:	f00e fdaa 	bl	80109f8 <cos>
 8001ea4:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001eaa:	4a1e      	ldr	r2, [pc, #120]	; (8001f24 <SDR_compute_IIR_parms+0xc8>)
 8001eac:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001eb0:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001eb4:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001eb8:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001ebc:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001ec0:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001ec4:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001ec8:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001ecc:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001ed0:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001ed4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ed8:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001edc:	f00e fd8c 	bl	80109f8 <cos>
 8001ee0:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001ee4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001f28 <SDR_compute_IIR_parms+0xcc>
 8001ee8:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <SDR_compute_IIR_parms+0xd0>)
 8001eea:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001eee:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001ef2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001ef6:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001efa:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001efe:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001f02:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001f06:	ed83 7a00 	vstr	s14, [r3]
}
 8001f0a:	bd08      	pop	{r3, pc}
 8001f0c:	2400a5e4 	.word	0x2400a5e4
 8001f10:	44000000 	.word	0x44000000
 8001f14:	24004dc0 	.word	0x24004dc0
 8001f18:	240095d0 	.word	0x240095d0
 8001f1c:	40490fdb 	.word	0x40490fdb
 8001f20:	24004d18 	.word	0x24004d18
 8001f24:	240095cc 	.word	0x240095cc
 8001f28:	3f99999a 	.word	0x3f99999a
 8001f2c:	2400cb0c 	.word	0x2400cb0c

08001f30 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001f30:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001f32:	2900      	cmp	r1, #0
 8001f34:	d07c      	beq.n	8002030 <SDR_CWPeak+0x100>
 8001f36:	1e4b      	subs	r3, r1, #1
 8001f38:	f8df c110 	ldr.w	ip, [pc, #272]	; 800204c <SDR_CWPeak+0x11c>
 8001f3c:	493d      	ldr	r1, [pc, #244]	; (8002034 <SDR_CWPeak+0x104>)
 8001f3e:	3010      	adds	r0, #16
 8001f40:	4a3d      	ldr	r2, [pc, #244]	; (8002038 <SDR_CWPeak+0x108>)
 8001f42:	eddc 2a00 	vldr	s5, [ip]
 8001f46:	edd1 6a00 	vldr	s13, [r1]
 8001f4a:	ed92 5a00 	vldr	s10, [r2]
{
 8001f4e:	b4f0      	push	{r4, r5, r6, r7}
 8001f50:	4c3a      	ldr	r4, [pc, #232]	; (800203c <SDR_CWPeak+0x10c>)
 8001f52:	4f3b      	ldr	r7, [pc, #236]	; (8002040 <SDR_CWPeak+0x110>)
 8001f54:	edd4 4a00 	vldr	s9, [r4]
 8001f58:	4e3a      	ldr	r6, [pc, #232]	; (8002044 <SDR_CWPeak+0x114>)
 8001f5a:	4d3b      	ldr	r5, [pc, #236]	; (8002048 <SDR_CWPeak+0x118>)
 8001f5c:	eeb1 2a64 	vneg.f32	s4, s9
 8001f60:	edd7 7a00 	vldr	s15, [r7]
 8001f64:	edd6 5a00 	vldr	s11, [r6]
 8001f68:	ed95 7a00 	vldr	s14, [r5]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f6c:	ee66 3ae7 	vnmul.f32	s7, s13, s15
 8001f70:	ed50 7a04 	vldr	s15, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f74:	ee26 4ac7 	vnmul.f32	s8, s13, s14
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f78:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f7c:	ed10 7a02 	vldr	s14, [r0, #-8]
	 while(blkCnt--)
 8001f80:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f82:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f86:	ed10 3a01 	vldr	s6, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f8a:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 8001f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f92:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f96:	eee7 3a85 	vfma.f32	s7, s15, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f9a:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 8001f9e:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fa2:	ed92 5a00 	vldr	s10, [r2]
 8001fa6:	edd1 6a00 	vldr	s13, [r1]
 8001faa:	ee25 6a06 	vmul.f32	s12, s10, s12
 8001fae:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fb2:	ee65 7a07 	vmul.f32	s15, s10, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fb6:	ee25 3a03 	vmul.f32	s6, s10, s6
 8001fba:	eeb0 7a46 	vmov.f32	s14, s12
 8001fbe:	eee6 7ae3 	vfms.f32	s15, s13, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fc2:	eeb1 2a64 	vneg.f32	s4, s9
 8001fc6:	eea6 7ae2 	vfms.f32	s14, s13, s5
 8001fca:	eea4 7ae3 	vfms.f32	s14, s9, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001fce:	eef0 3a43 	vmov.f32	s7, s6
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fd2:	eee4 7ac7 	vfms.f32	s15, s9, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001fd6:	ee25 6a07 	vmul.f32	s12, s10, s14
 8001fda:	eee6 3ac7 	vfms.f32	s7, s13, s14
 8001fde:	eea4 6ac4 	vfms.f32	s12, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001fe2:	ee25 7a27 	vmul.f32	s14, s10, s15
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001fe6:	eee4 3ae7 	vfms.f32	s7, s9, s15
 8001fea:	eea6 7ac4 	vfms.f32	s14, s13, s8
 8001fee:	eeb0 4a46 	vmov.f32	s8, s12
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ff2:	eea6 6ae5 	vfms.f32	s12, s13, s11
	   *buf++ = y0;
 8001ff6:	ee96 4aa5 	vfnms.f32	s8, s13, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ffa:	ee65 5a23 	vmul.f32	s11, s10, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ffe:	eef0 2a63 	vmov.f32	s5, s7
 8002002:	eee6 5ac6 	vfms.f32	s11, s13, s12
	   *buf++ = y0;
 8002006:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800200a:	eea4 7a84 	vfma.f32	s14, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800200e:	eee4 5ac7 	vfms.f32	s11, s9, s14
	   *buf++ = y0;
 8002012:	ed00 7a06 	vstr	s14, [r0, #-24]	; 0xffffffe8
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8002016:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 800201a:	d1a7      	bne.n	8001f6c <SDR_CWPeak+0x3c>
 800201c:	edc7 7a00 	vstr	s15, [r7]
 8002020:	edc6 5a00 	vstr	s11, [r6]
 8002024:	ed85 7a00 	vstr	s14, [r5]
 8002028:	edcc 3a00 	vstr	s7, [ip]
   }
}
 800202c:	bcf0      	pop	{r4, r5, r6, r7}
 800202e:	4770      	bx	lr
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	240095cc 	.word	0x240095cc
 8002038:	2400cb0c 	.word	0x2400cb0c
 800203c:	24004d18 	.word	0x24004d18
 8002040:	240006d4 	.word	0x240006d4
 8002044:	240006d0 	.word	0x240006d0
 8002048:	240006d8 	.word	0x240006d8
 800204c:	240006cc 	.word	0x240006cc

08002050 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8002050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8002054:	4b32      	ldr	r3, [pc, #200]	; (8002120 <SDR_demodAM_AGC+0xd0>)
{
 8002056:	b082      	sub	sp, #8
 8002058:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 800213c <SDR_demodAM_AGC+0xec>
 800205c:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8002060:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8002140 <SDR_demodAM_AGC+0xf0>
 8002064:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8002144 <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8002068:	881f      	ldrh	r7, [r3, #0]
 800206a:	ed98 7a00 	vldr	s14, [r8]
 800206e:	f8dc 3000 	ldr.w	r3, [ip]
 8002072:	ed9e 6a00 	vldr	s12, [lr]
 8002076:	4c2b      	ldr	r4, [pc, #172]	; (8002124 <SDR_demodAM_AGC+0xd4>)
 8002078:	4a2b      	ldr	r2, [pc, #172]	; (8002128 <SDR_demodAM_AGC+0xd8>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800207a:	eddf 4a2c 	vldr	s9, [pc, #176]	; 800212c <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 800207e:	4e2c      	ldr	r6, [pc, #176]	; (8002130 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002080:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8002134 <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002084:	edd0 7a01 	vldr	s15, [r0, #4]
 8002088:	3008      	adds	r0, #8
 800208a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800208e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002092:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8002096:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 800209a:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 800209e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 80020a6:	bfa8      	it	ge
 80020a8:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 80020ac:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 80020b0:	bfb8      	it	lt
 80020b2:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 80020b6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80020ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020be:	d502      	bpl.n	80020c6 <SDR_demodAM_AGC+0x76>
 80020c0:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 80020c4:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 80020c6:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 80020ca:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80020ce:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 80020d2:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80020d6:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 80020da:	b91b      	cbnz	r3, 80020e4 <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 80020dc:	edd6 6a00 	vldr	s13, [r6]
 80020e0:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80020e4:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80020e8:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80020ea:	eddd 7a00 	vldr	s15, [sp]
 80020ee:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 80020f2:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80020f6:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80020fa:	d1c3      	bne.n	8002084 <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 80020fc:	4a0e      	ldr	r2, [pc, #56]	; (8002138 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 80020fe:	2b00      	cmp	r3, #0
 8002100:	ed88 7a00 	vstr	s14, [r8]
 8002104:	f8cc 3000 	str.w	r3, [ip]
 8002108:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 800210c:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8002110:	dd02      	ble.n	8002118 <SDR_demodAM_AGC+0xc8>
 8002112:	3b01      	subs	r3, #1
 8002114:	f8cc 3000 	str.w	r3, [ip]
}
 8002118:	b002      	add	sp, #8
 800211a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800211e:	bf00      	nop
 8002120:	2400878c 	.word	0x2400878c
 8002124:	2400a5e0 	.word	0x2400a5e0
 8002128:	24000f74 	.word	0x24000f74
 800212c:	00000000 	.word	0x00000000
 8002130:	24002f7c 	.word	0x24002f7c
 8002134:	3f75c28f 	.word	0x3f75c28f
 8002138:	24009018 	.word	0x24009018
 800213c:	24000170 	.word	0x24000170
 8002140:	240006b8 	.word	0x240006b8
 8002144:	240006c8 	.word	0x240006c8

08002148 <SDR_demodSSB_CW_AGC>:
	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002148:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <SDR_demodSSB_CW_AGC+0x178>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800214a:	4a5e      	ldr	r2, [pc, #376]	; (80022c4 <SDR_demodSSB_CW_AGC+0x17c>)
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800214c:	f8b3 c004 	ldrh.w	ip, [r3, #4]
{
 8002150:	b5f0      	push	{r4, r5, r6, r7, lr}
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002152:	7814      	ldrb	r4, [r2, #0]
{
 8002154:	460a      	mov	r2, r1
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002156:	8859      	ldrh	r1, [r3, #2]
 8002158:	f241 0504 	movw	r5, #4100	; 0x1004
 800215c:	4f5a      	ldr	r7, [pc, #360]	; (80022c8 <SDR_demodSSB_CW_AGC+0x180>)
 800215e:	2c01      	cmp	r4, #1
 8002160:	bf08      	it	eq
 8002162:	468c      	moveq	ip, r1
 8002164:	4e59      	ldr	r6, [pc, #356]	; (80022cc <SDR_demodSSB_CW_AGC+0x184>)
 8002166:	2c03      	cmp	r4, #3
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002168:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800216c:	ed97 7a00 	vldr	s14, [r7]
 8002170:	f100 0304 	add.w	r3, r0, #4
 8002174:	6831      	ldr	r1, [r6, #0]
 8002176:	d06f      	beq.n	8002258 <SDR_demodSSB_CW_AGC+0x110>
 8002178:	2c01      	cmp	r4, #1
 800217a:	4405      	add	r5, r0
 800217c:	4c54      	ldr	r4, [pc, #336]	; (80022d0 <SDR_demodSSB_CW_AGC+0x188>)
 800217e:	4855      	ldr	r0, [pc, #340]	; (80022d4 <SDR_demodSSB_CW_AGC+0x18c>)
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002180:	f8df e15c 	ldr.w	lr, [pc, #348]	; 80022e0 <SDR_demodSSB_CW_AGC+0x198>
 8002184:	d03a      	beq.n	80021fc <SDR_demodSSB_CW_AGC+0xb4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	ed13 6a01 	vldr	s12, [r3, #-4]
 800218e:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 8002192:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002196:	eee6 6a06 	vfma.f32	s13, s12, s12
      *pOut = sqrtf(in);
 800219a:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 800219e:	eef4 7ae5 	vcmpe.f32	s15, s11
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	dd03      	ble.n	80021b0 <SDR_demodSSB_CW_AGC+0x68>
		  CWLevel= (sav);
 80021a8:	edc4 7a00 	vstr	s15, [r4]
 80021ac:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 80021b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021b4:	3308      	adds	r3, #8
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	d502      	bpl.n	80021c2 <SDR_demodSSB_CW_AGC+0x7a>
 80021bc:	eeb0 7a67 	vmov.f32	s14, s15
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80021c0:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80021c2:	edd0 6a00 	vldr	s13, [r0]
 80021c6:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 80021ca:	eec6 5a26 	vdiv.f32	s11, s12, s13
 80021ce:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 80021d2:	b919      	cbnz	r1, 80021dc <SDR_demodSSB_CW_AGC+0x94>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80021d4:	edde 6a02 	vldr	s13, [lr, #8]
 80021d8:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 80021dc:	429d      	cmp	r5, r3
 80021de:	d1d2      	bne.n	8002186 <SDR_demodSSB_CW_AGC+0x3e>
 80021e0:	4a3d      	ldr	r2, [pc, #244]	; (80022d8 <SDR_demodSSB_CW_AGC+0x190>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 80021e2:	2900      	cmp	r1, #0
	PeakAudioValue=pk;
 80021e4:	4b3d      	ldr	r3, [pc, #244]	; (80022dc <SDR_demodSSB_CW_AGC+0x194>)
 80021e6:	ed87 7a00 	vstr	s14, [r7]
 80021ea:	6031      	str	r1, [r6, #0]
 80021ec:	edc2 7a00 	vstr	s15, [r2]
 80021f0:	ed83 7a00 	vstr	s14, [r3]
	if(hangcnt > 0)  hangcnt--;
 80021f4:	dd01      	ble.n	80021fa <SDR_demodSSB_CW_AGC+0xb2>
 80021f6:	3901      	subs	r1, #1
 80021f8:	6031      	str	r1, [r6, #0]
}
 80021fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ed13 6a01 	vldr	s12, [r3, #-4]
 8002204:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 8002208:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800220c:	eee6 6a06 	vfma.f32	s13, s12, s12
 8002210:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 8002214:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221c:	dd03      	ble.n	8002226 <SDR_demodSSB_CW_AGC+0xde>
		  CWLevel= (sav);
 800221e:	edc4 7a00 	vstr	s15, [r4]
 8002222:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 8002226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800222a:	3308      	adds	r3, #8
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	d502      	bpl.n	8002238 <SDR_demodSSB_CW_AGC+0xf0>
 8002232:	eeb0 7a67 	vmov.f32	s14, s15
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002236:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002238:	edd0 6a00 	vldr	s13, [r0]
 800223c:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 8002240:	eec6 5a26 	vdiv.f32	s11, s12, s13
 8002244:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8002248:	b919      	cbnz	r1, 8002252 <SDR_demodSSB_CW_AGC+0x10a>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800224a:	edde 6a01 	vldr	s13, [lr, #4]
 800224e:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 8002252:	42ab      	cmp	r3, r5
 8002254:	d1d2      	bne.n	80021fc <SDR_demodSSB_CW_AGC+0xb4>
 8002256:	e7c3      	b.n	80021e0 <SDR_demodSSB_CW_AGC+0x98>
 8002258:	4405      	add	r5, r0
 800225a:	4c1d      	ldr	r4, [pc, #116]	; (80022d0 <SDR_demodSSB_CW_AGC+0x188>)
 800225c:	481d      	ldr	r0, [pc, #116]	; (80022d4 <SDR_demodSSB_CW_AGC+0x18c>)
      if(CurrentMode == CW) pk  *= Decay[CW];
 800225e:	f8df c080 	ldr.w	ip, [pc, #128]	; 80022e0 <SDR_demodSSB_CW_AGC+0x198>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002262:	edd3 7a00 	vldr	s15, [r3]
 8002266:	ed13 6a01 	vldr	s12, [r3, #-4]
 800226a:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 800226e:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002272:	eee6 6a06 	vfma.f32	s13, s12, s12
 8002276:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 800227a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800227e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002282:	dd03      	ble.n	800228c <SDR_demodSSB_CW_AGC+0x144>
		  CWLevel= (sav);
 8002284:	edc4 7a00 	vstr	s15, [r4]
 8002288:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 800228c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002290:	3308      	adds	r3, #8
 8002292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002296:	d502      	bpl.n	800229e <SDR_demodSSB_CW_AGC+0x156>
 8002298:	eeb0 7a67 	vmov.f32	s14, s15
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800229c:	4671      	mov	r1, lr
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 800229e:	edd0 6a00 	vldr	s13, [r0]
 80022a2:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 80022a6:	eec6 5a26 	vdiv.f32	s11, s12, s13
 80022aa:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 80022ae:	b919      	cbnz	r1, 80022b8 <SDR_demodSSB_CW_AGC+0x170>
      if(CurrentMode == CW) pk  *= Decay[CW];
 80022b0:	eddc 6a03 	vldr	s13, [ip, #12]
 80022b4:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 80022b8:	42ab      	cmp	r3, r5
 80022ba:	d1d2      	bne.n	8002262 <SDR_demodSSB_CW_AGC+0x11a>
 80022bc:	e790      	b.n	80021e0 <SDR_demodSSB_CW_AGC+0x98>
 80022be:	bf00      	nop
 80022c0:	2400878c 	.word	0x2400878c
 80022c4:	2400d320 	.word	0x2400d320
 80022c8:	24000174 	.word	0x24000174
 80022cc:	240006bc 	.word	0x240006bc
 80022d0:	240055c8 	.word	0x240055c8
 80022d4:	2400a5e0 	.word	0x2400a5e0
 80022d8:	240006c0 	.word	0x240006c0
 80022dc:	24009018 	.word	0x24009018
 80022e0:	24002f7c 	.word	0x24002f7c

080022e4 <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 80022e4:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80022e6:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 80022e8:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80022ec:	490a      	ldr	r1, [pc, #40]	; (8002318 <HAL_ADC_ConvCpltCallback+0x34>)
 80022ee:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 80022f2:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80022f6:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d1fa      	bne.n	80022f2 <HAL_ADC_ConvCpltCallback+0xe>
 80022fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002300:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(1);
 8002304:	2001      	movs	r0, #1
 8002306:	f7fe ff67 	bl	80011d8 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 800230a:	4b04      	ldr	r3, [pc, #16]	; (800231c <HAL_ADC_ConvCpltCallback+0x38>)
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
}
 8002310:	bd08      	pop	{r3, pc}
 8002312:	bf00      	nop
 8002314:	2400df40 	.word	0x2400df40
 8002318:	e000ed00 	.word	0xe000ed00
 800231c:	2400070d 	.word	0x2400070d

08002320 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002320:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002322:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002324:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002328:	490a      	ldr	r1, [pc, #40]	; (8002354 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800232a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800232e:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002332:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8002334:	4293      	cmp	r3, r2
 8002336:	d1fa      	bne.n	800232e <HAL_ADC_ConvHalfCpltCallback+0xe>
 8002338:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800233c:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(0);
 8002340:	2000      	movs	r0, #0
 8002342:	f7fe ff49 	bl	80011d8 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8002348:	2200      	movs	r2, #0
 800234a:	701a      	strb	r2, [r3, #0]
}
 800234c:	bd08      	pop	{r3, pc}
 800234e:	bf00      	nop
 8002350:	2400db40 	.word	0x2400db40
 8002354:	e000ed00 	.word	0xe000ed00
 8002358:	2400070d 	.word	0x2400070d

0800235c <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800235c:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 8002360:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 8002362:	4c05      	ldr	r4, [pc, #20]	; (8002378 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 8002364:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002368:	4804      	ldr	r0, [pc, #16]	; (800237c <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 800236a:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 800236c:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8002370:	f004 bbc4 	b.w	8006afc <HAL_GPIO_WritePin>
 8002374:	24004dc4 	.word	0x24004dc4
 8002378:	24007ae0 	.word	0x24007ae0
 800237c:	58020400 	.word	0x58020400

08002380 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002380:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 8002384:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 8002386:	4c05      	ldr	r4, [pc, #20]	; (800239c <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 8002388:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800238c:	4804      	ldr	r0, [pc, #16]	; (80023a0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 800238e:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002390:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 8002394:	f004 bbb2 	b.w	8006afc <HAL_GPIO_WritePin>
 8002398:	24004dc4 	.word	0x24004dc4
 800239c:	240076e0 	.word	0x240076e0
 80023a0:	58020400 	.word	0x58020400

080023a4 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80023a4:	4a09      	ldr	r2, [pc, #36]	; (80023cc <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80023a8:	6811      	ldr	r1, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80023aa:	681a      	ldr	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80023ac:	684b      	ldr	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 80023ae:	4809      	ldr	r0, [pc, #36]	; (80023d4 <HAL_ADC_LevelOutOfWindowCallback+0x30>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80023b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
{
 80023b4:	b410      	push	{r4}
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80023b6:	604b      	str	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 80023b8:	2402      	movs	r4, #2
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80023ba:	6853      	ldr	r3, [r2, #4]
	OVFDetected = OVF_TIMEOUT;
 80023bc:	8004      	strh	r4, [r0, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80023be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
}
 80023c2:	f85d 4b04 	ldr.w	r4, [sp], #4
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80023c6:	6053      	str	r3, [r2, #4]
}
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	24007ee4 	.word	0x24007ee4
 80023d0:	24003080 	.word	0x24003080
 80023d4:	24000f78 	.word	0x24000f78

080023d8 <DisplayCW>:
#endif
}

#ifdef CW_DECODER
void DisplayCW(void)
{
 80023d8:	b570      	push	{r4, r5, r6, lr}
	static uint8_t PosColumn;
	static uint8_t PosRow = 9;
	if ((uint8_t)DecodedCWChar == 0)
 80023da:	4c18      	ldr	r4, [pc, #96]	; (800243c <DisplayCW+0x64>)
{
 80023dc:	b082      	sub	sp, #8
	if ((uint8_t)DecodedCWChar == 0)
 80023de:	7821      	ldrb	r1, [r4, #0]
 80023e0:	b309      	cbz	r1, 8002426 <DisplayCW+0x4e>
		return;
	  NCharReceived++;

	if (PosColumn++ >= 20)
 80023e2:	4817      	ldr	r0, [pc, #92]	; (8002440 <DisplayCW+0x68>)
	  NCharReceived++;
 80023e4:	4e17      	ldr	r6, [pc, #92]	; (8002444 <DisplayCW+0x6c>)
	if (PosColumn++ >= 20)
 80023e6:	7805      	ldrb	r5, [r0, #0]
	  NCharReceived++;
 80023e8:	6832      	ldr	r2, [r6, #0]
	if (PosColumn++ >= 20)
 80023ea:	1c6b      	adds	r3, r5, #1
 80023ec:	2d13      	cmp	r5, #19
	  NCharReceived++;
 80023ee:	f102 0201 	add.w	r2, r2, #1
	{
		PosColumn = 1;
		PosRow++;
 80023f2:	4d15      	ldr	r5, [pc, #84]	; (8002448 <DisplayCW+0x70>)
	if (PosColumn++ >= 20)
 80023f4:	b2db      	uxtb	r3, r3
	  NCharReceived++;
 80023f6:	6032      	str	r2, [r6, #0]
	if (PosColumn++ >= 20)
 80023f8:	7003      	strb	r3, [r0, #0]
 80023fa:	d816      	bhi.n	800242a <DisplayCW+0x52>
 80023fc:	782a      	ldrb	r2, [r5, #0]
	}
	if (PosRow >= 9 + 4)
 80023fe:	2a0c      	cmp	r2, #12
 8002400:	d902      	bls.n	8002408 <DisplayCW+0x30>
		{
			PosRow = 9;
 8002402:	2009      	movs	r0, #9
 8002404:	4602      	mov	r2, r0
 8002406:	7028      	strb	r0, [r5, #0]
		}
	sprintf((char*)UartTXString, "\e[%d;%dH%c      ", PosRow, PosColumn, DecodedCWChar);
 8002408:	9100      	str	r1, [sp, #0]
 800240a:	4810      	ldr	r0, [pc, #64]	; (800244c <DisplayCW+0x74>)
 800240c:	4910      	ldr	r1, [pc, #64]	; (8002450 <DisplayCW+0x78>)
 800240e:	f00b ffd5 	bl	800e3bc <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002412:	480e      	ldr	r0, [pc, #56]	; (800244c <DisplayCW+0x74>)
 8002414:	f7fd ff64 	bl	80002e0 <strlen>
 8002418:	4601      	mov	r1, r0
 800241a:	480c      	ldr	r0, [pc, #48]	; (800244c <DisplayCW+0x74>)
 800241c:	b289      	uxth	r1, r1
 800241e:	f009 ffb1 	bl	800c384 <CDC_Transmit_FS>
	PrintUI(UartTXString);

	DecodedCWChar = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	7023      	strb	r3, [r4, #0]
}
 8002426:	b002      	add	sp, #8
 8002428:	bd70      	pop	{r4, r5, r6, pc}
		PosColumn = 1;
 800242a:	2601      	movs	r6, #1
		PosRow++;
 800242c:	782a      	ldrb	r2, [r5, #0]
 800242e:	4432      	add	r2, r6
 8002430:	4633      	mov	r3, r6
		PosColumn = 1;
 8002432:	7006      	strb	r6, [r0, #0]
		PosRow++;
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	702a      	strb	r2, [r5, #0]
 8002438:	e7e1      	b.n	80023fe <DisplayCW+0x26>
 800243a:	bf00      	nop
 800243c:	2400a5dc 	.word	0x2400a5dc
 8002440:	240006e8 	.word	0x240006e8
 8002444:	24002f8c 	.word	0x24002f8c
 8002448:	2400027c 	.word	0x2400027c
 800244c:	24000a48 	.word	0x24000a48
 8002450:	08017a58 	.word	0x08017a58

08002454 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002454:	4b5c      	ldr	r3, [pc, #368]	; (80025c8 <DisplayStatus+0x174>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 800245c:	b570      	push	{r4, r5, r6, lr}
 800245e:	b086      	sub	sp, #24
	switch(Fstep)
 8002460:	f000 809b 	beq.w	800259a <DisplayStatus+0x146>
 8002464:	d81c      	bhi.n	80024a0 <DisplayStatus+0x4c>
 8002466:	2b0a      	cmp	r3, #10
 8002468:	f000 809e 	beq.w	80025a8 <DisplayStatus+0x154>
 800246c:	2b64      	cmp	r3, #100	; 0x64
 800246e:	d10e      	bne.n	800248e <DisplayStatus+0x3a>
	{
	case 1: strcpy(StringStep,"   1"); break;
	case 10: strcpy(StringStep,"  10"); break;
	case 100: strcpy(StringStep," 100"); break;
 8002470:	4a56      	ldr	r2, [pc, #344]	; (80025cc <DisplayStatus+0x178>)
 8002472:	4b57      	ldr	r3, [pc, #348]	; (80025d0 <DisplayStatus+0x17c>)
 8002474:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002478:	6018      	str	r0, [r3, #0]
 800247a:	7119      	strb	r1, [r3, #4]
	case 9000: strcpy(StringStep,"   9K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 800247c:	4a55      	ldr	r2, [pc, #340]	; (80025d4 <DisplayStatus+0x180>)
 800247e:	7812      	ldrb	r2, [r2, #0]
 8002480:	2a03      	cmp	r2, #3
 8002482:	f200 809f 	bhi.w	80025c4 <DisplayStatus+0x170>
 8002486:	e8df f002 	tbb	[pc, r2]
 800248a:	6765      	.short	0x6765
 800248c:	2780      	.short	0x2780
	switch(Fstep)
 800248e:	2b01      	cmp	r3, #1
 8002490:	d120      	bne.n	80024d4 <DisplayStatus+0x80>
	case 1: strcpy(StringStep,"   1"); break;
 8002492:	4a51      	ldr	r2, [pc, #324]	; (80025d8 <DisplayStatus+0x184>)
 8002494:	4b4e      	ldr	r3, [pc, #312]	; (80025d0 <DisplayStatus+0x17c>)
 8002496:	e892 0003 	ldmia.w	r2, {r0, r1}
 800249a:	6018      	str	r0, [r3, #0]
 800249c:	7119      	strb	r1, [r3, #4]
 800249e:	e7ed      	b.n	800247c <DisplayStatus+0x28>
	switch(Fstep)
 80024a0:	f242 7210 	movw	r2, #10000	; 0x2710
 80024a4:	4293      	cmp	r3, r2
 80024a6:	f000 8086 	beq.w	80025b6 <DisplayStatus+0x162>
 80024aa:	4a4c      	ldr	r2, [pc, #304]	; (80025dc <DisplayStatus+0x188>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d106      	bne.n	80024be <DisplayStatus+0x6a>
	case 100000: strcpy(StringStep,"100K"); break;
 80024b0:	4a4b      	ldr	r2, [pc, #300]	; (80025e0 <DisplayStatus+0x18c>)
 80024b2:	4b47      	ldr	r3, [pc, #284]	; (80025d0 <DisplayStatus+0x17c>)
 80024b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024b8:	6018      	str	r0, [r3, #0]
 80024ba:	7119      	strb	r1, [r3, #4]
 80024bc:	e7de      	b.n	800247c <DisplayStatus+0x28>
	switch(Fstep)
 80024be:	f242 3228 	movw	r2, #9000	; 0x2328
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d106      	bne.n	80024d4 <DisplayStatus+0x80>
	case 9000: strcpy(StringStep,"   9K"); break;
 80024c6:	4a47      	ldr	r2, [pc, #284]	; (80025e4 <DisplayStatus+0x190>)
 80024c8:	4b41      	ldr	r3, [pc, #260]	; (80025d0 <DisplayStatus+0x17c>)
 80024ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024ce:	6018      	str	r0, [r3, #0]
 80024d0:	8099      	strh	r1, [r3, #4]
 80024d2:	e7d3      	b.n	800247c <DisplayStatus+0x28>
 80024d4:	4b3e      	ldr	r3, [pc, #248]	; (80025d0 <DisplayStatus+0x17c>)
 80024d6:	e7d1      	b.n	800247c <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 80024d8:	4a43      	ldr	r2, [pc, #268]	; (80025e8 <DisplayStatus+0x194>)
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	4d43      	ldr	r5, [pc, #268]	; (80025ec <DisplayStatus+0x198>)
 80024de:	0c11      	lsrs	r1, r2, #16
 80024e0:	802a      	strh	r2, [r5, #0]
 80024e2:	70a9      	strb	r1, [r5, #2]
	}
	switch (CurrentAGC)
 80024e4:	4a42      	ldr	r2, [pc, #264]	; (80025f0 <DisplayStatus+0x19c>)
 80024e6:	7812      	ldrb	r2, [r2, #0]
 80024e8:	2a00      	cmp	r2, #0
 80024ea:	d03c      	beq.n	8002566 <DisplayStatus+0x112>
 80024ec:	2a01      	cmp	r2, #1
 80024ee:	d150      	bne.n	8002592 <DisplayStatus+0x13e>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 80024f0:	4a40      	ldr	r2, [pc, #256]	; (80025f4 <DisplayStatus+0x1a0>)
 80024f2:	4c41      	ldr	r4, [pc, #260]	; (80025f8 <DisplayStatus+0x1a4>)
 80024f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024f8:	6020      	str	r0, [r4, #0]
 80024fa:	7121      	strb	r1, [r4, #4]
	}
	switch (CurrentBW)
 80024fc:	4a3f      	ldr	r2, [pc, #252]	; (80025fc <DisplayStatus+0x1a8>)
 80024fe:	7812      	ldrb	r2, [r2, #0]
 8002500:	2a00      	cmp	r2, #0
 8002502:	d03a      	beq.n	800257a <DisplayStatus+0x126>
 8002504:	2a01      	cmp	r2, #1
 8002506:	d146      	bne.n	8002596 <DisplayStatus+0x142>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 8002508:	493d      	ldr	r1, [pc, #244]	; (8002600 <DisplayStatus+0x1ac>)
 800250a:	4a3e      	ldr	r2, [pc, #248]	; (8002604 <DisplayStatus+0x1b0>)
 800250c:	c903      	ldmia	r1, {r0, r1}
 800250e:	6010      	str	r0, [r2, #0]
 8002510:	7111      	strb	r1, [r2, #4]
	}
	sprintf(UartTXString, "\e[3;1HFreq %.0f  Step %s\e[5;1HMode %s BW %s AGG %s Volume %1.1f   \r", LOfreq, StringStep, StringMode, StringWidth, StringAGC, volume);
 8002512:	493d      	ldr	r1, [pc, #244]	; (8002608 <DisplayStatus+0x1b4>)
 8002514:	9403      	str	r4, [sp, #12]
 8002516:	ed91 7a00 	vldr	s14, [r1]
 800251a:	493c      	ldr	r1, [pc, #240]	; (800260c <DisplayStatus+0x1b8>)
 800251c:	9202      	str	r2, [sp, #8]
 800251e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002522:	edd1 6a00 	vldr	s13, [r1]
 8002526:	483a      	ldr	r0, [pc, #232]	; (8002610 <DisplayStatus+0x1bc>)
 8002528:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800252c:	4939      	ldr	r1, [pc, #228]	; (8002614 <DisplayStatus+0x1c0>)
 800252e:	e9cd 3500 	strd	r3, r5, [sp]
 8002532:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002536:	ec53 2b16 	vmov	r2, r3, d6
 800253a:	f00b ff3f 	bl	800e3bc <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 800253e:	4834      	ldr	r0, [pc, #208]	; (8002610 <DisplayStatus+0x1bc>)
 8002540:	f7fd fece 	bl	80002e0 <strlen>
 8002544:	4601      	mov	r1, r0
 8002546:	4832      	ldr	r0, [pc, #200]	; (8002610 <DisplayStatus+0x1bc>)
 8002548:	b289      	uxth	r1, r1
	PrintUI(UartTXString);
}
 800254a:	b006      	add	sp, #24
 800254c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002550:	f009 bf18 	b.w	800c384 <CDC_Transmit_FS>
	case AM: strcpy(StringMode,"AM"); break;
 8002554:	4a30      	ldr	r2, [pc, #192]	; (8002618 <DisplayStatus+0x1c4>)
 8002556:	e7c0      	b.n	80024da <DisplayStatus+0x86>
	case LSB: strcpy(StringMode,"LSB"); break;
 8002558:	4a30      	ldr	r2, [pc, #192]	; (800261c <DisplayStatus+0x1c8>)
 800255a:	4d24      	ldr	r5, [pc, #144]	; (80025ec <DisplayStatus+0x198>)
 800255c:	602a      	str	r2, [r5, #0]
	switch (CurrentAGC)
 800255e:	4a24      	ldr	r2, [pc, #144]	; (80025f0 <DisplayStatus+0x19c>)
 8002560:	7812      	ldrb	r2, [r2, #0]
 8002562:	2a00      	cmp	r2, #0
 8002564:	d1c2      	bne.n	80024ec <DisplayStatus+0x98>
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002566:	4a2e      	ldr	r2, [pc, #184]	; (8002620 <DisplayStatus+0x1cc>)
 8002568:	4c23      	ldr	r4, [pc, #140]	; (80025f8 <DisplayStatus+0x1a4>)
 800256a:	e892 0003 	ldmia.w	r2, {r0, r1}
	switch (CurrentBW)
 800256e:	4a23      	ldr	r2, [pc, #140]	; (80025fc <DisplayStatus+0x1a8>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002570:	6020      	str	r0, [r4, #0]
	switch (CurrentBW)
 8002572:	7812      	ldrb	r2, [r2, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002574:	7121      	strb	r1, [r4, #4]
	switch (CurrentBW)
 8002576:	2a00      	cmp	r2, #0
 8002578:	d1c4      	bne.n	8002504 <DisplayStatus+0xb0>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 800257a:	492a      	ldr	r1, [pc, #168]	; (8002624 <DisplayStatus+0x1d0>)
 800257c:	4a21      	ldr	r2, [pc, #132]	; (8002604 <DisplayStatus+0x1b0>)
 800257e:	c903      	ldmia	r1, {r0, r1}
 8002580:	0c0e      	lsrs	r6, r1, #16
 8002582:	6010      	str	r0, [r2, #0]
 8002584:	8091      	strh	r1, [r2, #4]
 8002586:	7196      	strb	r6, [r2, #6]
 8002588:	e7c3      	b.n	8002512 <DisplayStatus+0xbe>
	case USB: strcpy(StringMode,"USB"); break;
 800258a:	4d18      	ldr	r5, [pc, #96]	; (80025ec <DisplayStatus+0x198>)
 800258c:	4a26      	ldr	r2, [pc, #152]	; (8002628 <DisplayStatus+0x1d4>)
 800258e:	602a      	str	r2, [r5, #0]
 8002590:	e7a8      	b.n	80024e4 <DisplayStatus+0x90>
 8002592:	4c19      	ldr	r4, [pc, #100]	; (80025f8 <DisplayStatus+0x1a4>)
 8002594:	e7b2      	b.n	80024fc <DisplayStatus+0xa8>
 8002596:	4a1b      	ldr	r2, [pc, #108]	; (8002604 <DisplayStatus+0x1b0>)
 8002598:	e7bb      	b.n	8002512 <DisplayStatus+0xbe>
	case 1000: strcpy(StringStep,"  1K"); break;
 800259a:	4a24      	ldr	r2, [pc, #144]	; (800262c <DisplayStatus+0x1d8>)
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <DisplayStatus+0x17c>)
 800259e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025a2:	6018      	str	r0, [r3, #0]
 80025a4:	7119      	strb	r1, [r3, #4]
 80025a6:	e769      	b.n	800247c <DisplayStatus+0x28>
	case 10: strcpy(StringStep,"  10"); break;
 80025a8:	4a21      	ldr	r2, [pc, #132]	; (8002630 <DisplayStatus+0x1dc>)
 80025aa:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <DisplayStatus+0x17c>)
 80025ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025b0:	6018      	str	r0, [r3, #0]
 80025b2:	7119      	strb	r1, [r3, #4]
 80025b4:	e762      	b.n	800247c <DisplayStatus+0x28>
	case 10000: strcpy(StringStep," 10K"); break;
 80025b6:	4a1f      	ldr	r2, [pc, #124]	; (8002634 <DisplayStatus+0x1e0>)
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <DisplayStatus+0x17c>)
 80025ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025be:	6018      	str	r0, [r3, #0]
 80025c0:	7119      	strb	r1, [r3, #4]
 80025c2:	e75b      	b.n	800247c <DisplayStatus+0x28>
 80025c4:	4d09      	ldr	r5, [pc, #36]	; (80025ec <DisplayStatus+0x198>)
 80025c6:	e78d      	b.n	80024e4 <DisplayStatus+0x90>
 80025c8:	2400d318 	.word	0x2400d318
 80025cc:	08017a7c 	.word	0x08017a7c
 80025d0:	240006fc 	.word	0x240006fc
 80025d4:	2400d320 	.word	0x2400d320
 80025d8:	08017a6c 	.word	0x08017a6c
 80025dc:	000186a0 	.word	0x000186a0
 80025e0:	08017a9c 	.word	0x08017a9c
 80025e4:	08017a8c 	.word	0x08017a8c
 80025e8:	08017aa8 	.word	0x08017aa8
 80025ec:	240006f4 	.word	0x240006f4
 80025f0:	24000b60 	.word	0x24000b60
 80025f4:	08017ab4 	.word	0x08017ab4
 80025f8:	240006ec 	.word	0x240006ec
 80025fc:	24000f70 	.word	0x24000f70
 8002600:	08017ac4 	.word	0x08017ac4
 8002604:	24000704 	.word	0x24000704
 8002608:	24004d14 	.word	0x24004d14
 800260c:	2400a5ec 	.word	0x2400a5ec
 8002610:	24000a48 	.word	0x24000a48
 8002614:	08017acc 	.word	0x08017acc
 8002618:	08017aa4 	.word	0x08017aa4
 800261c:	0042534c 	.word	0x0042534c
 8002620:	08017aac 	.word	0x08017aac
 8002624:	08017abc 	.word	0x08017abc
 8002628:	00425355 	.word	0x00425355
 800262c:	08017a84 	.word	0x08017a84
 8002630:	08017a74 	.word	0x08017a74
 8002634:	08017a94 	.word	0x08017a94

08002638 <UserInput>:
	if (USBRXLength)
 8002638:	4bad      	ldr	r3, [pc, #692]	; (80028f0 <UserInput+0x2b8>)
 800263a:	681a      	ldr	r2, [r3, #0]
{
 800263c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263e:	b08f      	sub	sp, #60	; 0x3c
	if (USBRXLength)
 8002640:	2a00      	cmp	r2, #0
 8002642:	f000 8103 	beq.w	800284c <UserInput+0x214>
		result = HAL_OK;
 8002646:	2200      	movs	r2, #0
 8002648:	f88d 201f 	strb.w	r2, [sp, #31]
		USBRXLength = 0;
 800264c:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 800264e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8002652:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002656:	2b00      	cmp	r3, #0
 8002658:	d16b      	bne.n	8002732 <UserInput+0xfa>
		switch (UartRXString[0])
 800265a:	4ba6      	ldr	r3, [pc, #664]	; (80028f4 <UserInput+0x2bc>)
		UartRXDataReady = RESET;
 800265c:	49a6      	ldr	r1, [pc, #664]	; (80028f8 <UserInput+0x2c0>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8002662:	3b2b      	subs	r3, #43	; 0x2b
 8002664:	2b4c      	cmp	r3, #76	; 0x4c
 8002666:	d862      	bhi.n	800272e <UserInput+0xf6>
 8002668:	e8df f013 	tbh	[pc, r3, lsl #1]
 800266c:	0061019e 	.word	0x0061019e
 8002670:	0061004d 	.word	0x0061004d
 8002674:	00610061 	.word	0x00610061
 8002678:	0198019b 	.word	0x0198019b
 800267c:	01900194 	.word	0x01900194
 8002680:	0188018c 	.word	0x0188018c
 8002684:	01800184 	.word	0x01800184
 8002688:	0061017c 	.word	0x0061017c
 800268c:	00610061 	.word	0x00610061
 8002690:	00610061 	.word	0x00610061
 8002694:	00610061 	.word	0x00610061
 8002698:	00610061 	.word	0x00610061
 800269c:	00610061 	.word	0x00610061
 80026a0:	00610061 	.word	0x00610061
 80026a4:	00610061 	.word	0x00610061
 80026a8:	00610061 	.word	0x00610061
 80026ac:	00610061 	.word	0x00610061
 80026b0:	00610061 	.word	0x00610061
 80026b4:	00610061 	.word	0x00610061
 80026b8:	00610061 	.word	0x00610061
 80026bc:	00610061 	.word	0x00610061
 80026c0:	00610061 	.word	0x00610061
 80026c4:	00610061 	.word	0x00610061
 80026c8:	00610061 	.word	0x00610061
 80026cc:	00610061 	.word	0x00610061
 80026d0:	00610061 	.word	0x00610061
 80026d4:	00610061 	.word	0x00610061
 80026d8:	00610178 	.word	0x00610178
 80026dc:	00610174 	.word	0x00610174
 80026e0:	01700061 	.word	0x01700061
 80026e4:	00610061 	.word	0x00610061
 80026e8:	00610061 	.word	0x00610061
 80026ec:	01300061 	.word	0x01300061
 80026f0:	012c0061 	.word	0x012c0061
 80026f4:	00610061 	.word	0x00610061
 80026f8:	01160061 	.word	0x01160061
 80026fc:	00fc0112 	.word	0x00fc0112
 8002700:	006100f8 	.word	0x006100f8
 8002704:	00f4      	.short	0x00f4
			volume -= 0.1;
 8002706:	4b7d      	ldr	r3, [pc, #500]	; (80028fc <UserInput+0x2c4>)
			if (volume < 0)
 8002708:	2200      	movs	r2, #0
			volume -= 0.1;
 800270a:	ed93 7a00 	vldr	s14, [r3]
 800270e:	ed9f 6b72 	vldr	d6, [pc, #456]	; 80028d8 <UserInput+0x2a0>
 8002712:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002716:	ee37 7b46 	vsub.f64	d7, d7, d6
 800271a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 800271e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002726:	f100 814f 	bmi.w	80029c8 <UserInput+0x390>
			volume += 0.1;
 800272a:	ed83 7a00 	vstr	s14, [r3]
		DisplayStatus();
 800272e:	f7ff fe91 	bl	8002454 <DisplayStatus>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002732:	4a73      	ldr	r2, [pc, #460]	; (8002900 <UserInput+0x2c8>)
	EncVal = TIM4->CNT;
 8002734:	4b73      	ldr	r3, [pc, #460]	; (8002904 <UserInput+0x2cc>)
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002736:	ed92 7a00 	vldr	s14, [r2]
	EncVal = TIM4->CNT;
 800273a:	6a5d      	ldr	r5, [r3, #36]	; 0x24
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800273c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	EncVal = TIM4->CNT;
 8002740:	4b71      	ldr	r3, [pc, #452]	; (8002908 <UserInput+0x2d0>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     %d\r", SValue, EncVal);
 8002742:	4c72      	ldr	r4, [pc, #456]	; (800290c <UserInput+0x2d4>)
	EncVal = TIM4->CNT;
 8002744:	801d      	strh	r5, [r3, #0]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     %d\r", SValue, EncVal);
 8002746:	b2ad      	uxth	r5, r5
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002748:	4e71      	ldr	r6, [pc, #452]	; (8002910 <UserInput+0x2d8>)
 800274a:	ed9f 0b65 	vldr	d0, [pc, #404]	; 80028e0 <UserInput+0x2a8>
 800274e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8002752:	f00e f9e1 	bl	8010b18 <log10>
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     %d\r", SValue, EncVal);
 8002756:	496f      	ldr	r1, [pc, #444]	; (8002914 <UserInput+0x2dc>)
 8002758:	9500      	str	r5, [sp, #0]
 800275a:	4620      	mov	r0, r4
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800275c:	ed9f 7b62 	vldr	d7, [pc, #392]	; 80028e8 <UserInput+0x2b0>
 8002760:	ee20 0b07 	vmul.f64	d0, d0, d7
 8002764:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     %d\r", SValue, EncVal);
 8002768:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800276c:	ed86 0a00 	vstr	s0, [r6]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     %d\r", SValue, EncVal);
 8002770:	ec53 2b17 	vmov	r2, r3, d7
 8002774:	f00b fe22 	bl	800e3bc <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002778:	4620      	mov	r0, r4
 800277a:	f7fd fdb1 	bl	80002e0 <strlen>
 800277e:	4601      	mov	r1, r0
 8002780:	4620      	mov	r0, r4
 8002782:	b289      	uxth	r1, r1
 8002784:	f009 fdfe 	bl	800c384 <CDC_Transmit_FS>
	sprintf((char*)UartTXString, "\e[7;1HS %-4.1f, %-4.1f, %-4.1f, %d      ", CWLevel*100, SignalAverage*100, (CWLevel - BaseNoiseLevel)*100, CurrentAverageDah);
 8002788:	4a63      	ldr	r2, [pc, #396]	; (8002918 <UserInput+0x2e0>)
 800278a:	4b64      	ldr	r3, [pc, #400]	; (800291c <UserInput+0x2e4>)
 800278c:	4620      	mov	r0, r4
 800278e:	edd2 7a00 	vldr	s15, [r2]
 8002792:	ed93 7a00 	vldr	s14, [r3]
 8002796:	4b62      	ldr	r3, [pc, #392]	; (8002920 <UserInput+0x2e8>)
 8002798:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800279c:	eddf 6a61 	vldr	s13, [pc, #388]	; 8002924 <UserInput+0x2ec>
 80027a0:	ed93 6a00 	vldr	s12, [r3]
 80027a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80027a8:	4b5f      	ldr	r3, [pc, #380]	; (8002928 <UserInput+0x2f0>)
 80027aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 80027ae:	495f      	ldr	r1, [pc, #380]	; (800292c <UserInput+0x2f4>)
 80027b0:	ee26 6a26 	vmul.f32	s12, s12, s13
 80027b4:	681d      	ldr	r5, [r3, #0]
 80027b6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80027ba:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80027be:	9504      	str	r5, [sp, #16]
 80027c0:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 80027c4:	ec53 2b15 	vmov	r2, r3, d5
 80027c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80027cc:	ed8d 6b00 	vstr	d6, [sp]
 80027d0:	f00b fdf4 	bl	800e3bc <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 80027d4:	4620      	mov	r0, r4
 80027d6:	f7fd fd83 	bl	80002e0 <strlen>
 80027da:	4601      	mov	r1, r0
 80027dc:	4620      	mov	r0, r4
 80027de:	b289      	uxth	r1, r1
 80027e0:	f009 fdd0 	bl	800c384 <CDC_Transmit_FS>
	HAL_Delay(20);  //TODO Previous USB transmission needs to be finished before next one. Use a better way to ensure it is, or compose a long string and send it at once.
 80027e4:	2014      	movs	r0, #20
 80027e6:	f001 f9cb 	bl	8003b80 <HAL_Delay>
	DisplayCW();
 80027ea:	f7ff fdf5 	bl	80023d8 <DisplayCW>
	if (OVFDetected)
 80027ee:	4950      	ldr	r1, [pc, #320]	; (8002930 <UserInput+0x2f8>)
 80027f0:	880b      	ldrh	r3, [r1, #0]
 80027f2:	b313      	cbz	r3, 800283a <UserInput+0x202>
		OVFDetected--;
 80027f4:	3b01      	subs	r3, #1
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80027f6:	4d4f      	ldr	r5, [pc, #316]	; (8002934 <UserInput+0x2fc>)
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80027f8:	484f      	ldr	r0, [pc, #316]	; (8002938 <UserInput+0x300>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80027fa:	2780      	movs	r7, #128	; 0x80
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80027fc:	4a4f      	ldr	r2, [pc, #316]	; (800293c <UserInput+0x304>)
		OVFDetected--;
 80027fe:	b29b      	uxth	r3, r3
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002800:	682e      	ldr	r6, [r5, #0]
		OVFDetected--;
 8002802:	800b      	strh	r3, [r1, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002804:	6805      	ldr	r5, [r0, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002806:	ca03      	ldmia	r2!, {r0, r1}
 8002808:	6061      	str	r1, [r4, #4]
 800280a:	8811      	ldrh	r1, [r2, #0]
 800280c:	7892      	ldrb	r2, [r2, #2]
 800280e:	6020      	str	r0, [r4, #0]
 8002810:	8121      	strh	r1, [r4, #8]
 8002812:	72a2      	strb	r2, [r4, #10]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002814:	6037      	str	r7, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002816:	602f      	str	r7, [r5, #0]
		if (!OVFDetected)
 8002818:	b92b      	cbnz	r3, 8002826 <UserInput+0x1ee>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 800281a:	6873      	ldr	r3, [r6, #4]
 800281c:	433b      	orrs	r3, r7
 800281e:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002820:	686b      	ldr	r3, [r5, #4]
 8002822:	433b      	orrs	r3, r7
 8002824:	606b      	str	r3, [r5, #4]
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002826:	4839      	ldr	r0, [pc, #228]	; (800290c <UserInput+0x2d4>)
 8002828:	f7fd fd5a 	bl	80002e0 <strlen>
 800282c:	4601      	mov	r1, r0
 800282e:	4837      	ldr	r0, [pc, #220]	; (800290c <UserInput+0x2d4>)
 8002830:	b289      	uxth	r1, r1
 8002832:	f009 fda7 	bl	800c384 <CDC_Transmit_FS>
}
 8002836:	b00f      	add	sp, #60	; 0x3c
 8002838:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 800283a:	4b41      	ldr	r3, [pc, #260]	; (8002940 <UserInput+0x308>)
 800283c:	cb03      	ldmia	r3!, {r0, r1}
 800283e:	881a      	ldrh	r2, [r3, #0]
 8002840:	789b      	ldrb	r3, [r3, #2]
 8002842:	6020      	str	r0, [r4, #0]
 8002844:	6061      	str	r1, [r4, #4]
 8002846:	8122      	strh	r2, [r4, #8]
 8002848:	72a3      	strb	r3, [r4, #10]
 800284a:	e7ec      	b.n	8002826 <UserInput+0x1ee>
		result = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	f88d 301f 	strb.w	r3, [sp, #31]
 8002852:	e6fc      	b.n	800264e <UserInput+0x16>
			SetBW((Bwidth)Wide);  break;
 8002854:	2001      	movs	r0, #1
 8002856:	f7fe f89d 	bl	8000994 <SetBW>
 800285a:	e768      	b.n	800272e <UserInput+0xf6>
			SetMode((Mode)USB); break;
 800285c:	2002      	movs	r0, #2
 800285e:	f7fe fa0b 	bl	8000c78 <SetMode>
 8002862:	e764      	b.n	800272e <UserInput+0xf6>
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if (Status)
	{
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002864:	2200      	movs	r2, #0
 8002866:	2303      	movs	r3, #3
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002868:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800286a:	f44f 7600 	mov.w	r6, #512	; 0x200
 800286e:	2702      	movs	r7, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002870:	a908      	add	r1, sp, #32
 8002872:	4834      	ldr	r0, [pc, #208]	; (8002944 <UserInput+0x30c>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002874:	940c      	str	r4, [sp, #48]	; 0x30
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002876:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800287a:	e9cd 6708 	strd	r6, r7, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800287e:	f004 f81f 	bl	80068c0 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002882:	4622      	mov	r2, r4
 8002884:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002888:	482f      	ldr	r0, [pc, #188]	; (8002948 <UserInput+0x310>)
 800288a:	f004 f937 	bl	8006afc <HAL_GPIO_WritePin>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);

	}
}
 800288e:	e74e      	b.n	800272e <UserInput+0xf6>
			SetAGC((Agctype)Slow);  break;
 8002890:	2001      	movs	r0, #1
 8002892:	f7fe f8e1 	bl	8000a58 <SetAGC>
 8002896:	e74a      	b.n	800272e <UserInput+0xf6>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	2000      	movs	r0, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800289a:	2202      	movs	r2, #2
 800289c:	2300      	movs	r3, #0
 800289e:	f44f 7400 	mov.w	r4, #512	; 0x200
 80028a2:	2501      	movs	r5, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a4:	a908      	add	r1, sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a6:	900c      	str	r0, [sp, #48]	; 0x30
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a8:	4826      	ldr	r0, [pc, #152]	; (8002944 <UserInput+0x30c>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028aa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80028ae:	e9cd 4508 	strd	r4, r5, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028b2:	f004 f805 	bl	80068c0 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028bc:	4822      	ldr	r0, [pc, #136]	; (8002948 <UserInput+0x310>)
 80028be:	f004 f91d 	bl	8006afc <HAL_GPIO_WritePin>
}
 80028c2:	e734      	b.n	800272e <UserInput+0xf6>
			SetBW((Bwidth)Narrow);  break;
 80028c4:	2000      	movs	r0, #0
 80028c6:	f7fe f865 	bl	8000994 <SetBW>
 80028ca:	e730      	b.n	800272e <UserInput+0xf6>
			SetMode((Mode)LSB); break;
 80028cc:	2001      	movs	r0, #1
 80028ce:	f7fe f9d3 	bl	8000c78 <SetMode>
 80028d2:	e72c      	b.n	800272e <UserInput+0xf6>
 80028d4:	f3af 8000 	nop.w
 80028d8:	9999999a 	.word	0x9999999a
 80028dc:	3fb99999 	.word	0x3fb99999
 80028e0:	00000000 	.word	0x00000000
 80028e4:	409f4000 	.word	0x409f4000
 80028e8:	9916f6a6 	.word	0x9916f6a6
 80028ec:	400a93fc 	.word	0x400a93fc
 80028f0:	24000a44 	.word	0x24000a44
 80028f4:	24000944 	.word	0x24000944
 80028f8:	2400070c 	.word	0x2400070c
 80028fc:	24004d14 	.word	0x24004d14
 8002900:	24009018 	.word	0x24009018
 8002904:	40000800 	.word	0x40000800
 8002908:	24008794 	.word	0x24008794
 800290c:	24000a48 	.word	0x24000a48
 8002910:	24004db4 	.word	0x24004db4
 8002914:	08017b10 	.word	0x08017b10
 8002918:	240055c8 	.word	0x240055c8
 800291c:	240055cc 	.word	0x240055cc
 8002920:	24004dbc 	.word	0x24004dbc
 8002924:	42c80000 	.word	0x42c80000
 8002928:	2400e340 	.word	0x2400e340
 800292c:	08017b28 	.word	0x08017b28
 8002930:	24000f78 	.word	0x24000f78
 8002934:	24007ee4 	.word	0x24007ee4
 8002938:	24003080 	.word	0x24003080
 800293c:	08017b54 	.word	0x08017b54
 8002940:	08017b60 	.word	0x08017b60
 8002944:	58020800 	.word	0x58020800
 8002948:	58020c00 	.word	0x58020c00
			SetAGC((Agctype)Fast);  break;
 800294c:	2000      	movs	r0, #0
 800294e:	f7fe f883 	bl	8000a58 <SetAGC>
 8002952:	e6ec      	b.n	800272e <UserInput+0xf6>
			SetMode((Mode)CW); break;
 8002954:	2003      	movs	r0, #3
 8002956:	f7fe f98f 	bl	8000c78 <SetMode>
 800295a:	e6e8      	b.n	800272e <UserInput+0xf6>
			SetMode((Mode)AM); break;
 800295c:	2000      	movs	r0, #0
 800295e:	f7fe f98b 	bl	8000c78 <SetMode>
 8002962:	e6e4      	b.n	800272e <UserInput+0xf6>
			SetFstep(9); break;
 8002964:	2009      	movs	r0, #9
 8002966:	f7fe f9bf 	bl	8000ce8 <SetFstep>
 800296a:	e6e0      	b.n	800272e <UserInput+0xf6>
			SetFstep(0); break;
 800296c:	2000      	movs	r0, #0
 800296e:	f7fe f9bb 	bl	8000ce8 <SetFstep>
 8002972:	e6dc      	b.n	800272e <UserInput+0xf6>
			SetFstep(1); break;
 8002974:	2001      	movs	r0, #1
 8002976:	f7fe f9b7 	bl	8000ce8 <SetFstep>
 800297a:	e6d8      	b.n	800272e <UserInput+0xf6>
			SetFstep(2);  break;
 800297c:	2002      	movs	r0, #2
 800297e:	f7fe f9b3 	bl	8000ce8 <SetFstep>
 8002982:	e6d4      	b.n	800272e <UserInput+0xf6>
			SetFstep(3);  break;
 8002984:	2003      	movs	r0, #3
 8002986:	f7fe f9af 	bl	8000ce8 <SetFstep>
 800298a:	e6d0      	b.n	800272e <UserInput+0xf6>
			SetFstep(4);  break;
 800298c:	2004      	movs	r0, #4
 800298e:	f7fe f9ab 	bl	8000ce8 <SetFstep>
 8002992:	e6cc      	b.n	800272e <UserInput+0xf6>
			SetFstep(5);  break;
 8002994:	2005      	movs	r0, #5
 8002996:	f7fe f9a7 	bl	8000ce8 <SetFstep>
 800299a:	e6c8      	b.n	800272e <UserInput+0xf6>
			FplusClicked(); break;
 800299c:	f7fe f9c6 	bl	8000d2c <FplusClicked>
 80029a0:	e6c5      	b.n	800272e <UserInput+0xf6>
			FminusClicked(); break;
 80029a2:	f7fe fa7f 	bl	8000ea4 <FminusClicked>
 80029a6:	e6c2      	b.n	800272e <UserInput+0xf6>
			volume += 0.1;
 80029a8:	4b0b      	ldr	r3, [pc, #44]	; (80029d8 <UserInput+0x3a0>)
			if (volume > 1.0)
 80029aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 80029ae:	ed93 7a00 	vldr	s14, [r3]
 80029b2:	ed9f 5b07 	vldr	d5, [pc, #28]	; 80029d0 <UserInput+0x398>
 80029b6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029ba:	ee37 7b05 	vadd.f64	d7, d7, d5
 80029be:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80029c2:	fe87 7a66 	vminnm.f32	s14, s14, s13
 80029c6:	e6b0      	b.n	800272a <UserInput+0xf2>
				volume = 0;
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	e6b0      	b.n	800272e <UserInput+0xf6>
 80029cc:	f3af 8000 	nop.w
 80029d0:	9999999a 	.word	0x9999999a
 80029d4:	3fb99999 	.word	0x3fb99999
 80029d8:	24004d14 	.word	0x24004d14

080029dc <TXEnable>:
{
 80029dc:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029de:	2400      	movs	r4, #0
{
 80029e0:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e2:	9404      	str	r4, [sp, #16]
	if (Status)
 80029e4:	b1a0      	cbz	r0, 8002a10 <TXEnable+0x34>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029e6:	2303      	movs	r3, #3
 80029e8:	2200      	movs	r2, #0
 80029ea:	f44f 7600 	mov.w	r6, #512	; 0x200
 80029ee:	2702      	movs	r7, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f0:	4669      	mov	r1, sp
 80029f2:	4812      	ldr	r0, [pc, #72]	; (8002a3c <TXEnable+0x60>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029f8:	e9cd 6700 	strd	r6, r7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029fc:	f003 ff60 	bl	80068c0 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002a00:	4622      	mov	r2, r4
 8002a02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a06:	480e      	ldr	r0, [pc, #56]	; (8002a40 <TXEnable+0x64>)
 8002a08:	f004 f878 	bl	8006afc <HAL_GPIO_WritePin>
}
 8002a0c:	b007      	add	sp, #28
 8002a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a10:	2300      	movs	r3, #0
 8002a12:	2202      	movs	r2, #2
 8002a14:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002a18:	2501      	movs	r5, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a1a:	4669      	mov	r1, sp
 8002a1c:	4807      	ldr	r0, [pc, #28]	; (8002a3c <TXEnable+0x60>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a22:	e9cd 4500 	strd	r4, r5, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a26:	f003 ff4b 	bl	80068c0 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a30:	4803      	ldr	r0, [pc, #12]	; (8002a40 <TXEnable+0x64>)
 8002a32:	f004 f863 	bl	8006afc <HAL_GPIO_WritePin>
}
 8002a36:	b007      	add	sp, #28
 8002a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	58020800 	.word	0x58020800
 8002a40:	58020c00 	.word	0x58020c00

08002a44 <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002a44:	4e09      	ldr	r6, [pc, #36]	; (8002a6c <Error_Handler+0x28>)
{
 8002a46:	4d0a      	ldr	r5, [pc, #40]	; (8002a70 <Error_Handler+0x2c>)
 8002a48:	4c0a      	ldr	r4, [pc, #40]	; (8002a74 <Error_Handler+0x30>)
 8002a4a:	b508      	push	{r3, lr}
 8002a4c:	6833      	ldr	r3, [r6, #0]
 8002a4e:	fb05 f303 	mul.w	r3, r5, r3
 8002a52:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002a56:	d200      	bcs.n	8002a5a <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002a58:	e7fe      	b.n	8002a58 <Error_Handler+0x14>
			LED_switch();
 8002a5a:	f7fe fadf 	bl	800101c <LED_switch>
 8002a5e:	6833      	ldr	r3, [r6, #0]
 8002a60:	fb05 f303 	mul.w	r3, r5, r3
 8002a64:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002a68:	d2f7      	bcs.n	8002a5a <Error_Handler+0x16>
 8002a6a:	e7f5      	b.n	8002a58 <Error_Handler+0x14>
 8002a6c:	2400a5f0 	.word	0x2400a5f0
 8002a70:	c28f5c29 	.word	0xc28f5c29
 8002a74:	051eb851 	.word	0x051eb851

08002a78 <SystemClock_Config_For_OC>:
{
 8002a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a7c:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a7e:	224c      	movs	r2, #76	; 0x4c
 8002a80:	2100      	movs	r1, #0
 8002a82:	a80a      	add	r0, sp, #40	; 0x28
 8002a84:	f00b f84e 	bl	800db24 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a88:	2220      	movs	r2, #32
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	a802      	add	r0, sp, #8
 8002a8e:	f00b f849 	bl	800db24 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a92:	22bc      	movs	r2, #188	; 0xbc
 8002a94:	2100      	movs	r1, #0
 8002a96:	a81e      	add	r0, sp, #120	; 0x78
 8002a98:	f00b f844 	bl	800db24 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002a9c:	2002      	movs	r0, #2
 8002a9e:	f004 fe31 	bl	8007704 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002aa2:	4b4a      	ldr	r3, [pc, #296]	; (8002bcc <SystemClock_Config_For_OC+0x154>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	494a      	ldr	r1, [pc, #296]	; (8002bd0 <SystemClock_Config_For_OC+0x158>)
 8002aa8:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002aaa:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002aac:	6998      	ldr	r0, [r3, #24]
 8002aae:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002ab2:	6198      	str	r0, [r3, #24]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002ac4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	9301      	str	r3, [sp, #4]
 8002acc:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002ace:	6993      	ldr	r3, [r2, #24]
 8002ad0:	049b      	lsls	r3, r3, #18
 8002ad2:	d5fc      	bpl.n	8002ace <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002ad4:	483f      	ldr	r0, [pc, #252]	; (8002bd4 <SystemClock_Config_For_OC+0x15c>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ad6:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002ad8:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002ada:	2501      	movs	r5, #1
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002adc:	6a83      	ldr	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002ade:	f44f 77f0 	mov.w	r7, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002ae2:	2100      	movs	r1, #0
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002ae4:	260a      	movs	r6, #10
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002ae6:	f023 0303 	bic.w	r3, r3, #3
 8002aea:	4313      	orrs	r3, r2
 8002aec:	6283      	str	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002aee:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
	RCC_OscInitStruct.PLL.PLLP = 2;
 8002af2:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af4:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002af6:	9219      	str	r2, [sp, #100]	; 0x64
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002af8:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002afa:	9716      	str	r7, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002afc:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002afe:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002b00:	9615      	str	r6, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b02:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002b06:	2221      	movs	r2, #33	; 0x21
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002b08:	e9cd 111b 	strd	r1, r1, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002b0c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b10:	f004 feaa 	bl	8007868 <HAL_RCC_OscConfig>
 8002b14:	2800      	cmp	r0, #0
 8002b16:	d157      	bne.n	8002bc8 <SystemClock_Config_For_OC+0x150>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b18:	263f      	movs	r6, #63	; 0x3f
 8002b1a:	2703      	movs	r7, #3
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2308      	movs	r3, #8
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002b20:	4621      	mov	r1, r4
 8002b22:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b24:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002b28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002b2c:	2640      	movs	r6, #64	; 0x40
 8002b2e:	2340      	movs	r3, #64	; 0x40
 8002b30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b34:	2740      	movs	r7, #64	; 0x40
 8002b36:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002b3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002b3e:	f005 fa85 	bl	800804c <HAL_RCC_ClockConfig>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2800      	cmp	r0, #0
 8002b46:	d13f      	bne.n	8002bc8 <SystemClock_Config_For_OC+0x150>
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002b48:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002b4c:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002b4e:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002b50:	2318      	movs	r3, #24
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002b52:	923f      	str	r2, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002b54:	2226      	movs	r2, #38	; 0x26
 8002b56:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002bd8 <SystemClock_Config_For_OC+0x160>
 8002b5a:	f04f 0904 	mov.w	r9, #4
 8002b5e:	2602      	movs	r6, #2
 8002b60:	2702      	movs	r7, #2
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002b62:	f44f 6480 	mov.w	r4, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002b66:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b6a:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002b6c:	9444      	str	r4, [sp, #272]	; 0x110
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002b6e:	9146      	str	r1, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002b70:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8002b74:	2280      	movs	r2, #128	; 0x80
 8002b76:	2300      	movs	r3, #0
 8002b78:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002b7c:	2296      	movs	r2, #150	; 0x96
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8002b84:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 8002b88:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8002b8c:	f04f 0800 	mov.w	r8, #0
 8002b90:	f04f 0905 	mov.w	r9, #5
 8002b94:	2608      	movs	r6, #8
 8002b96:	2705      	movs	r7, #5
 8002b98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e9cd 8926 	strd	r8, r9, [sp, #152]	; 0x98
 8002ba2:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
 8002ba6:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002baa:	f005 fd41 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8002bae:	b958      	cbnz	r0, 8002bc8 <SystemClock_Config_For_OC+0x150>
	HAL_PWREx_EnableUSBVoltageDetector();
 8002bb0:	f004 fdce 	bl	8007750 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8002bb4:	4628      	mov	r0, r5
 8002bb6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002bba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8002bbe:	f005 f949 	bl	8007e54 <HAL_RCC_MCOConfig>
}
 8002bc2:	b04f      	add	sp, #316	; 0x13c
 8002bc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		Error_Handler();
 8002bc8:	f7ff ff3c 	bl	8002a44 <Error_Handler>
 8002bcc:	58024800 	.word	0x58024800
 8002bd0:	58000400 	.word	0x58000400
 8002bd4:	58024400 	.word	0x58024400
 8002bd8:	000c0042 	.word	0x000c0042

08002bdc <MX_TIM6_Init_Custom_Rate>:
{
 8002bdc:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 8002bde:	4810      	ldr	r0, [pc, #64]	; (8002c20 <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be0:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8002be2:	4c10      	ldr	r4, [pc, #64]	; (8002c24 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8002be4:	b084      	sub	sp, #16
	htim6.Init.Period = 8191;
 8002be6:	f641 71ff 	movw	r1, #8191	; 0x1fff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002bea:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002bec:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bee:	4620      	mov	r0, r4
	htim6.Init.Period = 8191;
 8002bf0:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002bf2:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8002bf4:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bf6:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf8:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bfe:	f006 fe05 	bl	800980c <HAL_TIM_Base_Init>
 8002c02:	b950      	cbnz	r0, 8002c1a <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c04:	4603      	mov	r3, r0
 8002c06:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c08:	a901      	add	r1, sp, #4
 8002c0a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c0c:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c0e:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c10:	f007 f8fe 	bl	8009e10 <HAL_TIMEx_MasterConfigSynchronization>
 8002c14:	b908      	cbnz	r0, 8002c1a <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8002c16:	b004      	add	sp, #16
 8002c18:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002c1a:	f7ff ff13 	bl	8002a44 <Error_Handler>
 8002c1e:	bf00      	nop
 8002c20:	40001000 	.word	0x40001000
 8002c24:	24009580 	.word	0x24009580

08002c28 <main>:
{
 8002c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c2c:	b0c1      	sub	sp, #260	; 0x104
  HAL_Init();
 8002c2e:	f000 ff65 	bl	8003afc <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002c32:	4bcf      	ldr	r3, [pc, #828]	; (8002f70 <main+0x348>)
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8002c3a:	d111      	bne.n	8002c60 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8002c3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c40:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002c44:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002c48:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c4c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c56:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c5c:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c60:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c62:	4ec4      	ldr	r6, [pc, #784]	; (8002f74 <main+0x34c>)
	SystemClock_Config_For_OC();
 8002c64:	f7ff ff08 	bl	8002a78 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always oh an Android phone) does not initialize
 8002c68:	2014      	movs	r0, #20
 8002c6a:	f000 ff89 	bl	8003b80 <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6e:	9438      	str	r4, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c70:	2701      	movs	r7, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c72:	f04f 0b08 	mov.w	fp, #8
  HAL_GPIO_WritePin(TX_ENA_GPIO_Port, TX_ENA_Pin, GPIO_PIN_RESET);
 8002c76:	4622      	mov	r2, r4
 8002c78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c7c:	48be      	ldr	r0, [pc, #760]	; (8002f78 <main+0x350>)
  GPIO_InitStruct.Pin = TX_ENA_Pin;
 8002c7e:	f44f 6800 	mov.w	r8, #2048	; 0x800
 8002c82:	f04f 0901 	mov.w	r9, #1
  hadc1.Instance = ADC1;
 8002c86:	4dbd      	ldr	r5, [pc, #756]	; (8002f7c <main+0x354>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002c88:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	e9cd 4436 	strd	r4, r4, [sp, #216]	; 0xd8
 8002c90:	e9cd 4439 	strd	r4, r4, [sp, #228]	; 0xe4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c94:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c98:	f043 0304 	orr.w	r3, r3, #4
 8002c9c:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002ca0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	9305      	str	r3, [sp, #20]
 8002caa:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cac:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb4:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002cb8:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc0:	9306      	str	r3, [sp, #24]
 8002cc2:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc4:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cc8:	433b      	orrs	r3, r7
 8002cca:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002cce:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cd2:	403b      	ands	r3, r7
 8002cd4:	9307      	str	r3, [sp, #28]
 8002cd6:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd8:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cdc:	f043 0302 	orr.w	r3, r3, #2
 8002ce0:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002ce4:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	9308      	str	r3, [sp, #32]
 8002cee:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cf0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cf4:	ea43 030b 	orr.w	r3, r3, fp
 8002cf8:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002cfc:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002d00:	ea03 030b 	and.w	r3, r3, fp
 8002d04:	9309      	str	r3, [sp, #36]	; 0x24
 8002d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(TX_ENA_GPIO_Port, TX_ENA_Pin, GPIO_PIN_RESET);
 8002d08:	f003 fef8 	bl	8006afc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002d0c:	4622      	mov	r2, r4
 8002d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d12:	489b      	ldr	r0, [pc, #620]	; (8002f80 <main+0x358>)
 8002d14:	f003 fef2 	bl	8006afc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002d18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d1c:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002d1e:	a936      	add	r1, sp, #216	; 0xd8
 8002d20:	4898      	ldr	r0, [pc, #608]	; (8002f84 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d22:	9738      	str	r7, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002d24:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002d28:	f003 fdca 	bl	80068c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8002d2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d30:	4b95      	ldr	r3, [pc, #596]	; (8002f88 <main+0x360>)
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002d32:	a936      	add	r1, sp, #216	; 0xd8
 8002d34:	4893      	ldr	r0, [pc, #588]	; (8002f84 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d36:	9738      	str	r7, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8002d38:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002d3c:	f003 fdc0 	bl	80068c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TX_ENA_Pin;
 8002d40:	2202      	movs	r2, #2
 8002d42:	2300      	movs	r3, #0
  HAL_GPIO_Init(TX_ENA_GPIO_Port, &GPIO_InitStruct);
 8002d44:	a936      	add	r1, sp, #216	; 0xd8
 8002d46:	488c      	ldr	r0, [pc, #560]	; (8002f78 <main+0x350>)
  GPIO_InitStruct.Pin = TX_ENA_Pin;
 8002d48:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 8002d4c:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d50:	f44f 7800 	mov.w	r8, #512	; 0x200
  HAL_GPIO_Init(TX_ENA_GPIO_Port, &GPIO_InitStruct);
 8002d54:	f003 fdb4 	bl	80068c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d58:	f04f 0902 	mov.w	r9, #2
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d60:	a936      	add	r1, sp, #216	; 0xd8
 8002d62:	4888      	ldr	r0, [pc, #544]	; (8002f84 <main+0x35c>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002d64:	943a      	str	r4, [sp, #232]	; 0xe8
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d66:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 8002d6a:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d6e:	f44f 7880 	mov.w	r8, #256	; 0x100
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d72:	f003 fda5 	bl	80068c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d76:	f04f 0901 	mov.w	r9, #1
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	2200      	movs	r2, #0
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002d7e:	a936      	add	r1, sp, #216	; 0xd8
 8002d80:	487f      	ldr	r0, [pc, #508]	; (8002f80 <main+0x358>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d82:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
 8002d86:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002d8a:	f003 fd99 	bl	80068c0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8002d8e:	4622      	mov	r2, r4
 8002d90:	2104      	movs	r1, #4
 8002d92:	2028      	movs	r0, #40	; 0x28
 8002d94:	f002 f874 	bl	8004e80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d98:	2028      	movs	r0, #40	; 0x28
 8002d9a:	f002 f8ab 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d9e:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002da2:	4622      	mov	r2, r4
 8002da4:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002da6:	433b      	orrs	r3, r7
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002da8:	200b      	movs	r0, #11
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002daa:	f04f 0904 	mov.w	r9, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002dae:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002db2:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
 8002db6:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002dba:	f44f 7680 	mov.w	r6, #256	; 0x100
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dbe:	403b      	ands	r3, r7
 8002dc0:	9304      	str	r3, [sp, #16]
 8002dc2:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002dc4:	f002 f85c 	bl	8004e80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002dc8:	200b      	movs	r0, #11
 8002dca:	f002 f893 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002dce:	4622      	mov	r2, r4
 8002dd0:	2102      	movs	r1, #2
 8002dd2:	200c      	movs	r0, #12
 8002dd4:	f002 f854 	bl	8004e80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002dd8:	200c      	movs	r0, #12
 8002dda:	f002 f88b 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002dde:	4a6b      	ldr	r2, [pc, #428]	; (8002f8c <main+0x364>)
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002de0:	2303      	movs	r3, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002de2:	4628      	mov	r0, r5
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002de4:	82ae      	strh	r6, [r5, #20]
  ADC_MultiModeTypeDef multimode = {0};
 8002de6:	940a      	str	r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002de8:	9416      	str	r4, [sp, #88]	; 0x58
  ADC_ChannelConfTypeDef sConfig = {0};
 8002dea:	9424      	str	r4, [sp, #144]	; 0x90
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002dec:	941b      	str	r4, [sp, #108]	; 0x6c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002dee:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002df0:	61af      	str	r7, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002df2:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002df4:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002df6:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Instance = ADC1;
 8002dfa:	602a      	str	r2, [r5, #0]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002dfc:	62eb      	str	r3, [r5, #44]	; 0x2c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002dfe:	f8c5 9010 	str.w	r9, [r5, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002e02:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 8002e06:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002e0a:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
 8002e0e:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e12:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 8002e16:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
 8002e1a:	e9cd 4429 	strd	r4, r4, [sp, #164]	; 0xa4
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e1e:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e22:	e9c5 ab01 	strd	sl, fp, [r5, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e26:	f001 fdc9 	bl	80049bc <HAL_ADC_Init>
 8002e2a:	2800      	cmp	r0, #0
 8002e2c:	f040 8219 	bne.w	8003262 <main+0x63a>
  multimode.Mode = ADC_DUALMODE_INTERL;
 8002e30:	2207      	movs	r2, #7
 8002e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002e36:	a90a      	add	r1, sp, #40	; 0x28
 8002e38:	4628      	mov	r0, r5
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8002e3a:	960c      	str	r6, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 8002e3c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002e40:	f001 ffa2 	bl	8004d88 <HAL_ADCEx_MultiModeConfigChannel>
 8002e44:	2800      	cmp	r0, #0
 8002e46:	f040 820c 	bne.w	8003262 <main+0x63a>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002e4a:	4a51      	ldr	r2, [pc, #324]	; (8002f90 <main+0x368>)
 8002e4c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002e50:	4c50      	ldr	r4, [pc, #320]	; (8002f94 <main+0x36c>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002e52:	a916      	add	r1, sp, #88	; 0x58
 8002e54:	4628      	mov	r0, r5
  AnalogWDGConfig.ITMode = ENABLE;
 8002e56:	f88d 7064 	strb.w	r7, [sp, #100]	; 0x64
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002e5a:	9418      	str	r4, [sp, #96]	; 0x60
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002e5c:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  AnalogWDGConfig.HighThreshold = 4094;
 8002e60:	2301      	movs	r3, #1
 8002e62:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002e66:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002e6a:	f001 fa85 	bl	8004378 <HAL_ADC_AnalogWDGConfig>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2800      	cmp	r0, #0
 8002e72:	f040 81f6 	bne.w	8003262 <main+0x63a>
  sConfig.Channel = ADC_CHANNEL_5;
 8002e76:	2200      	movs	r2, #0
  sConfig.OffsetSignedSaturation = DISABLE;
 8002e78:	f88d 30a9 	strb.w	r3, [sp, #169]	; 0xa9
  sConfig.Channel = ADC_CHANNEL_5;
 8002e7c:	f240 73ff 	movw	r3, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e80:	a924      	add	r1, sp, #144	; 0x90
 8002e82:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8002e84:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8002e88:	a337      	add	r3, pc, #220	; (adr r3, 8002f68 <main+0x340>)
 8002e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002e92:	2300      	movs	r3, #0
 8002e94:	2204      	movs	r2, #4
 8002e96:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e9a:	f001 f83d 	bl	8003f18 <HAL_ADC_ConfigChannel>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2800      	cmp	r0, #0
 8002ea2:	f040 81de 	bne.w	8003262 <main+0x63a>
  hadc2.Instance = ADC2;
 8002ea6:	4d3c      	ldr	r5, [pc, #240]	; (8002f98 <main+0x370>)
 8002ea8:	4a3c      	ldr	r2, [pc, #240]	; (8002f9c <main+0x374>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002eaa:	9010      	str	r0, [sp, #64]	; 0x40
  ADC_ChannelConfTypeDef sConfig = {0};
 8002eac:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002eae:	4628      	mov	r0, r5
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002eb0:	82ae      	strh	r6, [r5, #20]
  hadc2.Init.NbrOfConversion = 1;
 8002eb2:	61af      	str	r7, [r5, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002eb4:	772b      	strb	r3, [r5, #28]
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002eb6:	636b      	str	r3, [r5, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8002eb8:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hadc2.Instance = ADC2;
 8002ebc:	602a      	str	r2, [r5, #0]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002ebe:	9315      	str	r3, [sp, #84]	; 0x54
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002ec0:	e9c5 ab01 	strd	sl, fp, [r5, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ec4:	e9c5 3903 	strd	r3, r9, [r5, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002ec8:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002ecc:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8002ed0:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ed4:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
 8002ed8:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 8002edc:	e9cd 3321 	strd	r3, r3, [sp, #132]	; 0x84
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002ee0:	f001 fd6c 	bl	80049bc <HAL_ADC_Init>
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	f040 81bc 	bne.w	8003262 <main+0x63a>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002eea:	4a29      	ldr	r2, [pc, #164]	; (8002f90 <main+0x368>)
 8002eec:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002ef0:	a910      	add	r1, sp, #64	; 0x40
 8002ef2:	4628      	mov	r0, r5
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002ef4:	9412      	str	r4, [sp, #72]	; 0x48
  AnalogWDGConfig.ITMode = ENABLE;
 8002ef6:	f88d 704c 	strb.w	r7, [sp, #76]	; 0x4c
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002efa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  AnalogWDGConfig.HighThreshold = 4094;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002f04:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002f08:	f001 fa36 	bl	8004378 <HAL_ADC_AnalogWDGConfig>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	f040 81a7 	bne.w	8003262 <main+0x63a>
  sConfig.OffsetSignedSaturation = DISABLE;
 8002f14:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
  sConfig.Channel = ADC_CHANNEL_5;
 8002f18:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002f1a:	a91c      	add	r1, sp, #112	; 0x70
 8002f1c:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8002f1e:	a412      	add	r4, pc, #72	; (adr r4, 8002f68 <main+0x340>)
 8002f20:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002f24:	e9cd 341c 	strd	r3, r4, [sp, #112]	; 0x70
 8002f28:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002f2c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8002f30:	2204      	movs	r2, #4
 8002f32:	2300      	movs	r3, #0
 8002f34:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002f38:	f000 ffee 	bl	8003f18 <HAL_ADC_ConfigChannel>
 8002f3c:	4601      	mov	r1, r0
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	f040 818f 	bne.w	8003262 <main+0x63a>
  DAC_ChannelConfTypeDef sConfig = {0};
 8002f44:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8002f46:	4c16      	ldr	r4, [pc, #88]	; (8002fa0 <main+0x378>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8002f48:	a836      	add	r0, sp, #216	; 0xd8
 8002f4a:	f00a fdeb 	bl	800db24 <memset>
  hdac1.Instance = DAC1;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <main+0x37c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002f50:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8002f52:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002f54:	f001 fff4 	bl	8004f40 <HAL_DAC_Init>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	f040 8181 	bne.w	8003262 <main+0x63a>
 8002f60:	e022      	b.n	8002fa8 <main+0x380>
 8002f62:	bf00      	nop
 8002f64:	f3af 8000 	nop.w
 8002f68:	14f00020 	.word	0x14f00020
 8002f6c:	00000006 	.word	0x00000006
 8002f70:	e000ed00 	.word	0xe000ed00
 8002f74:	58024400 	.word	0x58024400
 8002f78:	58020c00 	.word	0x58020c00
 8002f7c:	24007ee4 	.word	0x24007ee4
 8002f80:	58020000 	.word	0x58020000
 8002f84:	58020800 	.word	0x58020800
 8002f88:	11110000 	.word	0x11110000
 8002f8c:	40022000 	.word	0x40022000
 8002f90:	7dc00000 	.word	0x7dc00000
 8002f94:	14f00020 	.word	0x14f00020
 8002f98:	24003080 	.word	0x24003080
 8002f9c:	40022100 	.word	0x40022100
 8002fa0:	24002fdc 	.word	0x24002fdc
 8002fa4:	40007400 	.word	0x40007400
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002fa8:	2000      	movs	r0, #0
 8002faa:	2116      	movs	r1, #22
 8002fac:	2600      	movs	r6, #0
 8002fae:	2701      	movs	r7, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002fb0:	923a      	str	r2, [sp, #232]	; 0xe8
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002fb2:	e9cd 0136 	strd	r0, r1, [sp, #216]	; 0xd8
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002fb6:	a936      	add	r1, sp, #216	; 0xd8
 8002fb8:	4620      	mov	r0, r4
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002fba:	e9cd 6738 	strd	r6, r7, [sp, #224]	; 0xe0
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002fbe:	f002 f8fb 	bl	80051b8 <HAL_DAC_ConfigChannel>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2800      	cmp	r0, #0
 8002fc6:	f040 814c 	bne.w	8003262 <main+0x63a>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002fca:	a936      	add	r1, sp, #216	; 0xd8
 8002fcc:	4620      	mov	r0, r4
 8002fce:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002fd0:	9337      	str	r3, [sp, #220]	; 0xdc
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002fd2:	f002 f8f1 	bl	80051b8 <HAL_DAC_ConfigChannel>
 8002fd6:	2800      	cmp	r0, #0
 8002fd8:	f040 8143 	bne.w	8003262 <main+0x63a>
  hlptim2.Instance = LPTIM2;
 8002fdc:	48b4      	ldr	r0, [pc, #720]	; (80032b0 <main+0x688>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002fde:	2300      	movs	r3, #0
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002fe0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  hlptim2.Instance = LPTIM2;
 8002fe4:	49b3      	ldr	r1, [pc, #716]	; (80032b4 <main+0x68c>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002fe6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Instance = LPTIM2;
 8002fea:	6001      	str	r1, [r0, #0]
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002fec:	6282      	str	r2, [r0, #40]	; 0x28
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002fee:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002ff0:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8002ff4:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002ff8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002ffc:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8003000:	f003 fd8e 	bl	8006b20 <HAL_LPTIM_Init>
 8003004:	4605      	mov	r5, r0
 8003006:	2800      	cmp	r0, #0
 8003008:	f040 812b 	bne.w	8003262 <main+0x63a>
  huart3.Instance = USART3;
 800300c:	4caa      	ldr	r4, [pc, #680]	; (80032b8 <main+0x690>)
  MX_TIM6_Init();
 800300e:	f7ff fde5 	bl	8002bdc <MX_TIM6_Init_Custom_Rate>
  huart3.Instance = USART3;
 8003012:	49aa      	ldr	r1, [pc, #680]	; (80032bc <main+0x694>)
  huart3.Init.BaudRate = 115200;
 8003014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003018:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800301a:	4620      	mov	r0, r4
  huart3.Init.Parity = UART_PARITY_NONE;
 800301c:	6125      	str	r5, [r4, #16]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800301e:	62a5      	str	r5, [r4, #40]	; 0x28
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003020:	6163      	str	r3, [r4, #20]
  huart3.Init.BaudRate = 115200;
 8003022:	e9c4 1200 	strd	r1, r2, [r4]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003026:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800302a:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800302e:	e9c4 5508 	strd	r5, r5, [r4, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003032:	f007 f977 	bl	800a324 <HAL_UART_Init>
 8003036:	4601      	mov	r1, r0
 8003038:	2800      	cmp	r0, #0
 800303a:	f040 8112 	bne.w	8003262 <main+0x63a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800303e:	4620      	mov	r0, r4
 8003040:	f007 fc74 	bl	800a92c <HAL_UARTEx_SetTxFifoThreshold>
 8003044:	4601      	mov	r1, r0
 8003046:	2800      	cmp	r0, #0
 8003048:	f040 810b 	bne.w	8003262 <main+0x63a>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800304c:	4620      	mov	r0, r4
 800304e:	f007 fcab 	bl	800a9a8 <HAL_UARTEx_SetRxFifoThreshold>
 8003052:	2800      	cmp	r0, #0
 8003054:	f040 8105 	bne.w	8003262 <main+0x63a>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003058:	4620      	mov	r0, r4
 800305a:	f007 fc49 	bl	800a8f0 <HAL_UARTEx_DisableFifoMode>
 800305e:	4604      	mov	r4, r0
 8003060:	2800      	cmp	r0, #0
 8003062:	f040 80fe 	bne.w	8003262 <main+0x63a>
  htim4.Instance = TIM4;
 8003066:	4d96      	ldr	r5, [pc, #600]	; (80032c0 <main+0x698>)
  MX_USB_DEVICE_Init();
 8003068:	f009 f900 	bl	800c26c <MX_USB_DEVICE_Init>
  htim4.Instance = TIM4;
 800306c:	4995      	ldr	r1, [pc, #596]	; (80032c4 <main+0x69c>)
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800306e:	2300      	movs	r3, #0
 8003070:	2201      	movs	r2, #1
  htim4.Init.Period = 65535;
 8003072:	60ee      	str	r6, [r5, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003074:	2700      	movs	r7, #0
 8003076:	2600      	movs	r6, #0
  htim4.Instance = TIM4;
 8003078:	6029      	str	r1, [r5, #0]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800307a:	4628      	mov	r0, r5
 800307c:	a92c      	add	r1, sp, #176	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800307e:	940d      	str	r4, [sp, #52]	; 0x34
  sConfig.IC2Filter = 0;
 8003080:	9434      	str	r4, [sp, #208]	; 0xd0
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003082:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003084:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003086:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 800308a:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
 800308e:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003092:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003096:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800309a:	e9cd 6730 	strd	r6, r7, [sp, #192]	; 0xc0
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800309e:	f006 fcb5 	bl	8009a0c <HAL_TIM_Encoder_Init>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2800      	cmp	r0, #0
 80030a6:	f040 80dc 	bne.w	8003262 <main+0x63a>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030aa:	a90d      	add	r1, sp, #52	; 0x34
 80030ac:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ae:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030b0:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030b2:	f006 fead 	bl	8009e10 <HAL_TIMEx_MasterConfigSynchronization>
 80030b6:	2800      	cmp	r0, #0
 80030b8:	f040 80d3 	bne.w	8003262 <main+0x63a>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80030bc:	4982      	ldr	r1, [pc, #520]	; (80032c8 <main+0x6a0>)
 80030be:	694b      	ldr	r3, [r1, #20]
 80030c0:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 80030c4:	d124      	bne.n	8003110 <main+0x4e8>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80030c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80030ca:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80030ce:	f8d1 5080 	ldr.w	r5, [r1, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030d2:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80030d6:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80030da:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 80030de:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030e0:	ea04 0006 	and.w	r0, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80030e4:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030e6:	ea40 7283 	orr.w	r2, r0, r3, lsl #30
      } while (ways-- != 0U);
 80030ea:	3b01      	subs	r3, #1
 80030ec:	1c5f      	adds	r7, r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030ee:	f8c1 2260 	str.w	r2, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 80030f2:	d1f8      	bne.n	80030e6 <main+0x4be>
    } while(sets-- != 0U);
 80030f4:	3c20      	subs	r4, #32
 80030f6:	f114 0f20 	cmn.w	r4, #32
 80030fa:	d1f1      	bne.n	80030e0 <main+0x4b8>
 80030fc:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003100:	694b      	ldr	r3, [r1, #20]
 8003102:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003106:	614b      	str	r3, [r1, #20]
 8003108:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800310c:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 8003110:	f7ff fd64 	bl	8002bdc <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8003114:	2100      	movs	r1, #0
 8003116:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800311a:	486c      	ldr	r0, [pc, #432]	; (80032cc <main+0x6a4>)
 800311c:	f001 fd5a 	bl	8004bd4 <HAL_ADCEx_Calibration_Start>
 8003120:	4601      	mov	r1, r0
 8003122:	2800      	cmp	r0, #0
 8003124:	f040 809d 	bne.w	8003262 <main+0x63a>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8003128:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800312c:	4868      	ldr	r0, [pc, #416]	; (80032d0 <main+0x6a8>)
 800312e:	f001 fd51 	bl	8004bd4 <HAL_ADCEx_Calibration_Start>
 8003132:	4606      	mov	r6, r0
 8003134:	2800      	cmp	r0, #0
 8003136:	f040 8094 	bne.w	8003262 <main+0x63a>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 800313a:	4601      	mov	r1, r0
 800313c:	4860      	ldr	r0, [pc, #384]	; (80032c0 <main+0x698>)
 800313e:	f006 fd4b 	bl	8009bd8 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 8003142:	4b64      	ldr	r3, [pc, #400]	; (80032d4 <main+0x6ac>)
 8003144:	4a64      	ldr	r2, [pc, #400]	; (80032d8 <main+0x6b0>)
	SetFstep(2);
 8003146:	2002      	movs	r0, #2
	os_time = 0;
 8003148:	4f64      	ldr	r7, [pc, #400]	; (80032dc <main+0x6b4>)
	AgcThreshold    = 1.92e-4f;
 800314a:	4634      	mov	r4, r6
	volume= 0.1;
 800314c:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 800314e:	f7fd fdcb 	bl	8000ce8 <SetFstep>
	cwpitch = CWPITCH;
 8003152:	4a63      	ldr	r2, [pc, #396]	; (80032e0 <main+0x6b8>)
	AMindex  = LSBindex = 1;
 8003154:	2301      	movs	r3, #1
	cwpitch = CWPITCH;
 8003156:	4963      	ldr	r1, [pc, #396]	; (80032e4 <main+0x6bc>)
	bw[AM]   = bw[LSB]  = Wide;
 8003158:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
	os_time = 0;
 800315c:	603e      	str	r6, [r7, #0]
	meanavg = 0.f;
 800315e:	2700      	movs	r7, #0
	cwpitch = CWPITCH;
 8003160:	6011      	str	r1, [r2, #0]
			TestSignalData[k] = 2048 - 100;
 8003162:	f240 759c 	movw	r5, #1948	; 0x79c
	meanavg = 0.f;
 8003166:	4960      	ldr	r1, [pc, #384]	; (80032e8 <main+0x6c0>)
			TestSignalData[k] = 2048 + 100;
 8003168:	f640 0264 	movw	r2, #2148	; 0x864
	meanavg = 0.f;
 800316c:	600f      	str	r7, [r1, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800316e:	495f      	ldr	r1, [pc, #380]	; (80032ec <main+0x6c4>)
 8003170:	4f5f      	ldr	r7, [pc, #380]	; (80032f0 <main+0x6c8>)
 8003172:	600f      	str	r7, [r1, #0]
	Muted   = false;
 8003174:	495f      	ldr	r1, [pc, #380]	; (80032f4 <main+0x6cc>)
 8003176:	700e      	strb	r6, [r1, #0]
	AMindex  = LSBindex = 1;
 8003178:	4e5f      	ldr	r6, [pc, #380]	; (80032f8 <main+0x6d0>)
 800317a:	4960      	ldr	r1, [pc, #384]	; (80032fc <main+0x6d4>)
 800317c:	8033      	strh	r3, [r6, #0]
 800317e:	800b      	strh	r3, [r1, #0]
	USBindex = CWindex  = 1;
 8003180:	4e5f      	ldr	r6, [pc, #380]	; (8003300 <main+0x6d8>)
 8003182:	4960      	ldr	r1, [pc, #384]	; (8003304 <main+0x6dc>)
 8003184:	8033      	strh	r3, [r6, #0]
 8003186:	800b      	strh	r3, [r1, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8003188:	4b5f      	ldr	r3, [pc, #380]	; (8003308 <main+0x6e0>)
	agc[AM]  = agc[LSB] = Slow;
 800318a:	4960      	ldr	r1, [pc, #384]	; (800330c <main+0x6e4>)
	bw[AM]   = bw[LSB]  = Wide;
 800318c:	6018      	str	r0, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 800318e:	f100 407f 	add.w	r0, r0, #4278190080	; 0xff000000
	AGC_decay[Fast] = 0.9995f;
 8003192:	4b5f      	ldr	r3, [pc, #380]	; (8003310 <main+0x6e8>)
	agc[AM]  = agc[LSB] = Slow;
 8003194:	6008      	str	r0, [r1, #0]
	AGC_decay[Fast] = 0.9995f;
 8003196:	485f      	ldr	r0, [pc, #380]	; (8003314 <main+0x6ec>)
	AGC_decay[Slow] = 0.99995f;
 8003198:	495f      	ldr	r1, [pc, #380]	; (8003318 <main+0x6f0>)
	AGC_decay[Fast] = 0.9995f;
 800319a:	6018      	str	r0, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 800319c:	6059      	str	r1, [r3, #4]
	Hangcount[Fast] = 2;
 800319e:	485f      	ldr	r0, [pc, #380]	; (800331c <main+0x6f4>)
 80031a0:	4b5f      	ldr	r3, [pc, #380]	; (8003320 <main+0x6f8>)
	AgcThreshold    = 1.92e-4f;
 80031a2:	4960      	ldr	r1, [pc, #384]	; (8003324 <main+0x6fc>)
	Hangcount[Fast] = 2;
 80031a4:	6003      	str	r3, [r0, #0]
	AgcThreshold    = 1.92e-4f;
 80031a6:	4860      	ldr	r0, [pc, #384]	; (8003328 <main+0x700>)
 80031a8:	4b60      	ldr	r3, [pc, #384]	; (800332c <main+0x704>)
 80031aa:	6008      	str	r0, [r1, #0]
		if (k % 16 > 7)
 80031ac:	0721      	lsls	r1, r4, #28
			TestSignalData[k] = 2048 + 100;
 80031ae:	bf4c      	ite	mi
 80031b0:	f823 2014 	strhmi.w	r2, [r3, r4, lsl #1]
			TestSignalData[k] = 2048 - 100;
 80031b4:	f823 5014 	strhpl.w	r5, [r3, r4, lsl #1]
	for (k=0; k< BSIZE; k++)
 80031b8:	3401      	adds	r4, #1
 80031ba:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80031be:	d1f5      	bne.n	80031ac <main+0x584>
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80031c0:	4b5b      	ldr	r3, [pc, #364]	; (8003330 <main+0x708>)
	TXEnable(0);
 80031c2:	2000      	movs	r0, #0
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80031c4:	4f5b      	ldr	r7, [pc, #364]	; (8003334 <main+0x70c>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80031c6:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80031ca:	4d5b      	ldr	r5, [pc, #364]	; (8003338 <main+0x710>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80031cc:	603b      	str	r3, [r7, #0]
	TXEnable(0);
 80031ce:	f7ff fc05 	bl	80029dc <TXEnable>
	__HAL_RCC_PLL2_DISABLE();
 80031d2:	4b5a      	ldr	r3, [pc, #360]	; (800333c <main+0x714>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 80031d4:	221a      	movs	r2, #26
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80031d6:	485a      	ldr	r0, [pc, #360]	; (8003340 <main+0x718>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 80031d8:	9203      	str	r2, [sp, #12]
	__HAL_RCC_PLL2_DISABLE();
 80031da:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031dc:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003344 <main+0x71c>
	__HAL_RCC_PLL2_DISABLE();
 80031e0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031e4:	edd7 7a00 	vldr	s15, [r7]
 80031e8:	4957      	ldr	r1, [pc, #348]	; (8003348 <main+0x720>)
	__HAL_RCC_PLL2_DISABLE();
 80031ea:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031ec:	ee67 7a87 	vmul.f32	s15, s15, s14
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80031f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031f2:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80031f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28
 80031fc:	9a03      	ldr	r2, [sp, #12]
 80031fe:	3a01      	subs	r2, #1
 8003200:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003204:	4310      	orrs	r0, r2
 8003206:	6398      	str	r0, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800320e:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003210:	edc1 7a00 	vstr	s15, [r1]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8003214:	f7fe fe22 	bl	8001e5c <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003218:	4b4c      	ldr	r3, [pc, #304]	; (800334c <main+0x724>)
 800321a:	2204      	movs	r2, #4
 800321c:	2140      	movs	r1, #64	; 0x40
 800321e:	484c      	ldr	r0, [pc, #304]	; (8003350 <main+0x728>)
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	9601      	str	r6, [sp, #4]
 8003224:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <main+0x72c>)
 8003226:	f009 fee1 	bl	800cfec <arm_fir_decimate_init_f32>
 800322a:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 800322c:	b100      	cbz	r0, 8003230 <main+0x608>
 800322e:	e7fe      	b.n	800322e <main+0x606>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8003230:	4b49      	ldr	r3, [pc, #292]	; (8003358 <main+0x730>)
 8003232:	2204      	movs	r2, #4
 8003234:	2140      	movs	r1, #64	; 0x40
 8003236:	4849      	ldr	r0, [pc, #292]	; (800335c <main+0x734>)
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	9601      	str	r6, [sp, #4]
 800323c:	4b45      	ldr	r3, [pc, #276]	; (8003354 <main+0x72c>)
 800323e:	f009 fed5 	bl	800cfec <arm_fir_decimate_init_f32>
 8003242:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 8003244:	b978      	cbnz	r0, 8003266 <main+0x63e>
	Load_Presets();
 8003246:	f7fd fb7b 	bl	8000940 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 800324a:	2001      	movs	r0, #1
 800324c:	f7fd fc5a 	bl	8000b04 <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8003250:	f7ff f900 	bl	8002454 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8003254:	4622      	mov	r2, r4
 8003256:	4942      	ldr	r1, [pc, #264]	; (8003360 <main+0x738>)
 8003258:	481c      	ldr	r0, [pc, #112]	; (80032cc <main+0x6a4>)
 800325a:	f001 fd0d 	bl	8004c78 <HAL_ADCEx_MultiModeStart_DMA>
 800325e:	4604      	mov	r4, r0
 8003260:	b110      	cbz	r0, 8003268 <main+0x640>
    Error_Handler();
 8003262:	f7ff fbef 	bl	8002a44 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8003266:	e7fe      	b.n	8003266 <main+0x63e>
	HAL_TIM_Base_Start(&htim6);
 8003268:	483e      	ldr	r0, [pc, #248]	; (8003364 <main+0x73c>)
 800326a:	f006 fb7d 	bl	8009968 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800326e:	4621      	mov	r1, r4
 8003270:	483d      	ldr	r0, [pc, #244]	; (8003368 <main+0x740>)
 8003272:	f001 fe7b 	bl	8004f6c <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8003276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800327a:	4a3c      	ldr	r2, [pc, #240]	; (800336c <main+0x744>)
 800327c:	4621      	mov	r1, r4
 800327e:	483a      	ldr	r0, [pc, #232]	; (8003368 <main+0x740>)
 8003280:	9400      	str	r4, [sp, #0]
 8003282:	f001 fe9f 	bl	8004fc4 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE3);
 8003286:	2030      	movs	r0, #48	; 0x30
 8003288:	f000 fc92 	bl	8003bb0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 800328c:	2110      	movs	r1, #16
 800328e:	4836      	ldr	r0, [pc, #216]	; (8003368 <main+0x740>)
 8003290:	f001 fe6c 	bl	8004f6c <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095);
 8003294:	4622      	mov	r2, r4
 8003296:	f640 73ff 	movw	r3, #4095	; 0xfff
 800329a:	2110      	movs	r1, #16
 800329c:	4832      	ldr	r0, [pc, #200]	; (8003368 <main+0x740>)
 800329e:	f001 ff21 	bl	80050e4 <HAL_DAC_SetValue>
		UserInput();
 80032a2:	f7ff f9c9 	bl	8002638 <UserInput>
		HAL_Delay(100);
 80032a6:	2064      	movs	r0, #100	; 0x64
 80032a8:	f000 fc6a 	bl	8003b80 <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 80032ac:	e7f9      	b.n	80032a2 <main+0x67a>
 80032ae:	bf00      	nop
 80032b0:	24007f54 	.word	0x24007f54
 80032b4:	58002400 	.word	0x58002400
 80032b8:	24002ff0 	.word	0x24002ff0
 80032bc:	40004800 	.word	0x40004800
 80032c0:	24002f90 	.word	0x24002f90
 80032c4:	40000800 	.word	0x40000800
 80032c8:	e000ed00 	.word	0xe000ed00
 80032cc:	24007ee4 	.word	0x24007ee4
 80032d0:	24003080 	.word	0x24003080
 80032d4:	24004d14 	.word	0x24004d14
 80032d8:	3dcccccd 	.word	0x3dcccccd
 80032dc:	2400a5f0 	.word	0x2400a5f0
 80032e0:	2400a5e4 	.word	0x2400a5e4
 80032e4:	44228000 	.word	0x44228000
 80032e8:	2400cb00 	.word	0x2400cb00
 80032ec:	240095d0 	.word	0x240095d0
 80032f0:	3f7cac08 	.word	0x3f7cac08
 80032f4:	24007ee0 	.word	0x24007ee0
 80032f8:	2400e744 	.word	0x2400e744
 80032fc:	2400e746 	.word	0x2400e746
 8003300:	240095d4 	.word	0x240095d4
 8003304:	2400879c 	.word	0x2400879c
 8003308:	240095d8 	.word	0x240095d8
 800330c:	24007f48 	.word	0x24007f48
 8003310:	2400d310 	.word	0x2400d310
 8003314:	3f7fdf3b 	.word	0x3f7fdf3b
 8003318:	3f7ffcb9 	.word	0x3f7ffcb9
 800331c:	2400a5e8 	.word	0x2400a5e8
 8003320:	001e0002 	.word	0x001e0002
 8003324:	2400a5e0 	.word	0x2400a5e0
 8003328:	3949539c 	.word	0x3949539c
 800332c:	24004114 	.word	0x24004114
 8003330:	4b0f0d18 	.word	0x4b0f0d18
 8003334:	24004dc0 	.word	0x24004dc0
 8003338:	2400cb08 	.word	0x2400cb08
 800333c:	58024400 	.word	0x58024400
 8003340:	01012e00 	.word	0x01012e00
 8003344:	3b800000 	.word	0x3b800000
 8003348:	24008798 	.word	0x24008798
 800334c:	240055d0 	.word	0x240055d0
 8003350:	24000b64 	.word	0x24000b64
 8003354:	2400017c 	.word	0x2400017c
 8003358:	2400a5f4 	.word	0x2400a5f4
 800335c:	2400901c 	.word	0x2400901c
 8003360:	2400db40 	.word	0x2400db40
 8003364:	24009580 	.word	0x24009580
 8003368:	24002fdc 	.word	0x24002fdc
 800336c:	240076e0 	.word	0x240076e0

08003370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003370:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003372:	4c14      	ldr	r4, [pc, #80]	; (80033c4 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003374:	2102      	movs	r1, #2
{
 8003376:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003378:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800337a:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800337e:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003382:	430b      	orrs	r3, r1
 8003384:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003388:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 800338c:	400b      	ands	r3, r1
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003392:	f001 fd75 	bl	8004e80 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8003396:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 800339a:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 800339c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033a0:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 80033a4:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80033a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033ac:	9301      	str	r3, [sp, #4]
 80033ae:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 80033b0:	f000 fbfe 	bl	8003bb0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80033b4:	f000 fc10 	bl	8003bd8 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80033b8:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ba:	b002      	add	sp, #8
 80033bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80033c0:	f000 bc00 	b.w	8003bc4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 80033c4:	58024400 	.word	0x58024400

080033c8 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80033c8:	4951      	ldr	r1, [pc, #324]	; (8003510 <HAL_ADC_MspInit+0x148>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ca:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80033cc:	6802      	ldr	r2, [r0, #0]
{
 80033ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hadc->Instance==ADC1)
 80033d2:	428a      	cmp	r2, r1
{
 80033d4:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033d6:	9305      	str	r3, [sp, #20]
 80033d8:	9304      	str	r3, [sp, #16]
 80033da:	9308      	str	r3, [sp, #32]
 80033dc:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if(hadc->Instance==ADC1)
 80033e0:	d02d      	beq.n	800343e <HAL_ADC_MspInit+0x76>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80033e2:	4b4c      	ldr	r3, [pc, #304]	; (8003514 <HAL_ADC_MspInit+0x14c>)
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d002      	beq.n	80033ee <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80033e8:	b00b      	add	sp, #44	; 0x2c
 80033ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80033ee:	4a4a      	ldr	r2, [pc, #296]	; (8003518 <HAL_ADC_MspInit+0x150>)
 80033f0:	6813      	ldr	r3, [r2, #0]
 80033f2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80033f4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80033f6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80033f8:	d079      	beq.n	80034ee <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033fa:	4b48      	ldr	r3, [pc, #288]	; (800351c <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033fe:	2602      	movs	r6, #2
 8003400:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003402:	f8d3 40e0 	ldr.w	r4, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003406:	a904      	add	r1, sp, #16
 8003408:	4845      	ldr	r0, [pc, #276]	; (8003520 <HAL_ADC_MspInit+0x158>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800340a:	f044 0402 	orr.w	r4, r4, #2
 800340e:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 8003412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003416:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	9303      	str	r3, [sp, #12]
 800341e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003420:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003424:	f003 fa4c 	bl	80068c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003428:	462a      	mov	r2, r5
 800342a:	4629      	mov	r1, r5
 800342c:	2012      	movs	r0, #18
 800342e:	f001 fd27 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003432:	2012      	movs	r0, #18
 8003434:	f001 fd5e 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
}
 8003438:	b00b      	add	sp, #44	; 0x2c
 800343a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800343e:	4a36      	ldr	r2, [pc, #216]	; (8003518 <HAL_ADC_MspInit+0x150>)
 8003440:	4604      	mov	r4, r0
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003446:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003448:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800344a:	d042      	beq.n	80034d2 <HAL_ADC_MspInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800344c:	4b33      	ldr	r3, [pc, #204]	; (800351c <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003450:	f04f 0802 	mov.w	r8, #2
 8003454:	f04f 0903 	mov.w	r9, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003458:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800345c:	a904      	add	r1, sp, #16
 800345e:	4830      	ldr	r0, [pc, #192]	; (8003520 <HAL_ADC_MspInit+0x158>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003460:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003464:	f042 0202 	orr.w	r2, r2, #2
    hdma_adc1.Instance = DMA1_Stream0;
 8003468:	4d2e      	ldr	r5, [pc, #184]	; (8003524 <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800346a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800346e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003472:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	9301      	str	r3, [sp, #4]
 800347a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800347c:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003480:	f003 fa1e 	bl	80068c0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8003484:	4b28      	ldr	r3, [pc, #160]	; (8003528 <HAL_ADC_MspInit+0x160>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003486:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800348a:	f04f 0c09 	mov.w	ip, #9
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800348e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003492:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Stream0;
 8003496:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003498:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800349c:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800349e:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034a0:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034a2:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034a4:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80034a6:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80034aa:	e9c5 7105 	strd	r7, r1, [r5, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80034ae:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80034b2:	f002 f835 	bl	8005520 <HAL_DMA_Init>
 80034b6:	bb40      	cbnz	r0, 800350a <HAL_ADC_MspInit+0x142>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80034b8:	2200      	movs	r2, #0
 80034ba:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80034bc:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80034be:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80034c0:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80034c2:	f001 fcdd 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80034c6:	2012      	movs	r0, #18
 80034c8:	f001 fd14 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
}
 80034cc:	b00b      	add	sp, #44	; 0x2c
 80034ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034d2:	4b12      	ldr	r3, [pc, #72]	; (800351c <HAL_ADC_MspInit+0x154>)
 80034d4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80034d8:	f042 0220 	orr.w	r2, r2, #32
 80034dc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80034e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80034e4:	f003 0320 	and.w	r3, r3, #32
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	9b00      	ldr	r3, [sp, #0]
 80034ec:	e7ae      	b.n	800344c <HAL_ADC_MspInit+0x84>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034ee:	4b0b      	ldr	r3, [pc, #44]	; (800351c <HAL_ADC_MspInit+0x154>)
 80034f0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80034f4:	f042 0220 	orr.w	r2, r2, #32
 80034f8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80034fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	9302      	str	r3, [sp, #8]
 8003506:	9b02      	ldr	r3, [sp, #8]
 8003508:	e777      	b.n	80033fa <HAL_ADC_MspInit+0x32>
      Error_Handler();
 800350a:	f7ff fa9b 	bl	8002a44 <Error_Handler>
 800350e:	e7d3      	b.n	80034b8 <HAL_ADC_MspInit+0xf0>
 8003510:	40022000 	.word	0x40022000
 8003514:	40022100 	.word	0x40022100
 8003518:	24000710 	.word	0x24000710
 800351c:	58024400 	.word	0x58024400
 8003520:	58020400 	.word	0x58020400
 8003524:	24008fa0 	.word	0x24008fa0
 8003528:	40020010 	.word	0x40020010

0800352c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 800352c:	4b30      	ldr	r3, [pc, #192]	; (80035f0 <HAL_DAC_MspInit+0xc4>)
 800352e:	6802      	ldr	r2, [r0, #0]
{
 8003530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hdac->Instance==DAC1)
 8003534:	429a      	cmp	r2, r3
{
 8003536:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003538:	f04f 0400 	mov.w	r4, #0
 800353c:	9403      	str	r4, [sp, #12]
 800353e:	9402      	str	r4, [sp, #8]
 8003540:	9406      	str	r4, [sp, #24]
 8003542:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hdac->Instance==DAC1)
 8003546:	d002      	beq.n	800354e <HAL_DAC_MspInit+0x22>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003548:	b009      	add	sp, #36	; 0x24
 800354a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800354e:	4b29      	ldr	r3, [pc, #164]	; (80035f4 <HAL_DAC_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003550:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003554:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003558:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 800355a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800355e:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003560:	4825      	ldr	r0, [pc, #148]	; (80035f8 <HAL_DAC_MspInit+0xcc>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003562:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003566:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800356a:	4e24      	ldr	r6, [pc, #144]	; (80035fc <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 800356c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003570:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003574:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003578:	9200      	str	r2, [sp, #0]
 800357a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003580:	f042 0201 	orr.w	r2, r2, #1
 8003584:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358c:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	9301      	str	r3, [sp, #4]
 8003594:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003596:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359a:	f003 f991 	bl	80068c0 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800359e:	4b18      	ldr	r3, [pc, #96]	; (8003600 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035a0:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80035a2:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80035ae:	6033      	str	r3, [r6, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80035b0:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035b4:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80035b6:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035b8:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035ba:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80035be:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035c0:	e9c6 7104 	strd	r7, r1, [r6, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80035c4:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80035c8:	f001 ffaa 	bl	8005520 <HAL_DMA_Init>
 80035cc:	b960      	cbnz	r0, 80035e8 <HAL_DAC_MspInit+0xbc>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035ce:	2200      	movs	r2, #0
 80035d0:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80035d2:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035d4:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80035d6:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035d8:	f001 fc52 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80035dc:	2036      	movs	r0, #54	; 0x36
 80035de:	f001 fc89 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
}
 80035e2:	b009      	add	sp, #36	; 0x24
 80035e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 80035e8:	f7ff fa2c 	bl	8002a44 <Error_Handler>
 80035ec:	e7ef      	b.n	80035ce <HAL_DAC_MspInit+0xa2>
 80035ee:	bf00      	nop
 80035f0:	40007400 	.word	0x40007400
 80035f4:	58024400 	.word	0x58024400
 80035f8:	58020000 	.word	0x58020000
 80035fc:	24004d1c 	.word	0x24004d1c
 8003600:	40020028 	.word	0x40020028

08003604 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8003604:	4a1b      	ldr	r2, [pc, #108]	; (8003674 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8003608:	6801      	ldr	r1, [r0, #0]
{
 800360a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlptim->Instance==LPTIM2)
 800360c:	4291      	cmp	r1, r2
{
 800360e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003610:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003614:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003618:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 800361a:	d001      	beq.n	8003620 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 800361c:	b009      	add	sp, #36	; 0x24
 800361e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003620:	4b15      	ldr	r3, [pc, #84]	; (8003678 <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003622:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003624:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003628:	2502      	movs	r5, #2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800362a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800362e:	a902      	add	r1, sp, #8
 8003630:	4812      	ldr	r0, [pc, #72]	; (800367c <HAL_LPTIM_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003632:	2700      	movs	r7, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003638:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800363c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003640:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003644:	9200      	str	r2, [sp, #0]
 8003646:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003648:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800364c:	f042 0202 	orr.w	r2, r2, #2
 8003650:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003658:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800365a:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	9301      	str	r3, [sp, #4]
 8003662:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003664:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003668:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366c:	f003 f928 	bl	80068c0 <HAL_GPIO_Init>
}
 8003670:	b009      	add	sp, #36	; 0x24
 8003672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003674:	58002400 	.word	0x58002400
 8003678:	58024400 	.word	0x58024400
 800367c:	58020400 	.word	0x58020400

08003680 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8003680:	4a1b      	ldr	r2, [pc, #108]	; (80036f0 <HAL_TIM_Encoder_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003682:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8003684:	6801      	ldr	r1, [r0, #0]
{
 8003686:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_encoder->Instance==TIM4)
 8003688:	4291      	cmp	r1, r2
{
 800368a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003690:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003694:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8003696:	d001      	beq.n	800369c <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003698:	b009      	add	sp, #36	; 0x24
 800369a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 800369c:	4b15      	ldr	r3, [pc, #84]	; (80036f4 <HAL_TIM_Encoder_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800369e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036a0:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80036a4:	2502      	movs	r5, #2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036a6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036aa:	a902      	add	r1, sp, #8
 80036ac:	4812      	ldr	r0, [pc, #72]	; (80036f8 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036ae:	2700      	movs	r7, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036b0:	f042 0204 	orr.w	r2, r2, #4
 80036b4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80036b8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80036bc:	f002 0204 	and.w	r2, r2, #4
 80036c0:	9200      	str	r2, [sp, #0]
 80036c2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80036c8:	f042 0208 	orr.w	r2, r2, #8
 80036cc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80036d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80036d4:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036d6:	2601      	movs	r6, #1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036d8:	f003 0308 	and.w	r3, r3, #8
 80036dc:	9301      	str	r3, [sp, #4]
 80036de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036e0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80036e4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036e8:	f003 f8ea 	bl	80068c0 <HAL_GPIO_Init>
}
 80036ec:	b009      	add	sp, #36	; 0x24
 80036ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036f0:	40000800 	.word	0x40000800
 80036f4:	58024400 	.word	0x58024400
 80036f8:	58020c00 	.word	0x58020c00

080036fc <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 80036fc:	4b0f      	ldr	r3, [pc, #60]	; (800373c <HAL_TIM_Base_MspInit+0x40>)
 80036fe:	6802      	ldr	r2, [r0, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d000      	beq.n	8003706 <HAL_TIM_Base_MspInit+0xa>
 8003704:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003706:	4b0e      	ldr	r3, [pc, #56]	; (8003740 <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003708:	2200      	movs	r2, #0
 800370a:	2101      	movs	r1, #1
 800370c:	2036      	movs	r0, #54	; 0x36
{
 800370e:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003710:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 8003714:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003716:	f044 0410 	orr.w	r4, r4, #16
 800371a:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 800371e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800372a:	f001 fba9 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800372e:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003730:	b002      	add	sp, #8
 8003732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003736:	f001 bbdd 	b.w	8004ef4 <HAL_NVIC_EnableIRQ>
 800373a:	bf00      	nop
 800373c:	40001000 	.word	0x40001000
 8003740:	58024400 	.word	0x58024400

08003744 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003748:	2400      	movs	r4, #0
{
 800374a:	b0b8      	sub	sp, #224	; 0xe0
 800374c:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800374e:	22bc      	movs	r2, #188	; 0xbc
 8003750:	4621      	mov	r1, r4
 8003752:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	9408      	str	r4, [sp, #32]
 8003756:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800375a:	e9cd 4406 	strd	r4, r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800375e:	f00a f9e1 	bl	800db24 <memset>
  if(huart->Instance==USART3)
 8003762:	682a      	ldr	r2, [r5, #0]
 8003764:	4b2f      	ldr	r3, [pc, #188]	; (8003824 <HAL_UART_MspInit+0xe0>)
 8003766:	429a      	cmp	r2, r3
 8003768:	d002      	beq.n	8003770 <HAL_UART_MspInit+0x2c>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800376a:	b038      	add	sp, #224	; 0xe0
 800376c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003770:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003772:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003774:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003776:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003778:	f004 ff5a 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 800377c:	2800      	cmp	r0, #0
 800377e:	d14d      	bne.n	800381c <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003780:	4b29      	ldr	r3, [pc, #164]	; (8003828 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003782:	2400      	movs	r4, #0
 8003784:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003786:	f04f 0807 	mov.w	r8, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 800378a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800378e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8003792:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003794:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8003796:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800379a:	4824      	ldr	r0, [pc, #144]	; (800382c <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800379c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80037a0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80037a4:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80037a8:	9201      	str	r2, [sp, #4]
 80037aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80037b0:	f042 0202 	orr.w	r2, r2, #2
 80037b4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80037b8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80037bc:	f002 0202 	and.w	r2, r2, #2
 80037c0:	9202      	str	r2, [sp, #8]
 80037c2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80037c8:	f042 0208 	orr.w	r2, r2, #8
 80037cc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80037d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037d4:	f8cd 8020 	str.w	r8, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	9303      	str	r3, [sp, #12]
 80037de:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80037e0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80037e4:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037e8:	f003 f86a 	bl	80068c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037ec:	2302      	movs	r3, #2
 80037ee:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037f2:	a904      	add	r1, sp, #16
 80037f4:	480e      	ldr	r0, [pc, #56]	; (8003830 <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037f6:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80037fe:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003802:	f003 f85d 	bl	80068c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2101      	movs	r1, #1
 800380a:	2027      	movs	r0, #39	; 0x27
 800380c:	f001 fb38 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003810:	2027      	movs	r0, #39	; 0x27
 8003812:	f001 fb6f 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
}
 8003816:	b038      	add	sp, #224	; 0xe0
 8003818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 800381c:	f7ff f912 	bl	8002a44 <Error_Handler>
 8003820:	e7ae      	b.n	8003780 <HAL_UART_MspInit+0x3c>
 8003822:	bf00      	nop
 8003824:	40004800 	.word	0x40004800
 8003828:	58024400 	.word	0x58024400
 800382c:	58020400 	.word	0x58020400
 8003830:	58020c00 	.word	0x58020c00

08003834 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop

08003838 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003838:	e7fe      	b.n	8003838 <HardFault_Handler>
 800383a:	bf00      	nop

0800383c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800383c:	e7fe      	b.n	800383c <MemManage_Handler>
 800383e:	bf00      	nop

08003840 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003840:	e7fe      	b.n	8003840 <BusFault_Handler>
 8003842:	bf00      	nop

08003844 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003844:	e7fe      	b.n	8003844 <UsageFault_Handler>
 8003846:	bf00      	nop

08003848 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8003848:	f000 b930 	b.w	8003aac <ADC3_IRQHandler>

0800384c <DebugMon_Handler>:
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop

08003850 <PendSV_Handler>:
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop

08003854 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003854:	f000 b982 	b.w	8003b5c <HAL_IncTick>

08003858 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003858:	4801      	ldr	r0, [pc, #4]	; (8003860 <DMA1_Stream0_IRQHandler+0x8>)
 800385a:	f002 bcd3 	b.w	8006204 <HAL_DMA_IRQHandler>
 800385e:	bf00      	nop
 8003860:	24008fa0 	.word	0x24008fa0

08003864 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003864:	4801      	ldr	r0, [pc, #4]	; (800386c <DMA1_Stream1_IRQHandler+0x8>)
 8003866:	f002 bccd 	b.w	8006204 <HAL_DMA_IRQHandler>
 800386a:	bf00      	nop
 800386c:	24004d1c 	.word	0x24004d1c

08003870 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003870:	4804      	ldr	r0, [pc, #16]	; (8003884 <ADC_IRQHandler+0x14>)
{
 8003872:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8003874:	f000 f9d2 	bl	8003c1c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003878:	4803      	ldr	r0, [pc, #12]	; (8003888 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800387a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 800387e:	f000 b9cd 	b.w	8003c1c <HAL_ADC_IRQHandler>
 8003882:	bf00      	nop
 8003884:	24007ee4 	.word	0x24007ee4
 8003888:	24003080 	.word	0x24003080

0800388c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800388c:	4801      	ldr	r0, [pc, #4]	; (8003894 <USART3_IRQHandler+0x8>)
 800388e:	f006 bb29 	b.w	8009ee4 <HAL_UART_IRQHandler>
 8003892:	bf00      	nop
 8003894:	24002ff0 	.word	0x24002ff0

08003898 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003898:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800389c:	f003 b932 	b.w	8006b04 <HAL_GPIO_EXTI_IRQHandler>

080038a0 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80038a0:	4804      	ldr	r0, [pc, #16]	; (80038b4 <TIM6_DAC_IRQHandler+0x14>)
{
 80038a2:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 80038a4:	f001 fc54 	bl	8005150 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80038a8:	4803      	ldr	r0, [pc, #12]	; (80038b8 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80038aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80038ae:	f006 b9f7 	b.w	8009ca0 <HAL_TIM_IRQHandler>
 80038b2:	bf00      	nop
 80038b4:	24002fdc 	.word	0x24002fdc
 80038b8:	24009580 	.word	0x24009580

080038bc <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80038bc:	4801      	ldr	r0, [pc, #4]	; (80038c4 <OTG_FS_IRQHandler+0x8>)
 80038be:	f003 ba5b 	b.w	8006d78 <HAL_PCD_IRQHandler>
 80038c2:	bf00      	nop
 80038c4:	2400fc18 	.word	0x2400fc18

080038c8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80038c8:	2001      	movs	r0, #1
 80038ca:	4770      	bx	lr

080038cc <_kill>:

int _kill(int pid, int sig)
{
 80038cc:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038ce:	f00a f8f1 	bl	800dab4 <__errno>
 80038d2:	2216      	movs	r2, #22
 80038d4:	4603      	mov	r3, r0
	return -1;
}
 80038d6:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80038da:	601a      	str	r2, [r3, #0]
}
 80038dc:	bd08      	pop	{r3, pc}
 80038de:	bf00      	nop

080038e0 <_exit>:

void _exit (int status)
{
 80038e0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038e2:	f00a f8e7 	bl	800dab4 <__errno>
 80038e6:	2316      	movs	r3, #22
 80038e8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80038ea:	e7fe      	b.n	80038ea <_exit+0xa>

080038ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038ec:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ee:	1e16      	subs	r6, r2, #0
 80038f0:	dd07      	ble.n	8003902 <_read+0x16>
 80038f2:	460c      	mov	r4, r1
 80038f4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80038f6:	f3af 8000 	nop.w
 80038fa:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038fe:	42a5      	cmp	r5, r4
 8003900:	d1f9      	bne.n	80038f6 <_read+0xa>
	}

return len;
}
 8003902:	4630      	mov	r0, r6
 8003904:	bd70      	pop	{r4, r5, r6, pc}
 8003906:	bf00      	nop

08003908 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003908:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390a:	1e16      	subs	r6, r2, #0
 800390c:	dd07      	ble.n	800391e <_write+0x16>
 800390e:	460c      	mov	r4, r1
 8003910:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003912:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003916:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800391a:	42ac      	cmp	r4, r5
 800391c:	d1f9      	bne.n	8003912 <_write+0xa>
	}
	return len;
}
 800391e:	4630      	mov	r0, r6
 8003920:	bd70      	pop	{r4, r5, r6, pc}
 8003922:	bf00      	nop

08003924 <_close>:

int _close(int file)
{
	return -1;
}
 8003924:	f04f 30ff 	mov.w	r0, #4294967295
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop

0800392c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800392c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8003930:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003932:	604b      	str	r3, [r1, #4]
}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003938:	2001      	movs	r0, #1
 800393a:	4770      	bx	lr

0800393c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800393c:	2000      	movs	r0, #0
 800393e:	4770      	bx	lr

08003940 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003940:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003942:	4c0d      	ldr	r4, [pc, #52]	; (8003978 <_sbrk+0x38>)
{
 8003944:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003946:	490d      	ldr	r1, [pc, #52]	; (800397c <_sbrk+0x3c>)
 8003948:	480d      	ldr	r0, [pc, #52]	; (8003980 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 800394a:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800394c:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 800394e:	b12a      	cbz	r2, 800395c <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003950:	4413      	add	r3, r2
 8003952:	428b      	cmp	r3, r1
 8003954:	d808      	bhi.n	8003968 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003956:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8003958:	6023      	str	r3, [r4, #0]
}
 800395a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800395c:	4809      	ldr	r0, [pc, #36]	; (8003984 <_sbrk+0x44>)
 800395e:	4602      	mov	r2, r0
 8003960:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003962:	4413      	add	r3, r2
 8003964:	428b      	cmp	r3, r1
 8003966:	d9f6      	bls.n	8003956 <_sbrk+0x16>
    errno = ENOMEM;
 8003968:	f00a f8a4 	bl	800dab4 <__errno>
 800396c:	230c      	movs	r3, #12
    return (void *)-1;
 800396e:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8003972:	6003      	str	r3, [r0, #0]
}
 8003974:	4610      	mov	r0, r2
 8003976:	bd10      	pop	{r4, pc}
 8003978:	24000714 	.word	0x24000714
 800397c:	24080000 	.word	0x24080000
 8003980:	00000400 	.word	0x00000400
 8003984:	24010030 	.word	0x24010030

08003988 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003988:	4929      	ldr	r1, [pc, #164]	; (8003a30 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800398a:	4a2a      	ldr	r2, [pc, #168]	; (8003a34 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800398c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003990:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8003994:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800399a:	6813      	ldr	r3, [r2, #0]
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	2b06      	cmp	r3, #6
 80039a2:	d805      	bhi.n	80039b0 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80039a4:	6813      	ldr	r3, [r2, #0]
 80039a6:	f023 030f 	bic.w	r3, r3, #15
 80039aa:	f043 0307 	orr.w	r3, r3, #7
 80039ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80039b0:	4b21      	ldr	r3, [pc, #132]	; (8003a38 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80039b2:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80039b4:	4a21      	ldr	r2, [pc, #132]	; (8003a3c <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 80039b6:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80039b8:	481e      	ldr	r0, [pc, #120]	; (8003a34 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 80039ba:	f041 0101 	orr.w	r1, r1, #1
 80039be:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80039c0:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80039c2:	6819      	ldr	r1, [r3, #0]
 80039c4:	400a      	ands	r2, r1
 80039c6:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80039c8:	6803      	ldr	r3, [r0, #0]
 80039ca:	071b      	lsls	r3, r3, #28
 80039cc:	d505      	bpl.n	80039da <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80039ce:	6803      	ldr	r3, [r0, #0]
 80039d0:	f023 030f 	bic.w	r3, r3, #15
 80039d4:	f043 0307 	orr.w	r3, r3, #7
 80039d8:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80039da:	4b17      	ldr	r3, [pc, #92]	; (8003a38 <SystemInit+0xb0>)
 80039dc:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80039de:	4918      	ldr	r1, [pc, #96]	; (8003a40 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 80039e0:	4c18      	ldr	r4, [pc, #96]	; (8003a44 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 80039e2:	4819      	ldr	r0, [pc, #100]	; (8003a48 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 80039e4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80039e6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80039e8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80039ea:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80039ec:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80039ee:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80039f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80039f2:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80039f4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80039f6:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80039f8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039fa:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80039fc:	4c13      	ldr	r4, [pc, #76]	; (8003a4c <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 80039fe:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003a02:	4913      	ldr	r1, [pc, #76]	; (8003a50 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8003a04:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8003a06:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	4019      	ands	r1, r3
 8003a0c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003a10:	d202      	bcs.n	8003a18 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003a12:	4b10      	ldr	r3, [pc, #64]	; (8003a54 <SystemInit+0xcc>)
 8003a14:	2201      	movs	r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003a18:	490f      	ldr	r1, [pc, #60]	; (8003a58 <SystemInit+0xd0>)
 8003a1a:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a1e:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <SystemInit+0xa8>)
 8003a20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003a24:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003a26:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a2a:	609a      	str	r2, [r3, #8]
}
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	e000ed00 	.word	0xe000ed00
 8003a34:	52002000 	.word	0x52002000
 8003a38:	58024400 	.word	0x58024400
 8003a3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003a40:	01010280 	.word	0x01010280
 8003a44:	02020200 	.word	0x02020200
 8003a48:	01ff0000 	.word	0x01ff0000
 8003a4c:	5c001000 	.word	0x5c001000
 8003a50:	ffff0000 	.word	0xffff0000
 8003a54:	51008108 	.word	0x51008108
 8003a58:	52004000 	.word	0x52004000

08003a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a94 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003a60:	f7ff ff92 	bl	8003988 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a66:	e003      	b.n	8003a70 <LoopCopyDataInit>

08003a68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a68:	4b0b      	ldr	r3, [pc, #44]	; (8003a98 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8003a6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a6e:	3104      	adds	r1, #4

08003a70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a70:	480a      	ldr	r0, [pc, #40]	; (8003a9c <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8003a72:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003a74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a78:	d3f6      	bcc.n	8003a68 <CopyDataInit>
  ldr  r2, =_sbss
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8003a7c:	e002      	b.n	8003a84 <LoopFillZerobss>

08003a7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a80:	f842 3b04 	str.w	r3, [r2], #4

08003a84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a84:	4b08      	ldr	r3, [pc, #32]	; (8003aa8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003a86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a88:	d3f9      	bcc.n	8003a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a8a:	f00a f819 	bl	800dac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a8e:	f7ff f8cb 	bl	8002c28 <main>
  bx  lr    
 8003a92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a94:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8003a98:	0801c120 	.word	0x0801c120
  ldr  r0, =_sdata
 8003a9c:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8003aa0:	240005e0 	.word	0x240005e0
  ldr  r2, =_sbss
 8003aa4:	240005e0 	.word	0x240005e0
  ldr  r3, = _ebss
 8003aa8:	24010030 	.word	0x24010030

08003aac <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003aac:	e7fe      	b.n	8003aac <ADC3_IRQHandler>
	...

08003ab0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ab0:	4b0f      	ldr	r3, [pc, #60]	; (8003af0 <HAL_InitTick+0x40>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	b90b      	cbnz	r3, 8003aba <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003ab6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003ab8:	4770      	bx	lr
{
 8003aba:	b510      	push	{r4, lr}
 8003abc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003abe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ac2:	4a0c      	ldr	r2, [pc, #48]	; (8003af4 <HAL_InitTick+0x44>)
 8003ac4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac8:	6810      	ldr	r0, [r2, #0]
 8003aca:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ace:	f001 fa1f 	bl	8004f10 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ad2:	2c0f      	cmp	r4, #15
 8003ad4:	d800      	bhi.n	8003ad8 <HAL_InitTick+0x28>
 8003ad6:	b108      	cbz	r0, 8003adc <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003ad8:	2001      	movs	r0, #1
}
 8003ada:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003adc:	2200      	movs	r2, #0
 8003ade:	4621      	mov	r1, r4
 8003ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae4:	f001 f9cc 	bl	8004e80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ae8:	4b03      	ldr	r3, [pc, #12]	; (8003af8 <HAL_InitTick+0x48>)
 8003aea:	2000      	movs	r0, #0
 8003aec:	601c      	str	r4, [r3, #0]
}
 8003aee:	bd10      	pop	{r4, pc}
 8003af0:	24000288 	.word	0x24000288
 8003af4:	24000280 	.word	0x24000280
 8003af8:	2400028c 	.word	0x2400028c

08003afc <HAL_Init>:
{
 8003afc:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003afe:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b00:	4c12      	ldr	r4, [pc, #72]	; (8003b4c <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b02:	f001 f9a9 	bl	8004e58 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b06:	4d12      	ldr	r5, [pc, #72]	; (8003b50 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b08:	f004 fa00 	bl	8007f0c <HAL_RCC_GetSysClockFreq>
 8003b0c:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <HAL_Init+0x58>)
 8003b0e:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b10:	2000      	movs	r0, #0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b12:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b14:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b16:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b1a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b1e:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b20:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b22:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 8003b26:	4c0c      	ldr	r4, [pc, #48]	; (8003b58 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b28:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b2c:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b2e:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8003b32:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b34:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b36:	f7ff ffbb 	bl	8003ab0 <HAL_InitTick>
 8003b3a:	b110      	cbz	r0, 8003b42 <HAL_Init+0x46>
    return HAL_ERROR;
 8003b3c:	2401      	movs	r4, #1
}
 8003b3e:	4620      	mov	r0, r4
 8003b40:	bd38      	pop	{r3, r4, r5, pc}
 8003b42:	4604      	mov	r4, r0
  HAL_MspInit();
 8003b44:	f7ff fc14 	bl	8003370 <HAL_MspInit>
}
 8003b48:	4620      	mov	r0, r4
 8003b4a:	bd38      	pop	{r3, r4, r5, pc}
 8003b4c:	08017b6c 	.word	0x08017b6c
 8003b50:	24000284 	.word	0x24000284
 8003b54:	58024400 	.word	0x58024400
 8003b58:	24000280 	.word	0x24000280

08003b5c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003b5c:	4a03      	ldr	r2, [pc, #12]	; (8003b6c <HAL_IncTick+0x10>)
 8003b5e:	4b04      	ldr	r3, [pc, #16]	; (8003b70 <HAL_IncTick+0x14>)
 8003b60:	6811      	ldr	r1, [r2, #0]
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	440b      	add	r3, r1
 8003b66:	6013      	str	r3, [r2, #0]
}
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	24004db8 	.word	0x24004db8
 8003b70:	24000288 	.word	0x24000288

08003b74 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003b74:	4b01      	ldr	r3, [pc, #4]	; (8003b7c <HAL_GetTick+0x8>)
 8003b76:	6818      	ldr	r0, [r3, #0]
}
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	24004db8 	.word	0x24004db8

08003b80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b80:	b538      	push	{r3, r4, r5, lr}
 8003b82:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003b84:	f7ff fff6 	bl	8003b74 <HAL_GetTick>
 8003b88:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b8a:	1c63      	adds	r3, r4, #1
 8003b8c:	d002      	beq.n	8003b94 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b8e:	4b04      	ldr	r3, [pc, #16]	; (8003ba0 <HAL_Delay+0x20>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b94:	f7ff ffee 	bl	8003b74 <HAL_GetTick>
 8003b98:	1b43      	subs	r3, r0, r5
 8003b9a:	42a3      	cmp	r3, r4
 8003b9c:	d3fa      	bcc.n	8003b94 <HAL_Delay+0x14>
  {
  }
}
 8003b9e:	bd38      	pop	{r3, r4, r5, pc}
 8003ba0:	24000288 	.word	0x24000288

08003ba4 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003ba4:	4b01      	ldr	r3, [pc, #4]	; (8003bac <HAL_GetREVID+0x8>)
 8003ba6:	6818      	ldr	r0, [r3, #0]
}
 8003ba8:	0c00      	lsrs	r0, r0, #16
 8003baa:	4770      	bx	lr
 8003bac:	5c001000 	.word	0x5c001000

08003bb0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003bb0:	4a03      	ldr	r2, [pc, #12]	; (8003bc0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8003bb2:	6813      	ldr	r3, [r2, #0]
 8003bb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bb8:	4318      	orrs	r0, r3
 8003bba:	6010      	str	r0, [r2, #0]
}
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	58003c00 	.word	0x58003c00

08003bc4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003bc4:	4a03      	ldr	r2, [pc, #12]	; (8003bd4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8003bc6:	6813      	ldr	r3, [r2, #0]
 8003bc8:	f023 0302 	bic.w	r3, r3, #2
 8003bcc:	4318      	orrs	r0, r3
 8003bce:	6010      	str	r0, [r2, #0]
}
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	58003c00 	.word	0x58003c00

08003bd8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003bd8:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8003bdc:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bde:	461d      	mov	r5, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003be0:	f042 0201 	orr.w	r2, r2, #1
 8003be4:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003be6:	f7ff ffc5 	bl	8003b74 <HAL_GetTick>
 8003bea:	4604      	mov	r4, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bec:	e004      	b.n	8003bf8 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003bee:	f7ff ffc1 	bl	8003b74 <HAL_GetTick>
 8003bf2:	1b00      	subs	r0, r0, r4
 8003bf4:	280a      	cmp	r0, #10
 8003bf6:	d804      	bhi.n	8003c02 <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bf8:	682b      	ldr	r3, [r5, #0]
 8003bfa:	071b      	lsls	r3, r3, #28
 8003bfc:	d5f7      	bpl.n	8003bee <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003bfe:	2000      	movs	r0, #0
}
 8003c00:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8003c02:	2003      	movs	r0, #3
}
 8003c04:	bd38      	pop	{r3, r4, r5, pc}
 8003c06:	bf00      	nop
 8003c08:	58003c00 	.word	0x58003c00

08003c0c <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c0c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003c0e:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c10:	f7fe fb86 	bl	8002320 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c14:	bd08      	pop	{r3, pc}
 8003c16:	bf00      	nop

08003c18 <HAL_ADC_ErrorCallback>:
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop

08003c1c <HAL_ADC_IRQHandler>:
{
 8003c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c1e:	4a97      	ldr	r2, [pc, #604]	; (8003e7c <HAL_ADC_IRQHandler+0x260>)
{
 8003c20:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c22:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c24:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c26:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c28:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c2a:	f000 8098 	beq.w	8003d5e <HAL_ADC_IRQHandler+0x142>
 8003c2e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003c32:	4293      	cmp	r3, r2
 8003c34:	f000 8093 	beq.w	8003d5e <HAL_ADC_IRQHandler+0x142>
 8003c38:	4a91      	ldr	r2, [pc, #580]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c3a:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c3c:	07a9      	lsls	r1, r5, #30
 8003c3e:	f007 071f 	and.w	r7, r7, #31
 8003c42:	d502      	bpl.n	8003c4a <HAL_ADC_IRQHandler+0x2e>
 8003c44:	07b2      	lsls	r2, r6, #30
 8003c46:	f100 80ac 	bmi.w	8003da2 <HAL_ADC_IRQHandler+0x186>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c4a:	0769      	lsls	r1, r5, #29
 8003c4c:	d57c      	bpl.n	8003d48 <HAL_ADC_IRQHandler+0x12c>
 8003c4e:	0772      	lsls	r2, r6, #29
 8003c50:	d57a      	bpl.n	8003d48 <HAL_ADC_IRQHandler+0x12c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c52:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c54:	06d2      	lsls	r2, r2, #27
 8003c56:	d403      	bmi.n	8003c60 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c58:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c5e:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003c66:	d11c      	bne.n	8003ca2 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c68:	4a86      	ldr	r2, [pc, #536]	; (8003e84 <HAL_ADC_IRQHandler+0x268>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	f000 80e2 	beq.w	8003e34 <HAL_ADC_IRQHandler+0x218>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c70:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003c72:	0490      	lsls	r0, r2, #18
 8003c74:	d415      	bmi.n	8003ca2 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	0711      	lsls	r1, r2, #28
 8003c7a:	d512      	bpl.n	8003ca2 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	0752      	lsls	r2, r2, #29
 8003c80:	f100 80f1 	bmi.w	8003e66 <HAL_ADC_IRQHandler+0x24a>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	f022 020c 	bic.w	r2, r2, #12
 8003c8a:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c92:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c94:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c96:	04db      	lsls	r3, r3, #19
 8003c98:	d403      	bmi.n	8003ca2 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f7fe fb1e 	bl	80022e4 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	220c      	movs	r2, #12
 8003cac:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003cae:	06a8      	lsls	r0, r5, #26
 8003cb0:	d550      	bpl.n	8003d54 <HAL_ADC_IRQHandler+0x138>
 8003cb2:	06b1      	lsls	r1, r6, #26
 8003cb4:	d54e      	bpl.n	8003d54 <HAL_ADC_IRQHandler+0x138>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cb6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003cb8:	06d1      	lsls	r1, r2, #27
 8003cba:	d403      	bmi.n	8003cc4 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003cbc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003cbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cc2:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cc4:	486f      	ldr	r0, [pc, #444]	; (8003e84 <HAL_ADC_IRQHandler+0x268>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003cc6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cc8:	4283      	cmp	r3, r0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003cca:	68d9      	ldr	r1, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003ccc:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8003cd0:	d075      	beq.n	8003dbe <HAL_ADC_IRQHandler+0x1a2>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003cd2:	68d8      	ldr	r0, [r3, #12]
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003cd4:	b12a      	cbz	r2, 8003ce2 <HAL_ADC_IRQHandler+0xc6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003cd6:	4a6c      	ldr	r2, [pc, #432]	; (8003e88 <HAL_ADC_IRQHandler+0x26c>)
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003cd8:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8003cdc:	4002      	ands	r2, r0
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	d117      	bne.n	8003d12 <HAL_ADC_IRQHandler+0xf6>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	0652      	lsls	r2, r2, #25
 8003ce6:	d514      	bpl.n	8003d12 <HAL_ADC_IRQHandler+0xf6>
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ce8:	0281      	lsls	r1, r0, #10
 8003cea:	d412      	bmi.n	8003d12 <HAL_ADC_IRQHandler+0xf6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cec:	689a      	ldr	r2, [r3, #8]
 8003cee:	0712      	lsls	r2, r2, #28
 8003cf0:	f100 80b0 	bmi.w	8003e54 <HAL_ADC_IRQHandler+0x238>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cfa:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003cfc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003cfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d02:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003d04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d06:	05d8      	lsls	r0, r3, #23
 8003d08:	d403      	bmi.n	8003d12 <HAL_ADC_IRQHandler+0xf6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d0a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d12:	4620      	mov	r0, r4
 8003d14:	f001 f82e 	bl	8004d74 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	2260      	movs	r2, #96	; 0x60
 8003d1c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003d1e:	0629      	lsls	r1, r5, #24
 8003d20:	d501      	bpl.n	8003d26 <HAL_ADC_IRQHandler+0x10a>
 8003d22:	0632      	lsls	r2, r6, #24
 8003d24:	d45f      	bmi.n	8003de6 <HAL_ADC_IRQHandler+0x1ca>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003d26:	05e8      	lsls	r0, r5, #23
 8003d28:	d501      	bpl.n	8003d2e <HAL_ADC_IRQHandler+0x112>
 8003d2a:	05f1      	lsls	r1, r6, #23
 8003d2c:	d466      	bmi.n	8003dfc <HAL_ADC_IRQHandler+0x1e0>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003d2e:	05aa      	lsls	r2, r5, #22
 8003d30:	d501      	bpl.n	8003d36 <HAL_ADC_IRQHandler+0x11a>
 8003d32:	05b0      	lsls	r0, r6, #22
 8003d34:	d44b      	bmi.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003d36:	06e9      	lsls	r1, r5, #27
 8003d38:	d501      	bpl.n	8003d3e <HAL_ADC_IRQHandler+0x122>
 8003d3a:	06f2      	lsls	r2, r6, #27
 8003d3c:	d411      	bmi.n	8003d62 <HAL_ADC_IRQHandler+0x146>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003d3e:	0568      	lsls	r0, r5, #21
 8003d40:	d501      	bpl.n	8003d46 <HAL_ADC_IRQHandler+0x12a>
 8003d42:	0571      	lsls	r1, r6, #21
 8003d44:	d466      	bmi.n	8003e14 <HAL_ADC_IRQHandler+0x1f8>
}
 8003d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003d48:	0728      	lsls	r0, r5, #28
 8003d4a:	d5b0      	bpl.n	8003cae <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003d4c:	0731      	lsls	r1, r6, #28
 8003d4e:	d480      	bmi.n	8003c52 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003d50:	06a8      	lsls	r0, r5, #26
 8003d52:	d4ae      	bmi.n	8003cb2 <HAL_ADC_IRQHandler+0x96>
 8003d54:	066a      	lsls	r2, r5, #25
 8003d56:	d5e2      	bpl.n	8003d1e <HAL_ADC_IRQHandler+0x102>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d58:	0670      	lsls	r0, r6, #25
 8003d5a:	d5e0      	bpl.n	8003d1e <HAL_ADC_IRQHandler+0x102>
 8003d5c:	e7ab      	b.n	8003cb6 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d5e:	4a4b      	ldr	r2, [pc, #300]	; (8003e8c <HAL_ADC_IRQHandler+0x270>)
 8003d60:	e76b      	b.n	8003c3a <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003d62:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d64:	b172      	cbz	r2, 8003d84 <HAL_ADC_IRQHandler+0x168>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003d66:	2f00      	cmp	r7, #0
 8003d68:	d069      	beq.n	8003e3e <HAL_ADC_IRQHandler+0x222>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003d6a:	4a44      	ldr	r2, [pc, #272]	; (8003e7c <HAL_ADC_IRQHandler+0x260>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	f000 8083 	beq.w	8003e78 <HAL_ADC_IRQHandler+0x25c>
 8003d72:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d07e      	beq.n	8003e78 <HAL_ADC_IRQHandler+0x25c>
 8003d7a:	4a41      	ldr	r2, [pc, #260]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003d7c:	6892      	ldr	r2, [r2, #8]
 8003d7e:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8003d82:	d00b      	beq.n	8003d9c <HAL_ADC_IRQHandler+0x180>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d84:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8003d86:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d8c:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d90:	f043 0302 	orr.w	r3, r3, #2
 8003d94:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8003d96:	f7ff ff3f 	bl	8003c18 <HAL_ADC_ErrorCallback>
 8003d9a:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d9c:	2210      	movs	r2, #16
 8003d9e:	601a      	str	r2, [r3, #0]
 8003da0:	e7cd      	b.n	8003d3e <HAL_ADC_IRQHandler+0x122>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003da2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003da4:	06d8      	lsls	r0, r3, #27
 8003da6:	d403      	bmi.n	8003db0 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003da8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003daa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dae:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003db0:	4620      	mov	r0, r4
 8003db2:	f000 ffe7 	bl	8004d84 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	2202      	movs	r2, #2
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e745      	b.n	8003c4a <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003dbe:	1fb8      	subs	r0, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003dc0:	2801      	cmp	r0, #1
 8003dc2:	d986      	bls.n	8003cd2 <HAL_ADC_IRQHandler+0xb6>
 8003dc4:	2f00      	cmp	r7, #0
 8003dc6:	d084      	beq.n	8003cd2 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003dc8:	482c      	ldr	r0, [pc, #176]	; (8003e7c <HAL_ADC_IRQHandler+0x260>)
 8003dca:	68c0      	ldr	r0, [r0, #12]
 8003dcc:	e782      	b.n	8003cd4 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003dce:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003dd0:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003dd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dd6:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003dd8:	f000 ffd2 	bl	8004d80 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ddc:	6823      	ldr	r3, [r4, #0]
 8003dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	e7a7      	b.n	8003d36 <HAL_ADC_IRQHandler+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003de6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003de8:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dee:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003df0:	f7fe fad8 	bl	80023a4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	2280      	movs	r2, #128	; 0x80
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	e794      	b.n	8003d26 <HAL_ADC_IRQHandler+0x10a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003dfc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003dfe:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e04:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003e06:	f000 ffb9 	bl	8004d7c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	e78c      	b.n	8003d2e <HAL_ADC_IRQHandler+0x112>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e14:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e16:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e1a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e20:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e22:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003e24:	f042 0208 	orr.w	r2, r2, #8
 8003e28:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e2a:	6019      	str	r1, [r3, #0]
}
 8003e2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e30:	f000 bfa2 	b.w	8004d78 <HAL_ADCEx_InjectedQueueOverflowCallback>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e34:	2f09      	cmp	r7, #9
 8003e36:	d906      	bls.n	8003e46 <HAL_ADC_IRQHandler+0x22a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e38:	4a10      	ldr	r2, [pc, #64]	; (8003e7c <HAL_ADC_IRQHandler+0x260>)
 8003e3a:	68d2      	ldr	r2, [r2, #12]
 8003e3c:	e719      	b.n	8003c72 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	0797      	lsls	r7, r2, #30
 8003e42:	d0ab      	beq.n	8003d9c <HAL_ADC_IRQHandler+0x180>
 8003e44:	e79e      	b.n	8003d84 <HAL_ADC_IRQHandler+0x168>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e46:	f240 2221 	movw	r2, #545	; 0x221
 8003e4a:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e4c:	07d2      	lsls	r2, r2, #31
 8003e4e:	f53f af0f 	bmi.w	8003c70 <HAL_ADC_IRQHandler+0x54>
 8003e52:	e7f1      	b.n	8003e38 <HAL_ADC_IRQHandler+0x21c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e54:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e56:	f043 0310 	orr.w	r3, r3, #16
 8003e5a:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e64:	e755      	b.n	8003d12 <HAL_ADC_IRQHandler+0xf6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e66:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e68:	f043 0310 	orr.w	r3, r3, #16
 8003e6c:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e76:	e714      	b.n	8003ca2 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003e78:	4a04      	ldr	r2, [pc, #16]	; (8003e8c <HAL_ADC_IRQHandler+0x270>)
 8003e7a:	e77f      	b.n	8003d7c <HAL_ADC_IRQHandler+0x160>
 8003e7c:	40022000 	.word	0x40022000
 8003e80:	58026300 	.word	0x58026300
 8003e84:	40022100 	.word	0x40022100
 8003e88:	02002000 	.word	0x02002000
 8003e8c:	40022300 	.word	0x40022300

08003e90 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e90:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e92:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e94:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8003e9a:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e9c:	d11d      	bne.n	8003eda <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e9e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003ea6:	680a      	ldr	r2, [r1, #0]
 8003ea8:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003eac:	68ca      	ldr	r2, [r1, #12]
 8003eae:	d01b      	beq.n	8003ee8 <ADC_DMAConvCplt+0x58>
 8003eb0:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003eb4:	d10d      	bne.n	8003ed2 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003eb6:	68ca      	ldr	r2, [r1, #12]
 8003eb8:	0494      	lsls	r4, r2, #18
 8003eba:	d40a      	bmi.n	8003ed2 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ebc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ebe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ec2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ec4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ec6:	04d1      	lsls	r1, r2, #19
 8003ec8:	d403      	bmi.n	8003ed2 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ecc:	f042 0201 	orr.w	r2, r2, #1
 8003ed0:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fe fa06 	bl	80022e4 <HAL_ADC_ConvCpltCallback>
}
 8003ed8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003eda:	06d2      	lsls	r2, r2, #27
 8003edc:	d40a      	bmi.n	8003ef4 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003ee8:	0790      	lsls	r0, r2, #30
 8003eea:	d0e7      	beq.n	8003ebc <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fe f9f9 	bl	80022e4 <HAL_ADC_ConvCpltCallback>
 8003ef2:	e7f1      	b.n	8003ed8 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fe8f 	bl	8003c18 <HAL_ADC_ErrorCallback>
}
 8003efa:	bd10      	pop	{r4, pc}

08003efc <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003efc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003efe:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f00:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003f02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f06:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f08:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003f0a:	f043 0304 	orr.w	r3, r3, #4
 8003f0e:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f10:	f7ff fe82 	bl	8003c18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f14:	bd08      	pop	{r3, pc}
 8003f16:	bf00      	nop

08003f18 <HAL_ADC_ConfigChannel>:
{
 8003f18:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8003f1a:	2200      	movs	r2, #0
{
 8003f1c:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8003f1e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003f20:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003f24:	2a01      	cmp	r2, #1
 8003f26:	f000 813a 	beq.w	800419e <HAL_ADC_ConfigChannel+0x286>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f2e:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003f30:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f34:	6894      	ldr	r4, [r2, #8]
 8003f36:	0766      	lsls	r6, r4, #29
 8003f38:	f100 8099 	bmi.w	800406e <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003f3c:	680c      	ldr	r4, [r1, #0]
 8003f3e:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8003f42:	2d00      	cmp	r5, #0
 8003f44:	f040 809e 	bne.w	8004084 <HAL_ADC_ConfigChannel+0x16c>
 8003f48:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8003f4c:	fa00 f00c 	lsl.w	r0, r0, ip
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003f50:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8003f52:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003f54:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f56:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8003f58:	4034      	ands	r4, r6
 8003f5a:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f5c:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8003f60:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 8003f64:	40a6      	lsls	r6, r4
 8003f66:	61d0      	str	r0, [r2, #28]
 8003f68:	fa0c f404 	lsl.w	r4, ip, r4
 8003f6c:	5978      	ldr	r0, [r7, r5]
 8003f6e:	ea20 0006 	bic.w	r0, r0, r6
 8003f72:	4320      	orrs	r0, r4
 8003f74:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f76:	6890      	ldr	r0, [r2, #8]
 8003f78:	0745      	lsls	r5, r0, #29
 8003f7a:	f100 8081 	bmi.w	8004080 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f7e:	6895      	ldr	r5, [r2, #8]
 8003f80:	f015 0508 	ands.w	r5, r5, #8
 8003f84:	d157      	bne.n	8004036 <HAL_ADC_ConfigChannel+0x11e>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003f86:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f88:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8003f8c:	2007      	movs	r0, #7
 8003f8e:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f90:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8003f94:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f98:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8003f9c:	fa00 fe04 	lsl.w	lr, r0, r4
 8003fa0:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003fa4:	4fc4      	ldr	r7, [pc, #784]	; (80042b8 <HAL_ADC_ConfigChannel+0x3a0>)
 8003fa6:	f85c 0006 	ldr.w	r0, [ip, r6]
 8003faa:	ea20 000e 	bic.w	r0, r0, lr
 8003fae:	4320      	orrs	r0, r4
 8003fb0:	f84c 0006 	str.w	r0, [ip, r6]
 8003fb4:	6838      	ldr	r0, [r7, #0]
 8003fb6:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003fba:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8003fbe:	f000 8098 	beq.w	80040f2 <HAL_ADC_ConfigChannel+0x1da>
 8003fc2:	68d0      	ldr	r0, [r2, #12]
 8003fc4:	68d6      	ldr	r6, [r2, #12]
 8003fc6:	f010 0f10 	tst.w	r0, #16
 8003fca:	6948      	ldr	r0, [r1, #20]
 8003fcc:	f040 8107 	bne.w	80041de <HAL_ADC_ConfigChannel+0x2c6>
 8003fd0:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8003fd4:	0076      	lsls	r6, r6, #1
 8003fd6:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fda:	690f      	ldr	r7, [r1, #16]
 8003fdc:	2f04      	cmp	r7, #4
 8003fde:	f000 80e1 	beq.w	80041a4 <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fe2:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8003fe6:	6808      	ldr	r0, [r1, #0]
 8003fe8:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8003fec:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003ff0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8003ff4:	ea40 000c 	orr.w	r0, r0, ip
 8003ff8:	4330      	orrs	r0, r6
 8003ffa:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003ffe:	7e4f      	ldrb	r7, [r1, #25]
 8004000:	690e      	ldr	r6, [r1, #16]
 8004002:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004004:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004008:	bf0c      	ite	eq
 800400a:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 800400e:	2700      	movne	r7, #0
 8004010:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004014:	4338      	orrs	r0, r7
 8004016:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800401a:	7e0c      	ldrb	r4, [r1, #24]
 800401c:	6908      	ldr	r0, [r1, #16]
 800401e:	2c01      	cmp	r4, #1
 8004020:	d104      	bne.n	800402c <HAL_ADC_ConfigChannel+0x114>
 8004022:	f000 001f 	and.w	r0, r0, #31
 8004026:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800402a:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800402c:	6910      	ldr	r0, [r2, #16]
 800402e:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 8004032:	4305      	orrs	r5, r0
 8004034:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004036:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004038:	07c4      	lsls	r4, r0, #31
 800403a:	d416      	bmi.n	800406a <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800403c:	68ce      	ldr	r6, [r1, #12]
 800403e:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8004040:	f006 0718 	and.w	r7, r6, #24
 8004044:	4c9d      	ldr	r4, [pc, #628]	; (80042bc <HAL_ADC_ConfigChannel+0x3a4>)
 8004046:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 800404a:	40fc      	lsrs	r4, r7
 800404c:	f3c0 0713 	ubfx	r7, r0, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004050:	f8df c28c 	ldr.w	ip, [pc, #652]	; 80042e0 <HAL_ADC_ConfigChannel+0x3c8>
 8004054:	4004      	ands	r4, r0
 8004056:	ea25 0507 	bic.w	r5, r5, r7
 800405a:	4566      	cmp	r6, ip
 800405c:	ea44 0405 	orr.w	r4, r4, r5
 8004060:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 8004064:	d04d      	beq.n	8004102 <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004066:	2800      	cmp	r0, #0
 8004068:	db15      	blt.n	8004096 <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800406a:	2000      	movs	r0, #0
 800406c:	e003      	b.n	8004076 <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800406e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004070:	f042 0220 	orr.w	r2, r2, #32
 8004074:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800407c:	b003      	add	sp, #12
 800407e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004080:	6890      	ldr	r0, [r2, #8]
 8004082:	e7d8      	b.n	8004036 <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004084:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004088:	b115      	cbz	r5, 8004090 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800408a:	fab5 f585 	clz	r5, r5
 800408e:	40a8      	lsls	r0, r5
 8004090:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8004094:	e75c      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004096:	498a      	ldr	r1, [pc, #552]	; (80042c0 <HAL_ADC_ConfigChannel+0x3a8>)
 8004098:	428a      	cmp	r2, r1
 800409a:	f000 80c6 	beq.w	800422a <HAL_ADC_ConfigChannel+0x312>
 800409e:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80040a2:	428a      	cmp	r2, r1
 80040a4:	f000 80c1 	beq.w	800422a <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040a8:	4e86      	ldr	r6, [pc, #536]	; (80042c4 <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80040aa:	4d87      	ldr	r5, [pc, #540]	; (80042c8 <HAL_ADC_ConfigChannel+0x3b0>)
 80040ac:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040ae:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80040b0:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040b4:	43e4      	mvns	r4, r4
 80040b6:	f004 0401 	and.w	r4, r4, #1
 80040ba:	2c00      	cmp	r4, #0
 80040bc:	f000 80c3 	beq.w	8004246 <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040c0:	4c82      	ldr	r4, [pc, #520]	; (80042cc <HAL_ADC_ConfigChannel+0x3b4>)
 80040c2:	42a0      	cmp	r0, r4
 80040c4:	f000 810e 	beq.w	80042e4 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040c8:	4c81      	ldr	r4, [pc, #516]	; (80042d0 <HAL_ADC_ConfigChannel+0x3b8>)
 80040ca:	42a0      	cmp	r0, r4
 80040cc:	f000 812d 	beq.w	800432a <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040d0:	4c80      	ldr	r4, [pc, #512]	; (80042d4 <HAL_ADC_ConfigChannel+0x3bc>)
 80040d2:	42a0      	cmp	r0, r4
 80040d4:	d1c9      	bne.n	800406a <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 80040d6:	0249      	lsls	r1, r1, #9
 80040d8:	d4c7      	bmi.n	800406a <HAL_ADC_ConfigChannel+0x152>
 80040da:	497a      	ldr	r1, [pc, #488]	; (80042c4 <HAL_ADC_ConfigChannel+0x3ac>)
 80040dc:	428a      	cmp	r2, r1
 80040de:	d1c4      	bne.n	800406a <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80040e0:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040e2:	2000      	movs	r0, #0
 80040e4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80040e8:	4332      	orrs	r2, r6
 80040ea:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80040ee:	60aa      	str	r2, [r5, #8]
}
 80040f0:	e7c1      	b.n	8004076 <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80040f2:	68d6      	ldr	r6, [r2, #12]
 80040f4:	6948      	ldr	r0, [r1, #20]
 80040f6:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80040fa:	0076      	lsls	r6, r6, #1
 80040fc:	fa00 f606 	lsl.w	r6, r0, r6
 8004100:	e76b      	b.n	8003fda <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004102:	2f00      	cmp	r7, #0
 8004104:	d071      	beq.n	80041ea <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004106:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800410a:	2c00      	cmp	r4, #0
 800410c:	f000 80af 	beq.w	800426e <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8004110:	fab4 f484 	clz	r4, r4
 8004114:	3401      	adds	r4, #1
 8004116:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800411a:	2c09      	cmp	r4, #9
 800411c:	f240 80a7 	bls.w	800426e <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004120:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004124:	2d00      	cmp	r5, #0
 8004126:	f000 8114 	beq.w	8004352 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800412a:	fab5 f585 	clz	r5, r5
 800412e:	3501      	adds	r5, #1
 8004130:	06ad      	lsls	r5, r5, #26
 8004132:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004136:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800413a:	2c00      	cmp	r4, #0
 800413c:	f000 8107 	beq.w	800434e <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8004140:	2601      	movs	r6, #1
 8004142:	fab4 f484 	clz	r4, r4
 8004146:	4434      	add	r4, r6
 8004148:	f004 041f 	and.w	r4, r4, #31
 800414c:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004150:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004152:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004156:	2800      	cmp	r0, #0
 8004158:	f000 80f7 	beq.w	800434a <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 800415c:	fab0 f480 	clz	r4, r0
 8004160:	3401      	adds	r4, #1
 8004162:	f004 041f 	and.w	r4, r4, #31
 8004166:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800416a:	f1a4 001e 	sub.w	r0, r4, #30
 800416e:	0500      	lsls	r0, r0, #20
 8004170:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004174:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8004176:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800417a:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 800417e:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004180:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 8004182:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004186:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 800418a:	fa0c fc00 	lsl.w	ip, ip, r0
 800418e:	4086      	lsls	r6, r0
 8004190:	597c      	ldr	r4, [r7, r5]
 8004192:	ea24 000c 	bic.w	r0, r4, ip
 8004196:	4330      	orrs	r0, r6
 8004198:	5178      	str	r0, [r7, r5]
 800419a:	6808      	ldr	r0, [r1, #0]
}
 800419c:	e763      	b.n	8004066 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 800419e:	2002      	movs	r0, #2
}
 80041a0:	b003      	add	sp, #12
 80041a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041a4:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80041a6:	680d      	ldr	r5, [r1, #0]
 80041a8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041ac:	06ac      	lsls	r4, r5, #26
 80041ae:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 80041b2:	d030      	beq.n	8004216 <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041b4:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80041b6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041ba:	4284      	cmp	r4, r0
 80041bc:	d026      	beq.n	800420c <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041be:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80041c0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041c4:	4284      	cmp	r4, r0
 80041c6:	d02b      	beq.n	8004220 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041c8:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80041ca:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041ce:	4284      	cmp	r4, r0
 80041d0:	f47f af31 	bne.w	8004036 <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80041d4:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80041d6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041da:	66d0      	str	r0, [r2, #108]	; 0x6c
 80041dc:	e72b      	b.n	8004036 <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041de:	0876      	lsrs	r6, r6, #1
 80041e0:	f006 0608 	and.w	r6, r6, #8
 80041e4:	fa00 f606 	lsl.w	r6, r0, r6
 80041e8:	e6f7      	b.n	8003fda <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041ea:	0e80      	lsrs	r0, r0, #26
 80041ec:	1c44      	adds	r4, r0, #1
 80041ee:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f2:	2e09      	cmp	r6, #9
 80041f4:	d82d      	bhi.n	8004252 <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041f6:	06a5      	lsls	r5, r4, #26
 80041f8:	2401      	movs	r4, #1
 80041fa:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80041fe:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004202:	fa04 f606 	lsl.w	r6, r4, r6
 8004206:	0500      	lsls	r0, r0, #20
 8004208:	4335      	orrs	r5, r6
 800420a:	e7b3      	b.n	8004174 <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800420c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800420e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004212:	6650      	str	r0, [r2, #100]	; 0x64
 8004214:	e7d3      	b.n	80041be <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004216:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004218:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800421c:	6610      	str	r0, [r2, #96]	; 0x60
 800421e:	e7c9      	b.n	80041b4 <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004220:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004222:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004226:	6690      	str	r0, [r2, #104]	; 0x68
 8004228:	e7ce      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800422a:	492b      	ldr	r1, [pc, #172]	; (80042d8 <HAL_ADC_ConfigChannel+0x3c0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800422c:	4e24      	ldr	r6, [pc, #144]	; (80042c0 <HAL_ADC_ConfigChannel+0x3a8>)
 800422e:	4c2b      	ldr	r4, [pc, #172]	; (80042dc <HAL_ADC_ConfigChannel+0x3c4>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004230:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004232:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004234:	68b7      	ldr	r7, [r6, #8]
 8004236:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004238:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800423c:	433c      	orrs	r4, r7
 800423e:	43e4      	mvns	r4, r4
 8004240:	f004 0401 	and.w	r4, r4, #1
 8004244:	e739      	b.n	80040ba <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004246:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004248:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800424a:	f042 0220 	orr.w	r2, r2, #32
 800424e:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004250:	e711      	b.n	8004076 <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004252:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004256:	2701      	movs	r7, #1
 8004258:	06a5      	lsls	r5, r4, #26
 800425a:	381e      	subs	r0, #30
 800425c:	fa07 f606 	lsl.w	r6, r7, r6
 8004260:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004264:	0500      	lsls	r0, r0, #20
 8004266:	4335      	orrs	r5, r6
 8004268:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800426c:	e782      	b.n	8004174 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004272:	2d00      	cmp	r5, #0
 8004274:	d075      	beq.n	8004362 <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8004276:	fab5 f585 	clz	r5, r5
 800427a:	3501      	adds	r5, #1
 800427c:	06ad      	lsls	r5, r5, #26
 800427e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004282:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004286:	2c00      	cmp	r4, #0
 8004288:	d069      	beq.n	800435e <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800428a:	2601      	movs	r6, #1
 800428c:	fab4 f484 	clz	r4, r4
 8004290:	4434      	add	r4, r6
 8004292:	f004 041f 	and.w	r4, r4, #31
 8004296:	fa06 f404 	lsl.w	r4, r6, r4
 800429a:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80042a0:	2800      	cmp	r0, #0
 80042a2:	d059      	beq.n	8004358 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 80042a4:	fab0 f480 	clz	r4, r0
 80042a8:	3401      	adds	r4, #1
 80042aa:	f004 041f 	and.w	r4, r4, #31
 80042ae:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80042b2:	0520      	lsls	r0, r4, #20
 80042b4:	e75e      	b.n	8004174 <HAL_ADC_ConfigChannel+0x25c>
 80042b6:	bf00      	nop
 80042b8:	5c001000 	.word	0x5c001000
 80042bc:	000fffff 	.word	0x000fffff
 80042c0:	40022000 	.word	0x40022000
 80042c4:	58026000 	.word	0x58026000
 80042c8:	58026300 	.word	0x58026300
 80042cc:	cb840000 	.word	0xcb840000
 80042d0:	c7520000 	.word	0xc7520000
 80042d4:	cfb80000 	.word	0xcfb80000
 80042d8:	40022300 	.word	0x40022300
 80042dc:	40022100 	.word	0x40022100
 80042e0:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042e4:	0208      	lsls	r0, r1, #8
 80042e6:	f53f aec0 	bmi.w	800406a <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ea:	491f      	ldr	r1, [pc, #124]	; (8004368 <HAL_ADC_ConfigChannel+0x450>)
 80042ec:	428a      	cmp	r2, r1
 80042ee:	f47f aebc 	bne.w	800406a <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042f2:	4a1e      	ldr	r2, [pc, #120]	; (800436c <HAL_ADC_ConfigChannel+0x454>)
 80042f4:	481e      	ldr	r0, [pc, #120]	; (8004370 <HAL_ADC_ConfigChannel+0x458>)
 80042f6:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80042f8:	68a9      	ldr	r1, [r5, #8]
 80042fa:	0992      	lsrs	r2, r2, #6
 80042fc:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8004300:	fba0 0202 	umull	r0, r2, r0, r2
 8004304:	4331      	orrs	r1, r6
 8004306:	0992      	lsrs	r2, r2, #6
 8004308:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800430c:	3201      	adds	r2, #1
 800430e:	60a9      	str	r1, [r5, #8]
 8004310:	0052      	lsls	r2, r2, #1
 8004312:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8004314:	9a01      	ldr	r2, [sp, #4]
 8004316:	2a00      	cmp	r2, #0
 8004318:	f43f aea7 	beq.w	800406a <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 800431c:	9a01      	ldr	r2, [sp, #4]
 800431e:	3a01      	subs	r2, #1
 8004320:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8004322:	9a01      	ldr	r2, [sp, #4]
 8004324:	2a00      	cmp	r2, #0
 8004326:	d1f9      	bne.n	800431c <HAL_ADC_ConfigChannel+0x404>
 8004328:	e69f      	b.n	800406a <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800432a:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800432e:	f47f ae9c 	bne.w	800406a <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004332:	490d      	ldr	r1, [pc, #52]	; (8004368 <HAL_ADC_ConfigChannel+0x450>)
 8004334:	428a      	cmp	r2, r1
 8004336:	f47f ae98 	bne.w	800406a <HAL_ADC_ConfigChannel+0x152>
 800433a:	68aa      	ldr	r2, [r5, #8]
 800433c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004340:	4332      	orrs	r2, r6
 8004342:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004346:	60aa      	str	r2, [r5, #8]
}
 8004348:	e695      	b.n	8004076 <HAL_ADC_ConfigChannel+0x15e>
 800434a:	480a      	ldr	r0, [pc, #40]	; (8004374 <HAL_ADC_ConfigChannel+0x45c>)
 800434c:	e712      	b.n	8004174 <HAL_ADC_ConfigChannel+0x25c>
 800434e:	2402      	movs	r4, #2
 8004350:	e6fe      	b.n	8004150 <HAL_ADC_ConfigChannel+0x238>
 8004352:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004356:	e6ee      	b.n	8004136 <HAL_ADC_ConfigChannel+0x21e>
 8004358:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800435c:	e70a      	b.n	8004174 <HAL_ADC_ConfigChannel+0x25c>
 800435e:	2402      	movs	r4, #2
 8004360:	e79b      	b.n	800429a <HAL_ADC_ConfigChannel+0x382>
 8004362:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004366:	e78c      	b.n	8004282 <HAL_ADC_ConfigChannel+0x36a>
 8004368:	58026000 	.word	0x58026000
 800436c:	24000280 	.word	0x24000280
 8004370:	053e2d63 	.word	0x053e2d63
 8004374:	fe500000 	.word	0xfe500000

08004378 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8004378:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 800437c:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800437e:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8004380:	2a01      	cmp	r2, #1
 8004382:	f000 80e8 	beq.w	8004556 <HAL_ADC_AnalogWDGConfig+0x1de>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004386:	681a      	ldr	r2, [r3, #0]
{
 8004388:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800438a:	2401      	movs	r4, #1
 800438c:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004390:	6894      	ldr	r4, [r2, #8]
 8004392:	0765      	lsls	r5, r4, #29
 8004394:	d42a      	bmi.n	80043ec <HAL_ADC_AnalogWDGConfig+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004396:	6894      	ldr	r4, [r2, #8]
 8004398:	0724      	lsls	r4, r4, #28
 800439a:	d428      	bmi.n	80043ee <HAL_ADC_AnalogWDGConfig+0x76>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800439c:	680c      	ldr	r4, [r1, #0]
 800439e:	4dc5      	ldr	r5, [pc, #788]	; (80046b4 <HAL_ADC_AnalogWDGConfig+0x33c>)
 80043a0:	42ac      	cmp	r4, r5
 80043a2:	f000 8094 	beq.w	80044ce <HAL_ADC_AnalogWDGConfig+0x156>
      switch (AnalogWDGConfig->WatchdogMode)
 80043a6:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80043aa:	d030      	beq.n	800440e <HAL_ADC_AnalogWDGConfig+0x96>
 80043ac:	d829      	bhi.n	8004402 <HAL_ADC_AnalogWDGConfig+0x8a>
 80043ae:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80043b2:	d02c      	beq.n	800440e <HAL_ADC_AnalogWDGConfig+0x96>
 80043b4:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80043b8:	d029      	beq.n	800440e <HAL_ADC_AnalogWDGConfig+0x96>
 80043ba:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80043be:	d026      	beq.n	800440e <HAL_ADC_AnalogWDGConfig+0x96>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80043c0:	f004 0c01 	and.w	ip, r4, #1
  MODIFY_REG(*preg,
 80043c4:	4ebc      	ldr	r6, [pc, #752]	; (80046b8 <HAL_ADC_AnalogWDGConfig+0x340>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80043c6:	f3c4 5501 	ubfx	r5, r4, #20, #2
 80043ca:	f102 000c 	add.w	r0, r2, #12
 80043ce:	ea4f 07cc 	mov.w	r7, ip, lsl #3
  MODIFY_REG(*preg,
 80043d2:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80043d4:	eb07 040c 	add.w	r4, r7, ip
 80043d8:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  MODIFY_REG(*preg,
 80043dc:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 80043e0:	ea25 0506 	bic.w	r5, r5, r6
 80043e4:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
 80043e8:	680c      	ldr	r4, [r1, #0]
}
 80043ea:	e023      	b.n	8004434 <HAL_ADC_AnalogWDGConfig+0xbc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80043ec:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80043f0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043f2:	f042 0220 	orr.w	r2, r2, #32
 80043f6:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80043fe:	bcf0      	pop	{r4, r5, r6, r7}
 8004400:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004402:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004406:	d002      	beq.n	800440e <HAL_ADC_AnalogWDGConfig+0x96>
 8004408:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 800440c:	d1d8      	bne.n	80043c0 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800440e:	48ab      	ldr	r0, [pc, #684]	; (80046bc <HAL_ADC_AnalogWDGConfig+0x344>)
 8004410:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004412:	6888      	ldr	r0, [r1, #8]
 8004414:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004418:	f000 80d7 	beq.w	80045ca <HAL_ADC_AnalogWDGConfig+0x252>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800441c:	2d00      	cmp	r5, #0
 800441e:	f040 80eb 	bne.w	80045f8 <HAL_ADC_AnalogWDGConfig+0x280>
 8004422:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004426:	2501      	movs	r5, #1
 8004428:	4085      	lsls	r5, r0
 800442a:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 800442e:	4328      	orrs	r0, r5
 8004430:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004434:	48a2      	ldr	r0, [pc, #648]	; (80046c0 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004436:	6800      	ldr	r0, [r0, #0]
 8004438:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800443c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004440:	68d0      	ldr	r0, [r2, #12]
 8004442:	f000 80b0 	beq.w	80045a6 <HAL_ADC_AnalogWDGConfig+0x22e>
 8004446:	f010 0f10 	tst.w	r0, #16
 800444a:	690d      	ldr	r5, [r1, #16]
 800444c:	68d0      	ldr	r0, [r2, #12]
 800444e:	f040 80b1 	bne.w	80045b4 <HAL_ADC_AnalogWDGConfig+0x23c>
 8004452:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004456:	0040      	lsls	r0, r0, #1
 8004458:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800445c:	4d98      	ldr	r5, [pc, #608]	; (80046c0 <HAL_ADC_AnalogWDGConfig+0x348>)
 800445e:	682d      	ldr	r5, [r5, #0]
 8004460:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
 8004464:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8004468:	f000 8096 	beq.w	8004598 <HAL_ADC_AnalogWDGConfig+0x220>
 800446c:	68d5      	ldr	r5, [r2, #12]
 800446e:	68d6      	ldr	r6, [r2, #12]
 8004470:	f015 0f10 	tst.w	r5, #16
 8004474:	694d      	ldr	r5, [r1, #20]
 8004476:	f040 80a3 	bne.w	80045c0 <HAL_ADC_AnalogWDGConfig+0x248>
 800447a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800447e:	0076      	lsls	r6, r6, #1
 8004480:	40b5      	lsls	r5, r6
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004482:	4e8e      	ldr	r6, [pc, #568]	; (80046bc <HAL_ADC_AnalogWDGConfig+0x344>)
 8004484:	42b4      	cmp	r4, r6
 8004486:	d068      	beq.n	800455a <HAL_ADC_AnalogWDGConfig+0x1e2>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004488:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800448c:	f44f 7600 	mov.w	r6, #512	; 0x200
 8004490:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004494:	4325      	orrs	r5, r4
 8004496:	f8c2 50b8 	str.w	r5, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 800449a:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 800449e:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80044a2:	4320      	orrs	r0, r4
 80044a4:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80044a8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80044aa:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80044ae:	6558      	str	r0, [r3, #84]	; 0x54
 80044b0:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 80044b2:	7b09      	ldrb	r1, [r1, #12]
 80044b4:	2901      	cmp	r1, #1
 80044b6:	f000 8099 	beq.w	80045ec <HAL_ADC_AnalogWDGConfig+0x274>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80044ba:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044bc:	2000      	movs	r0, #0
 80044be:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80044c2:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80044ca:	bcf0      	pop	{r4, r5, r6, r7}
 80044cc:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 80044ce:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80044d2:	f000 8109 	beq.w	80046e8 <HAL_ADC_AnalogWDGConfig+0x370>
 80044d6:	d82b      	bhi.n	8004530 <HAL_ADC_AnalogWDGConfig+0x1b8>
 80044d8:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80044dc:	f000 80f9 	beq.w	80046d2 <HAL_ADC_AnalogWDGConfig+0x35a>
 80044e0:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80044e4:	d119      	bne.n	800451a <HAL_ADC_AnalogWDGConfig+0x1a2>
  MODIFY_REG(*preg,
 80044e6:	68d4      	ldr	r4, [r2, #12]
 80044e8:	4876      	ldr	r0, [pc, #472]	; (80046c4 <HAL_ADC_AnalogWDGConfig+0x34c>)
 80044ea:	4020      	ands	r0, r4
 80044ec:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 80044f0:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80044f2:	4873      	ldr	r0, [pc, #460]	; (80046c0 <HAL_ADC_AnalogWDGConfig+0x348>)
 80044f4:	6800      	ldr	r0, [r0, #0]
 80044f6:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80044fa:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80044fe:	68d0      	ldr	r0, [r2, #12]
 8004500:	f000 8083 	beq.w	800460a <HAL_ADC_AnalogWDGConfig+0x292>
 8004504:	f010 0f10 	tst.w	r0, #16
 8004508:	690d      	ldr	r5, [r1, #16]
 800450a:	68d0      	ldr	r0, [r2, #12]
 800450c:	f040 80b9 	bne.w	8004682 <HAL_ADC_AnalogWDGConfig+0x30a>
 8004510:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004514:	0040      	lsls	r0, r0, #1
 8004516:	4085      	lsls	r5, r0
 8004518:	e07c      	b.n	8004614 <HAL_ADC_AnalogWDGConfig+0x29c>
      switch (AnalogWDGConfig->WatchdogMode)
 800451a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800451e:	f040 80d3 	bne.w	80046c8 <HAL_ADC_AnalogWDGConfig+0x350>
 8004522:	68d4      	ldr	r4, [r2, #12]
 8004524:	4867      	ldr	r0, [pc, #412]	; (80046c4 <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004526:	4020      	ands	r0, r4
 8004528:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800452c:	60d0      	str	r0, [r2, #12]
}
 800452e:	e7e0      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
 8004530:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004534:	f000 80e3 	beq.w	80046fe <HAL_ADC_AnalogWDGConfig+0x386>
 8004538:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 800453c:	f040 80c4 	bne.w	80046c8 <HAL_ADC_AnalogWDGConfig+0x350>
  MODIFY_REG(*preg,
 8004540:	68d5      	ldr	r5, [r2, #12]
 8004542:	6888      	ldr	r0, [r1, #8]
 8004544:	4c5f      	ldr	r4, [pc, #380]	; (80046c4 <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004546:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800454a:	402c      	ands	r4, r5
 800454c:	4320      	orrs	r0, r4
 800454e:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8004552:	60d0      	str	r0, [r2, #12]
}
 8004554:	e7cd      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
  __HAL_LOCK(hadc);
 8004556:	2002      	movs	r0, #2
}
 8004558:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 800455a:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800455e:	f44f 7680 	mov.w	r6, #256	; 0x100
 8004562:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004566:	4325      	orrs	r5, r4
 8004568:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 800456c:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8004570:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004574:	4320      	orrs	r0, r4
 8004576:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800457a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800457c:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8004580:	6558      	str	r0, [r3, #84]	; 0x54
 8004582:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004584:	7b09      	ldrb	r1, [r1, #12]
 8004586:	2901      	cmp	r1, #1
 8004588:	f000 808d 	beq.w	80046a6 <HAL_ADC_AnalogWDGConfig+0x32e>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800458c:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800458e:	2000      	movs	r0, #0
 8004590:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004594:	6051      	str	r1, [r2, #4]
}
 8004596:	e72f      	b.n	80043f8 <HAL_ADC_AnalogWDGConfig+0x80>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004598:	68d6      	ldr	r6, [r2, #12]
 800459a:	694d      	ldr	r5, [r1, #20]
 800459c:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80045a0:	0076      	lsls	r6, r6, #1
 80045a2:	40b5      	lsls	r5, r6
 80045a4:	e76d      	b.n	8004482 <HAL_ADC_AnalogWDGConfig+0x10a>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80045a6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80045aa:	690d      	ldr	r5, [r1, #16]
 80045ac:	0040      	lsls	r0, r0, #1
 80045ae:	fa05 f000 	lsl.w	r0, r5, r0
 80045b2:	e753      	b.n	800445c <HAL_ADC_AnalogWDGConfig+0xe4>
 80045b4:	0840      	lsrs	r0, r0, #1
 80045b6:	f000 0008 	and.w	r0, r0, #8
 80045ba:	fa05 f000 	lsl.w	r0, r5, r0
 80045be:	e74d      	b.n	800445c <HAL_ADC_AnalogWDGConfig+0xe4>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80045c0:	0876      	lsrs	r6, r6, #1
 80045c2:	f006 0608 	and.w	r6, r6, #8
 80045c6:	40b5      	lsls	r5, r6
 80045c8:	e75b      	b.n	8004482 <HAL_ADC_AnalogWDGConfig+0x10a>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80045ca:	2d00      	cmp	r5, #0
 80045cc:	d064      	beq.n	8004698 <HAL_ADC_AnalogWDGConfig+0x320>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ce:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f000 809a 	beq.w	800470c <HAL_ADC_AnalogWDGConfig+0x394>
  return __builtin_clz(value);
 80045d8:	fab0 f080 	clz	r0, r0
 80045dc:	2501      	movs	r5, #1
 80045de:	4085      	lsls	r5, r0
 80045e0:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 80045e4:	4328      	orrs	r0, r5
 80045e6:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 80045ea:	e723      	b.n	8004434 <HAL_ADC_AnalogWDGConfig+0xbc>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80045ec:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045ee:	2000      	movs	r0, #0
 80045f0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80045f4:	6051      	str	r1, [r2, #4]
}
 80045f6:	e6ff      	b.n	80043f8 <HAL_ADC_AnalogWDGConfig+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f8:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d050      	beq.n	80046a2 <HAL_ADC_AnalogWDGConfig+0x32a>
  return __builtin_clz(value);
 8004600:	fab0 f080 	clz	r0, r0
 8004604:	2501      	movs	r5, #1
 8004606:	4085      	lsls	r5, r0
 8004608:	e70f      	b.n	800442a <HAL_ADC_AnalogWDGConfig+0xb2>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800460a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800460e:	690d      	ldr	r5, [r1, #16]
 8004610:	0040      	lsls	r0, r0, #1
 8004612:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004614:	482a      	ldr	r0, [pc, #168]	; (80046c0 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004616:	6800      	ldr	r0, [r0, #0]
 8004618:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800461c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004620:	68d0      	ldr	r0, [r2, #12]
 8004622:	d00a      	beq.n	800463a <HAL_ADC_AnalogWDGConfig+0x2c2>
 8004624:	f010 0f10 	tst.w	r0, #16
 8004628:	694c      	ldr	r4, [r1, #20]
 800462a:	68d0      	ldr	r0, [r2, #12]
 800462c:	d12e      	bne.n	800468c <HAL_ADC_AnalogWDGConfig+0x314>
 800462e:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004632:	0040      	lsls	r0, r0, #1
 8004634:	fa04 f000 	lsl.w	r0, r4, r0
 8004638:	e005      	b.n	8004646 <HAL_ADC_AnalogWDGConfig+0x2ce>
 800463a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800463e:	694c      	ldr	r4, [r1, #20]
 8004640:	0040      	lsls	r0, r0, #1
 8004642:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004646:	6a14      	ldr	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004648:	2680      	movs	r6, #128	; 0x80
 800464a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800464e:	4304      	orrs	r4, r0
 8004650:	6214      	str	r4, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004652:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004654:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8004658:	4328      	orrs	r0, r5
 800465a:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800465c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800465e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8004662:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004664:	2000      	movs	r0, #0
 8004666:	6016      	str	r6, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8004668:	7b09      	ldrb	r1, [r1, #12]
 800466a:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800466c:	6851      	ldr	r1, [r2, #4]
 800466e:	bf0c      	ite	eq
 8004670:	4331      	orreq	r1, r6
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004672:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8004676:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800467e:	bcf0      	pop	{r4, r5, r6, r7}
 8004680:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004682:	0840      	lsrs	r0, r0, #1
 8004684:	f000 0008 	and.w	r0, r0, #8
 8004688:	4085      	lsls	r5, r0
 800468a:	e7c3      	b.n	8004614 <HAL_ADC_AnalogWDGConfig+0x29c>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800468c:	0840      	lsrs	r0, r0, #1
 800468e:	f000 0008 	and.w	r0, r0, #8
 8004692:	fa04 f000 	lsl.w	r0, r4, r0
 8004696:	e7d6      	b.n	8004646 <HAL_ADC_AnalogWDGConfig+0x2ce>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004698:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800469c:	2501      	movs	r5, #1
 800469e:	4085      	lsls	r5, r0
 80046a0:	e79e      	b.n	80045e0 <HAL_ADC_AnalogWDGConfig+0x268>
 80046a2:	2501      	movs	r5, #1
 80046a4:	e6c1      	b.n	800442a <HAL_ADC_AnalogWDGConfig+0xb2>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80046a6:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046a8:	2000      	movs	r0, #0
 80046aa:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80046ae:	6051      	str	r1, [r2, #4]
}
 80046b0:	e6a2      	b.n	80043f8 <HAL_ADC_AnalogWDGConfig+0x80>
 80046b2:	bf00      	nop
 80046b4:	7dc00000 	.word	0x7dc00000
 80046b8:	7dcfffff 	.word	0x7dcfffff
 80046bc:	001fffff 	.word	0x001fffff
 80046c0:	5c001000 	.word	0x5c001000
 80046c4:	823fffff 	.word	0x823fffff
  MODIFY_REG(*preg,
 80046c8:	68d4      	ldr	r4, [r2, #12]
 80046ca:	4811      	ldr	r0, [pc, #68]	; (8004710 <HAL_ADC_AnalogWDGConfig+0x398>)
 80046cc:	4020      	ands	r0, r4
 80046ce:	60d0      	str	r0, [r2, #12]
}
 80046d0:	e70f      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046d2:	68d5      	ldr	r5, [r2, #12]
 80046d4:	6888      	ldr	r0, [r1, #8]
 80046d6:	4c0e      	ldr	r4, [pc, #56]	; (8004710 <HAL_ADC_AnalogWDGConfig+0x398>)
 80046d8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80046dc:	402c      	ands	r4, r5
 80046de:	4320      	orrs	r0, r4
 80046e0:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80046e4:	60d0      	str	r0, [r2, #12]
}
 80046e6:	e704      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046e8:	68d5      	ldr	r5, [r2, #12]
 80046ea:	6888      	ldr	r0, [r1, #8]
 80046ec:	4c08      	ldr	r4, [pc, #32]	; (8004710 <HAL_ADC_AnalogWDGConfig+0x398>)
 80046ee:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80046f2:	402c      	ands	r4, r5
 80046f4:	4320      	orrs	r0, r4
 80046f6:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 80046fa:	60d0      	str	r0, [r2, #12]
}
 80046fc:	e6f9      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046fe:	68d4      	ldr	r4, [r2, #12]
 8004700:	4803      	ldr	r0, [pc, #12]	; (8004710 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004702:	4020      	ands	r0, r4
 8004704:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8004708:	60d0      	str	r0, [r2, #12]
}
 800470a:	e6f2      	b.n	80044f2 <HAL_ADC_AnalogWDGConfig+0x17a>
 800470c:	2501      	movs	r5, #1
 800470e:	e767      	b.n	80045e0 <HAL_ADC_AnalogWDGConfig+0x268>
 8004710:	823fffff 	.word	0x823fffff

08004714 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004714:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	07d1      	lsls	r1, r2, #31
 800471a:	d501      	bpl.n	8004720 <ADC_Enable+0xc>
  return HAL_OK;
 800471c:	2000      	movs	r0, #0
}
 800471e:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004720:	6899      	ldr	r1, [r3, #8]
 8004722:	4a21      	ldr	r2, [pc, #132]	; (80047a8 <ADC_Enable+0x94>)
 8004724:	4211      	tst	r1, r2
{
 8004726:	b570      	push	{r4, r5, r6, lr}
 8004728:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800472a:	d008      	beq.n	800473e <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800472c:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 800472e:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004730:	f043 0310 	orr.w	r3, r3, #16
 8004734:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004736:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004738:	4303      	orrs	r3, r0
 800473a:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800473c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 800473e:	6899      	ldr	r1, [r3, #8]
 8004740:	4a1a      	ldr	r2, [pc, #104]	; (80047ac <ADC_Enable+0x98>)
 8004742:	400a      	ands	r2, r1
 8004744:	f042 0201 	orr.w	r2, r2, #1
 8004748:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800474a:	f7ff fa13 	bl	8003b74 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	4a17      	ldr	r2, [pc, #92]	; (80047b0 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8004752:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004754:	4293      	cmp	r3, r2
 8004756:	d01f      	beq.n	8004798 <ADC_Enable+0x84>
 8004758:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800475c:	4293      	cmp	r3, r2
 800475e:	d01b      	beq.n	8004798 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004760:	4a14      	ldr	r2, [pc, #80]	; (80047b4 <ADC_Enable+0xa0>)
 8004762:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	07d6      	lsls	r6, r2, #31
 8004768:	d414      	bmi.n	8004794 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 800476a:	4e10      	ldr	r6, [pc, #64]	; (80047ac <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800476c:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800476e:	07d0      	lsls	r0, r2, #31
 8004770:	d404      	bmi.n	800477c <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	4032      	ands	r2, r6
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800477c:	f7ff f9fa 	bl	8003b74 <HAL_GetTick>
 8004780:	1b43      	subs	r3, r0, r5
 8004782:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004784:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004786:	d902      	bls.n	800478e <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	07d1      	lsls	r1, r2, #31
 800478c:	d5ce      	bpl.n	800472c <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	07d2      	lsls	r2, r2, #31
 8004792:	d5eb      	bpl.n	800476c <ADC_Enable+0x58>
  return HAL_OK;
 8004794:	2000      	movs	r0, #0
}
 8004796:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004798:	4a07      	ldr	r2, [pc, #28]	; (80047b8 <ADC_Enable+0xa4>)
 800479a:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800479c:	06d2      	lsls	r2, r2, #27
 800479e:	d0e1      	beq.n	8004764 <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80047a0:	4a06      	ldr	r2, [pc, #24]	; (80047bc <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d1de      	bne.n	8004764 <ADC_Enable+0x50>
 80047a6:	e7f5      	b.n	8004794 <ADC_Enable+0x80>
 80047a8:	8000003f 	.word	0x8000003f
 80047ac:	7fffffc0 	.word	0x7fffffc0
 80047b0:	40022000 	.word	0x40022000
 80047b4:	58026300 	.word	0x58026300
 80047b8:	40022300 	.word	0x40022300
 80047bc:	40022100 	.word	0x40022100

080047c0 <ADC_Disable>:
{
 80047c0:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80047c2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80047c4:	689a      	ldr	r2, [r3, #8]
 80047c6:	0795      	lsls	r5, r2, #30
 80047c8:	d502      	bpl.n	80047d0 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80047ca:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80047cc:	2000      	movs	r0, #0
}
 80047ce:	bd38      	pop	{r3, r4, r5, pc}
 80047d0:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047d2:	07d4      	lsls	r4, r2, #31
 80047d4:	d529      	bpl.n	800482a <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047d6:	689a      	ldr	r2, [r3, #8]
 80047d8:	4604      	mov	r4, r0
 80047da:	f002 020d 	and.w	r2, r2, #13
 80047de:	2a01      	cmp	r2, #1
 80047e0:	d008      	beq.n	80047f4 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80047e4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047e6:	f043 0310 	orr.w	r3, r3, #16
 80047ea:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047ee:	4303      	orrs	r3, r0
 80047f0:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80047f2:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80047f4:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047f6:	2103      	movs	r1, #3
 80047f8:	4a0d      	ldr	r2, [pc, #52]	; (8004830 <ADC_Disable+0x70>)
 80047fa:	4002      	ands	r2, r0
 80047fc:	f042 0202 	orr.w	r2, r2, #2
 8004800:	609a      	str	r2, [r3, #8]
 8004802:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8004804:	f7ff f9b6 	bl	8003b74 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004808:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800480a:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	07d9      	lsls	r1, r3, #31
 8004810:	d50b      	bpl.n	800482a <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004812:	f7ff f9af 	bl	8003b74 <HAL_GetTick>
 8004816:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004818:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800481a:	2802      	cmp	r0, #2
 800481c:	d902      	bls.n	8004824 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800481e:	689a      	ldr	r2, [r3, #8]
 8004820:	07d2      	lsls	r2, r2, #31
 8004822:	d4de      	bmi.n	80047e2 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	07db      	lsls	r3, r3, #31
 8004828:	d4f3      	bmi.n	8004812 <ADC_Disable+0x52>
  return HAL_OK;
 800482a:	2000      	movs	r0, #0
}
 800482c:	bd38      	pop	{r3, r4, r5, pc}
 800482e:	bf00      	nop
 8004830:	7fffffc0 	.word	0x7fffffc0

08004834 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004834:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004836:	4a5a      	ldr	r2, [pc, #360]	; (80049a0 <ADC_ConfigureBoostMode+0x16c>)
{
 8004838:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800483a:	6803      	ldr	r3, [r0, #0]
 800483c:	4293      	cmp	r3, r2
 800483e:	d029      	beq.n	8004894 <ADC_ConfigureBoostMode+0x60>
 8004840:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004844:	4293      	cmp	r3, r2
 8004846:	d025      	beq.n	8004894 <ADC_ConfigureBoostMode+0x60>
 8004848:	4b56      	ldr	r3, [pc, #344]	; (80049a4 <ADC_ConfigureBoostMode+0x170>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004850:	bf14      	ite	ne
 8004852:	2301      	movne	r3, #1
 8004854:	2300      	moveq	r3, #0
 8004856:	b333      	cbz	r3, 80048a6 <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004858:	f003 fd22 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800485c:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 800485e:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8004860:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004864:	f000 808b 	beq.w	800497e <ADC_ConfigureBoostMode+0x14a>
 8004868:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800486c:	d06f      	beq.n	800494e <ADC_ConfigureBoostMode+0x11a>
 800486e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004872:	f000 8084 	beq.w	800497e <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004876:	f7ff f995 	bl	8003ba4 <HAL_GetREVID>
 800487a:	f241 0303 	movw	r3, #4099	; 0x1003
 800487e:	4298      	cmp	r0, r3
 8004880:	d84e      	bhi.n	8004920 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 8004882:	4b49      	ldr	r3, [pc, #292]	; (80049a8 <ADC_ConfigureBoostMode+0x174>)
 8004884:	429d      	cmp	r5, r3
 8004886:	d92d      	bls.n	80048e4 <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004888:	6822      	ldr	r2, [r4, #0]
 800488a:	6893      	ldr	r3, [r2, #8]
 800488c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004890:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004892:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004894:	4b45      	ldr	r3, [pc, #276]	; (80049ac <ADC_ConfigureBoostMode+0x178>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1d8      	bne.n	8004858 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80048a6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80048aa:	f004 fe2d 	bl	8009508 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80048ae:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80048b0:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80048b2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80048b6:	d06c      	beq.n	8004992 <ADC_ConfigureBoostMode+0x15e>
 80048b8:	d808      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x98>
 80048ba:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80048be:	d050      	beq.n	8004962 <ADC_ConfigureBoostMode+0x12e>
 80048c0:	d916      	bls.n	80048f0 <ADC_ConfigureBoostMode+0xbc>
 80048c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048c6:	d1d6      	bne.n	8004876 <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 80048c8:	0945      	lsrs	r5, r0, #5
        break;
 80048ca:	e7d4      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 80048cc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80048d0:	d045      	beq.n	800495e <ADC_ConfigureBoostMode+0x12a>
 80048d2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80048d6:	d1ce      	bne.n	8004876 <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80048d8:	f7ff f964 	bl	8003ba4 <HAL_GetREVID>
 80048dc:	f241 0303 	movw	r3, #4099	; 0x1003
 80048e0:	4298      	cmp	r0, r3
 80048e2:	d840      	bhi.n	8004966 <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80048e4:	6822      	ldr	r2, [r4, #0]
 80048e6:	6893      	ldr	r3, [r2, #8]
 80048e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048ec:	6093      	str	r3, [r2, #8]
}
 80048ee:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80048f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048f4:	d006      	beq.n	8004904 <ADC_ConfigureBoostMode+0xd0>
 80048f6:	d90a      	bls.n	800490e <ADC_ConfigureBoostMode+0xda>
 80048f8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80048fc:	d002      	beq.n	8004904 <ADC_ConfigureBoostMode+0xd0>
 80048fe:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004902:	d1b8      	bne.n	8004876 <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004904:	0c9b      	lsrs	r3, r3, #18
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 800490c:	e7b3      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 800490e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004912:	d0f7      	beq.n	8004904 <ADC_ConfigureBoostMode+0xd0>
 8004914:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004918:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800491c:	d0f2      	beq.n	8004904 <ADC_ConfigureBoostMode+0xd0>
 800491e:	e7aa      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004920:	4b23      	ldr	r3, [pc, #140]	; (80049b0 <ADC_ConfigureBoostMode+0x17c>)
 8004922:	429d      	cmp	r5, r3
 8004924:	d805      	bhi.n	8004932 <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004926:	6822      	ldr	r2, [r4, #0]
 8004928:	6893      	ldr	r3, [r2, #8]
 800492a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492e:	6093      	str	r3, [r2, #8]
}
 8004930:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8004932:	4b20      	ldr	r3, [pc, #128]	; (80049b4 <ADC_ConfigureBoostMode+0x180>)
 8004934:	429d      	cmp	r5, r3
 8004936:	d91a      	bls.n	800496e <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 8004938:	4b1f      	ldr	r3, [pc, #124]	; (80049b8 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800493a:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 800493c:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800493e:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8004940:	d829      	bhi.n	8004996 <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004946:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800494a:	6093      	str	r3, [r2, #8]
}
 800494c:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 800494e:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004950:	f7ff f928 	bl	8003ba4 <HAL_GetREVID>
 8004954:	f241 0303 	movw	r3, #4099	; 0x1003
 8004958:	4298      	cmp	r0, r3
 800495a:	d8e1      	bhi.n	8004920 <ADC_ConfigureBoostMode+0xec>
 800495c:	e791      	b.n	8004882 <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 800495e:	09c5      	lsrs	r5, r0, #7
        break;
 8004960:	e789      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 8004962:	0905      	lsrs	r5, r0, #4
        break;
 8004964:	e787      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004966:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <ADC_ConfigureBoostMode+0x17c>)
 8004968:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 800496c:	d2db      	bcs.n	8004926 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800496e:	6822      	ldr	r2, [r4, #0]
 8004970:	6893      	ldr	r3, [r2, #8]
 8004972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800497a:	6093      	str	r3, [r2, #8]
}
 800497c:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800497e:	0c1b      	lsrs	r3, r3, #16
 8004980:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004984:	f7ff f90e 	bl	8003ba4 <HAL_GetREVID>
 8004988:	f241 0303 	movw	r3, #4099	; 0x1003
 800498c:	4298      	cmp	r0, r3
 800498e:	d8c7      	bhi.n	8004920 <ADC_ConfigureBoostMode+0xec>
 8004990:	e777      	b.n	8004882 <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 8004992:	0985      	lsrs	r5, r0, #6
        break;
 8004994:	e76f      	b.n	8004876 <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004996:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800499a:	6093      	str	r3, [r2, #8]
}
 800499c:	bd38      	pop	{r3, r4, r5, pc}
 800499e:	bf00      	nop
 80049a0:	40022000 	.word	0x40022000
 80049a4:	58026300 	.word	0x58026300
 80049a8:	01312d00 	.word	0x01312d00
 80049ac:	40022300 	.word	0x40022300
 80049b0:	00bebc21 	.word	0x00bebc21
 80049b4:	017d7841 	.word	0x017d7841
 80049b8:	02faf081 	.word	0x02faf081

080049bc <HAL_ADC_Init>:
{
 80049bc:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80049be:	2300      	movs	r3, #0
{
 80049c0:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80049c2:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80049c4:	2800      	cmp	r0, #0
 80049c6:	f000 80d0 	beq.w	8004b6a <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80049ca:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80049cc:	4604      	mov	r4, r0
 80049ce:	2d00      	cmp	r5, #0
 80049d0:	f000 80ba 	beq.w	8004b48 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80049d4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80049d6:	6893      	ldr	r3, [r2, #8]
 80049d8:	009d      	lsls	r5, r3, #2
 80049da:	d503      	bpl.n	80049e4 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80049dc:	6891      	ldr	r1, [r2, #8]
 80049de:	4b71      	ldr	r3, [pc, #452]	; (8004ba4 <HAL_ADC_Init+0x1e8>)
 80049e0:	400b      	ands	r3, r1
 80049e2:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049e4:	6893      	ldr	r3, [r2, #8]
 80049e6:	00d8      	lsls	r0, r3, #3
 80049e8:	d416      	bmi.n	8004a18 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049ea:	4b6f      	ldr	r3, [pc, #444]	; (8004ba8 <HAL_ADC_Init+0x1ec>)
 80049ec:	4d6f      	ldr	r5, [pc, #444]	; (8004bac <HAL_ADC_Init+0x1f0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80049f0:	6890      	ldr	r0, [r2, #8]
 80049f2:	099b      	lsrs	r3, r3, #6
 80049f4:	496e      	ldr	r1, [pc, #440]	; (8004bb0 <HAL_ADC_Init+0x1f4>)
 80049f6:	fba5 5303 	umull	r5, r3, r5, r3
 80049fa:	4001      	ands	r1, r0
 80049fc:	099b      	lsrs	r3, r3, #6
 80049fe:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004a02:	3301      	adds	r3, #1
 8004a04:	6091      	str	r1, [r2, #8]
 8004a06:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a08:	9b01      	ldr	r3, [sp, #4]
 8004a0a:	b12b      	cbz	r3, 8004a18 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8004a0c:	9b01      	ldr	r3, [sp, #4]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a12:	9b01      	ldr	r3, [sp, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f9      	bne.n	8004a0c <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a18:	6893      	ldr	r3, [r2, #8]
 8004a1a:	00d9      	lsls	r1, r3, #3
 8004a1c:	d424      	bmi.n	8004a68 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004a20:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a22:	f043 0310 	orr.w	r3, r3, #16
 8004a26:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a2a:	432b      	orrs	r3, r5
 8004a2c:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a2e:	6893      	ldr	r3, [r2, #8]
 8004a30:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a36:	d11d      	bne.n	8004a74 <HAL_ADC_Init+0xb8>
 8004a38:	06db      	lsls	r3, r3, #27
 8004a3a:	d41b      	bmi.n	8004a74 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8004a3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a3e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004a42:	f043 0302 	orr.w	r3, r3, #2
 8004a46:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a48:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a4a:	07de      	lsls	r6, r3, #31
 8004a4c:	d428      	bmi.n	8004aa0 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a4e:	4b59      	ldr	r3, [pc, #356]	; (8004bb4 <HAL_ADC_Init+0x1f8>)
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d017      	beq.n	8004a84 <HAL_ADC_Init+0xc8>
 8004a54:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d013      	beq.n	8004a84 <HAL_ADC_Init+0xc8>
 8004a5c:	4b56      	ldr	r3, [pc, #344]	; (8004bb8 <HAL_ADC_Init+0x1fc>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	07d9      	lsls	r1, r3, #31
 8004a62:	d41d      	bmi.n	8004aa0 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a64:	4a55      	ldr	r2, [pc, #340]	; (8004bbc <HAL_ADC_Init+0x200>)
 8004a66:	e015      	b.n	8004a94 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a68:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a6a:	2500      	movs	r5, #0
 8004a6c:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a72:	d0e1      	beq.n	8004a38 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a74:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004a76:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a78:	f043 0310 	orr.w	r3, r3, #16
}
 8004a7c:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a7e:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004a80:	b002      	add	sp, #8
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a84:	4a4b      	ldr	r2, [pc, #300]	; (8004bb4 <HAL_ADC_Init+0x1f8>)
 8004a86:	4b4e      	ldr	r3, [pc, #312]	; (8004bc0 <HAL_ADC_Init+0x204>)
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	07d8      	lsls	r0, r3, #31
 8004a90:	d406      	bmi.n	8004aa0 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a92:	4a4c      	ldr	r2, [pc, #304]	; (8004bc4 <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a94:	6893      	ldr	r3, [r2, #8]
 8004a96:	6861      	ldr	r1, [r4, #4]
 8004a98:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004a9c:	430b      	orrs	r3, r1
 8004a9e:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004aa0:	f7ff f880 	bl	8003ba4 <HAL_GetREVID>
 8004aa4:	f241 0303 	movw	r3, #4099	; 0x1003
 8004aa8:	68a1      	ldr	r1, [r4, #8]
 8004aaa:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004aac:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004aae:	d851      	bhi.n	8004b54 <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004ab0:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004ab2:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004ab4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004ab6:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 8004aba:	4302      	orrs	r2, r0
 8004abc:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d103      	bne.n	8004aca <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004ac2:	6a23      	ldr	r3, [r4, #32]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004acc:	b123      	cbz	r3, 8004ad8 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ace:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004ad2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ad4:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ad6:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	493b      	ldr	r1, [pc, #236]	; (8004bc8 <HAL_ADC_Init+0x20c>)
 8004adc:	68d8      	ldr	r0, [r3, #12]
 8004ade:	4001      	ands	r1, r0
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ae4:	689a      	ldr	r2, [r3, #8]
 8004ae6:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004aea:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004aec:	d11c      	bne.n	8004b28 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004aee:	0712      	lsls	r2, r2, #28
 8004af0:	d41a      	bmi.n	8004b28 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004af2:	68d9      	ldr	r1, [r3, #12]
 8004af4:	4a35      	ldr	r2, [pc, #212]	; (8004bcc <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004af6:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004af8:	400a      	ands	r2, r1
 8004afa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004afc:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8004b00:	430a      	orrs	r2, r1
 8004b02:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8004b04:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8004b08:	2a01      	cmp	r2, #1
 8004b0a:	d03a      	beq.n	8004b82 <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	f022 0201 	bic.w	r2, r2, #1
 8004b12:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004b14:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004b16:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004b18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b1a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004b22:	f7ff fe87 	bl	8004834 <ADC_ConfigureBoostMode>
 8004b26:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b28:	68e2      	ldr	r2, [r4, #12]
 8004b2a:	2a01      	cmp	r2, #1
 8004b2c:	d021      	beq.n	8004b72 <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b30:	f022 020f 	bic.w	r2, r2, #15
 8004b34:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b36:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8004b38:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b3a:	f023 0303 	bic.w	r3, r3, #3
 8004b3e:	f043 0301 	orr.w	r3, r3, #1
 8004b42:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004b44:	b002      	add	sp, #8
 8004b46:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004b48:	f7fe fc3e 	bl	80033c8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004b4c:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8004b4e:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8004b52:	e73f      	b.n	80049d4 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004b54:	2910      	cmp	r1, #16
 8004b56:	d1ab      	bne.n	8004ab0 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b58:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004b5a:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004b5e:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004b62:	430a      	orrs	r2, r1
 8004b64:	f042 021c 	orr.w	r2, r2, #28
 8004b68:	e7a9      	b.n	8004abe <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 8004b6a:	2501      	movs	r5, #1
}
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	b002      	add	sp, #8
 8004b70:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004b72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b74:	69a2      	ldr	r2, [r4, #24]
 8004b76:	f021 010f 	bic.w	r1, r1, #15
 8004b7a:	3a01      	subs	r2, #1
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	631a      	str	r2, [r3, #48]	; 0x30
 8004b80:	e7d9      	b.n	8004b36 <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004b82:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8004b86:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8004b88:	3901      	subs	r1, #1
 8004b8a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8004b8c:	4332      	orrs	r2, r6
 8004b8e:	691e      	ldr	r6, [r3, #16]
 8004b90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004b94:	490e      	ldr	r1, [pc, #56]	; (8004bd0 <HAL_ADC_Init+0x214>)
 8004b96:	4302      	orrs	r2, r0
 8004b98:	4031      	ands	r1, r6
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	611a      	str	r2, [r3, #16]
 8004ba2:	e7b7      	b.n	8004b14 <HAL_ADC_Init+0x158>
 8004ba4:	5fffffc0 	.word	0x5fffffc0
 8004ba8:	24000280 	.word	0x24000280
 8004bac:	053e2d63 	.word	0x053e2d63
 8004bb0:	6fffffc0 	.word	0x6fffffc0
 8004bb4:	40022000 	.word	0x40022000
 8004bb8:	58026000 	.word	0x58026000
 8004bbc:	58026300 	.word	0x58026300
 8004bc0:	40022100 	.word	0x40022100
 8004bc4:	40022300 	.word	0x40022300
 8004bc8:	fff0c003 	.word	0xfff0c003
 8004bcc:	ffffbffc 	.word	0xffffbffc
 8004bd0:	fc00f81e 	.word	0xfc00f81e

08004bd4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bd6:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bd8:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
{
 8004bdc:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004bde:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8004be0:	2901      	cmp	r1, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004be2:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 8004be4:	d03e      	beq.n	8004c64 <HAL_ADCEx_Calibration_Start+0x90>
 8004be6:	2301      	movs	r3, #1
 8004be8:	4604      	mov	r4, r0
 8004bea:	4617      	mov	r7, r2
 8004bec:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004bf0:	f7ff fde6 	bl	80047c0 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bf4:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 8004bf6:	b9e0      	cbnz	r0, 8004c32 <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004bf8:	4e1c      	ldr	r6, [pc, #112]	; (8004c6c <HAL_ADCEx_Calibration_Start+0x98>)
  MODIFY_REG(ADCx->CR,
 8004bfa:	f007 4280 	and.w	r2, r7, #1073741824	; 0x40000000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004bfe:	6821      	ldr	r1, [r4, #0]
 8004c00:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
    ADC_STATE_CLR_SET(hadc->State,
 8004c04:	401e      	ands	r6, r3
 8004c06:	4b1a      	ldr	r3, [pc, #104]	; (8004c70 <HAL_ADCEx_Calibration_Start+0x9c>)

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004c08:	4f1a      	ldr	r7, [pc, #104]	; (8004c74 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8004c0a:	f046 0602 	orr.w	r6, r6, #2
 8004c0e:	6566      	str	r6, [r4, #84]	; 0x54
 8004c10:	688e      	ldr	r6, [r1, #8]
 8004c12:	4033      	ands	r3, r6
 8004c14:	4313      	orrs	r3, r2
 8004c16:	432b      	orrs	r3, r5
 8004c18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c1c:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004c1e:	688b      	ldr	r3, [r1, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	db0e      	blt.n	8004c42 <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004c26:	f023 0303 	bic.w	r3, r3, #3
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	6563      	str	r3, [r4, #84]	; 0x54
 8004c30:	e002      	b.n	8004c38 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c32:	f043 0310 	orr.w	r3, r3, #16
 8004c36:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8004c3e:	b003      	add	sp, #12
 8004c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8004c42:	9b01      	ldr	r3, [sp, #4]
 8004c44:	3301      	adds	r3, #1
 8004c46:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004c48:	9b01      	ldr	r3, [sp, #4]
 8004c4a:	42bb      	cmp	r3, r7
 8004c4c:	d3e7      	bcc.n	8004c1e <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8004c4e:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8004c50:	2200      	movs	r2, #0
        return HAL_ERROR;
 8004c52:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8004c54:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004c58:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8004c5c:	f043 0310 	orr.w	r3, r3, #16
 8004c60:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8004c62:	e7ec      	b.n	8004c3e <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8004c64:	2002      	movs	r0, #2
}
 8004c66:	b003      	add	sp, #12
 8004c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	ffffeefd 	.word	0xffffeefd
 8004c70:	3ffeffc0 	.word	0x3ffeffc0
 8004c74:	25c3f800 	.word	0x25c3f800

08004c78 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004c78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c7c:	f8d0 9000 	ldr.w	r9, [r0]
{
 8004c80:	b09b      	sub	sp, #108	; 0x6c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c82:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8004c86:	f015 0504 	ands.w	r5, r5, #4
 8004c8a:	d116      	bne.n	8004cba <HAL_ADCEx_MultiModeStart_DMA+0x42>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004c8c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8004c90:	4604      	mov	r4, r0
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d011      	beq.n	8004cba <HAL_ADCEx_MultiModeStart_DMA+0x42>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004c96:	4b2e      	ldr	r3, [pc, #184]	; (8004d50 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
    __HAL_LOCK(hadc);
 8004c98:	2601      	movs	r6, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004c9a:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004c9c:	4599      	cmp	r9, r3
    __HAL_LOCK(hadc);
 8004c9e:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004ca2:	9517      	str	r5, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004ca4:	d00d      	beq.n	8004cc2 <HAL_ADCEx_MultiModeStart_DMA+0x4a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ca6:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8004ca8:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8004caa:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cae:	f043 0320 	orr.w	r3, r3, #32
 8004cb2:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8004cb4:	b01b      	add	sp, #108	; 0x6c
 8004cb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8004cba:	2002      	movs	r0, #2
}
 8004cbc:	b01b      	add	sp, #108	; 0x6c
 8004cbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004cc2:	4d24      	ldr	r5, [pc, #144]	; (8004d54 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 8004cc4:	460f      	mov	r7, r1
 8004cc6:	4690      	mov	r8, r2
 8004cc8:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8004cca:	f7ff fd23 	bl	8004714 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004cce:	b128      	cbz	r0, 8004cdc <HAL_ADCEx_MultiModeStart_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004cd6:	b01b      	add	sp, #108	; 0x6c
 8004cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8004cdc:	a801      	add	r0, sp, #4
 8004cde:	f7ff fd19 	bl	8004714 <ADC_Enable>
 8004ce2:	4603      	mov	r3, r0
    if (tmp_hal_status == HAL_OK)
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	d1f3      	bne.n	8004cd0 <HAL_ADCEx_MultiModeStart_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8004ce8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004cea:	4a1b      	ldr	r2, [pc, #108]	; (8004d58 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004cec:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8004cee:	400a      	ands	r2, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004cf0:	4e1a      	ldr	r6, [pc, #104]	; (8004d5c <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004cf2:	f8df c074 	ldr.w	ip, [pc, #116]	; 8004d68 <HAL_ADCEx_MultiModeStart_DMA+0xf0>
      ADC_STATE_CLR_SET(hadc->State,
 8004cf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004cfa:	4919      	ldr	r1, [pc, #100]	; (8004d60 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      ADC_STATE_CLR_SET(hadc->State,
 8004cfc:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8004cfe:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004d00:	63c6      	str	r6, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d02:	6826      	ldr	r6, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004d04:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d08:	454e      	cmp	r6, r9
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004d0a:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d0c:	d01c      	beq.n	8004d48 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004d0e:	42ae      	cmp	r6, r5
 8004d10:	d01a      	beq.n	8004d48 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004d12:	f8df c058 	ldr.w	ip, [pc, #88]	; 8004d6c <HAL_ADCEx_MultiModeStart_DMA+0xf4>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004d16:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 8004d18:	2500      	movs	r5, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004d1a:	4643      	mov	r3, r8
 8004d1c:	463a      	mov	r2, r7
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004d1e:	6031      	str	r1, [r6, #0]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004d20:	f10c 010c 	add.w	r1, ip, #12
      __HAL_UNLOCK(hadc);
 8004d24:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004d28:	6875      	ldr	r5, [r6, #4]
 8004d2a:	f045 0510 	orr.w	r5, r5, #16
 8004d2e:	6075      	str	r5, [r6, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004d30:	f000 fe70 	bl	8005a14 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004d34:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004d36:	4b0b      	ldr	r3, [pc, #44]	; (8004d64 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8004d38:	6891      	ldr	r1, [r2, #8]
 8004d3a:	400b      	ands	r3, r1
 8004d3c:	f043 0304 	orr.w	r3, r3, #4
 8004d40:	6093      	str	r3, [r2, #8]
}
 8004d42:	b01b      	add	sp, #108	; 0x6c
 8004d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d48:	f8df c024 	ldr.w	ip, [pc, #36]	; 8004d70 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 8004d4c:	e7e3      	b.n	8004d16 <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8004d4e:	bf00      	nop
 8004d50:	40022000 	.word	0x40022000
 8004d54:	40022100 	.word	0x40022100
 8004d58:	fffff0fe 	.word	0xfffff0fe
 8004d5c:	08003e91 	.word	0x08003e91
 8004d60:	08003efd 	.word	0x08003efd
 8004d64:	7fffffc0 	.word	0x7fffffc0
 8004d68:	08003c0d 	.word	0x08003c0d
 8004d6c:	58026300 	.word	0x58026300
 8004d70:	40022300 	.word	0x40022300

08004d74 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop

08004d78 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop

08004d7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop

08004d80 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop

08004d84 <HAL_ADCEx_EndOfSamplingCallback>:
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop

08004d88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004d88:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d8a:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004d8e:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004d90:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8004d92:	2a01      	cmp	r2, #1
 8004d94:	d04d      	beq.n	8004e32 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8004d96:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d98:	4c2b      	ldr	r4, [pc, #172]	; (8004e48 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004d9a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004d9c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d9e:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004da0:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004da2:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8004da4:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004da8:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004daa:	d008      	beq.n	8004dbe <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dac:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004dae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004db2:	f041 0120 	orr.w	r1, r1, #32
 8004db6:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004db8:	b01a      	add	sp, #104	; 0x68
 8004dba:	bcf0      	pop	{r4, r5, r6, r7}
 8004dbc:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004dbe:	4c23      	ldr	r4, [pc, #140]	; (8004e4c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004dc0:	68a2      	ldr	r2, [r4, #8]
 8004dc2:	0752      	lsls	r2, r2, #29
 8004dc4:	d50b      	bpl.n	8004dde <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004dc6:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004dca:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dcc:	f042 0220 	orr.w	r2, r2, #32
 8004dd0:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004dd8:	b01a      	add	sp, #104	; 0x68
 8004dda:	bcf0      	pop	{r4, r5, r6, r7}
 8004ddc:	4770      	bx	lr
 8004dde:	68a8      	ldr	r0, [r5, #8]
 8004de0:	f010 0004 	ands.w	r0, r0, #4
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004de6:	b1c6      	cbz	r6, 8004e1a <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004de8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8004e54 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8004dec:	684f      	ldr	r7, [r1, #4]
 8004dee:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8004df2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004df6:	433a      	orrs	r2, r7
 8004df8:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004dfc:	68ad      	ldr	r5, [r5, #8]
 8004dfe:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e00:	432a      	orrs	r2, r5
 8004e02:	07d4      	lsls	r4, r2, #31
 8004e04:	d413      	bmi.n	8004e2e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8004e06:	688a      	ldr	r2, [r1, #8]
 8004e08:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8004e0c:	4910      	ldr	r1, [pc, #64]	; (8004e50 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004e0e:	4316      	orrs	r6, r2
 8004e10:	4021      	ands	r1, r4
 8004e12:	430e      	orrs	r6, r1
 8004e14:	f8cc 6008 	str.w	r6, [ip, #8]
 8004e18:	e7db      	b.n	8004dd2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004e1a:	490e      	ldr	r1, [pc, #56]	; (8004e54 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8004e1c:	688a      	ldr	r2, [r1, #8]
 8004e1e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004e22:	608a      	str	r2, [r1, #8]
 8004e24:	68a8      	ldr	r0, [r5, #8]
 8004e26:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e28:	4302      	orrs	r2, r0
 8004e2a:	07d0      	lsls	r0, r2, #31
 8004e2c:	d505      	bpl.n	8004e3a <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e2e:	2000      	movs	r0, #0
 8004e30:	e7cf      	b.n	8004dd2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004e32:	2002      	movs	r0, #2
}
 8004e34:	b01a      	add	sp, #104	; 0x68
 8004e36:	bcf0      	pop	{r4, r5, r6, r7}
 8004e38:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e3a:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e3c:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e3e:	4a04      	ldr	r2, [pc, #16]	; (8004e50 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004e40:	4022      	ands	r2, r4
 8004e42:	608a      	str	r2, [r1, #8]
 8004e44:	e7c5      	b.n	8004dd2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004e46:	bf00      	nop
 8004e48:	40022000 	.word	0x40022000
 8004e4c:	40022100 	.word	0x40022100
 8004e50:	fffff0e0 	.word	0xfffff0e0
 8004e54:	40022300 	.word	0x40022300

08004e58 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e58:	4907      	ldr	r1, [pc, #28]	; (8004e78 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e5a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8004e5c:	4b07      	ldr	r3, [pc, #28]	; (8004e7c <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e5e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e60:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e64:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e66:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004e6a:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e70:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8004e72:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004e74:	60cb      	str	r3, [r1, #12]
 8004e76:	4770      	bx	lr
 8004e78:	e000ed00 	.word	0xe000ed00
 8004e7c:	05fa0000 	.word	0x05fa0000

08004e80 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e80:	4b19      	ldr	r3, [pc, #100]	; (8004ee8 <HAL_NVIC_SetPriority+0x68>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e88:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e8a:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e8e:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e90:	2d04      	cmp	r5, #4
 8004e92:	bf28      	it	cs
 8004e94:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e96:	2c06      	cmp	r4, #6
 8004e98:	d919      	bls.n	8004ece <HAL_NVIC_SetPriority+0x4e>
 8004e9a:	3b03      	subs	r3, #3
 8004e9c:	f04f 34ff 	mov.w	r4, #4294967295
 8004ea0:	409c      	lsls	r4, r3
 8004ea2:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ea6:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8004eaa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004eac:	fa04 f405 	lsl.w	r4, r4, r5
 8004eb0:	ea21 0104 	bic.w	r1, r1, r4
 8004eb4:	fa01 f103 	lsl.w	r1, r1, r3
 8004eb8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004ebc:	db0a      	blt.n	8004ed4 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ebe:	0109      	lsls	r1, r1, #4
 8004ec0:	4b0a      	ldr	r3, [pc, #40]	; (8004eec <HAL_NVIC_SetPriority+0x6c>)
 8004ec2:	b2c9      	uxtb	r1, r1
 8004ec4:	4403      	add	r3, r0
 8004ec6:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004eca:	bc30      	pop	{r4, r5}
 8004ecc:	4770      	bx	lr
 8004ece:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	e7e8      	b.n	8004ea6 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ed4:	f000 000f 	and.w	r0, r0, #15
 8004ed8:	0109      	lsls	r1, r1, #4
 8004eda:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <HAL_NVIC_SetPriority+0x70>)
 8004edc:	b2c9      	uxtb	r1, r1
 8004ede:	4403      	add	r3, r0
 8004ee0:	7619      	strb	r1, [r3, #24]
 8004ee2:	bc30      	pop	{r4, r5}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	e000ed00 	.word	0xe000ed00
 8004eec:	e000e100 	.word	0xe000e100
 8004ef0:	e000ecfc 	.word	0xe000ecfc

08004ef4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	db07      	blt.n	8004f08 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ef8:	2301      	movs	r3, #1
 8004efa:	f000 011f 	and.w	r1, r0, #31
 8004efe:	4a03      	ldr	r2, [pc, #12]	; (8004f0c <HAL_NVIC_EnableIRQ+0x18>)
 8004f00:	0940      	lsrs	r0, r0, #5
 8004f02:	408b      	lsls	r3, r1
 8004f04:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000e100 	.word	0xe000e100

08004f10 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f10:	3801      	subs	r0, #1
 8004f12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004f16:	d20d      	bcs.n	8004f34 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f18:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f1a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f1c:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f1e:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f20:	25f0      	movs	r5, #240	; 0xf0
 8004f22:	4c06      	ldr	r4, [pc, #24]	; (8004f3c <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f24:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f26:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f28:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f2e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8004f30:	bc30      	pop	{r4, r5}
 8004f32:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004f34:	2001      	movs	r0, #1
 8004f36:	4770      	bx	lr
 8004f38:	e000e010 	.word	0xe000e010
 8004f3c:	e000ed00 	.word	0xe000ed00

08004f40 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004f40:	b188      	cbz	r0, 8004f66 <HAL_DAC_Init+0x26>
{
 8004f42:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004f44:	7903      	ldrb	r3, [r0, #4]
 8004f46:	4604      	mov	r4, r0
 8004f48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f4c:	b13b      	cbz	r3, 8004f5e <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f4e:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f50:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f52:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f54:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004f56:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f58:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004f5a:	7122      	strb	r2, [r4, #4]
}
 8004f5c:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004f5e:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004f60:	f7fe fae4 	bl	800352c <HAL_DAC_MspInit>
 8004f64:	e7f3      	b.n	8004f4e <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004f66:	2001      	movs	r0, #1
}
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop

08004f6c <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f6c:	7942      	ldrb	r2, [r0, #5]
 8004f6e:	2a01      	cmp	r2, #1
 8004f70:	d026      	beq.n	8004fc0 <HAL_DAC_Start+0x54>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f72:	4603      	mov	r3, r0

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f74:	2201      	movs	r2, #1
 8004f76:	6800      	ldr	r0, [r0, #0]
{
 8004f78:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f7a:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f7c:	f001 0510 	and.w	r5, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f80:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f82:	40aa      	lsls	r2, r5
 8004f84:	6806      	ldr	r6, [r0, #0]
 8004f86:	4332      	orrs	r2, r6
 8004f88:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004f8a:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8004f8c:	b971      	cbnz	r1, 8004fac <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004f8e:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8004f92:	42a2      	cmp	r2, r4
 8004f94:	d103      	bne.n	8004f9e <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f96:	6842      	ldr	r2, [r0, #4]
 8004f98:	f042 0201 	orr.w	r2, r2, #1
 8004f9c:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004f9e:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004fa0:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8004fa2:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8004fa4:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8004fa6:	715a      	strb	r2, [r3, #5]
}
 8004fa8:	bc70      	pop	{r4, r5, r6}
 8004faa:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004fac:	40ac      	lsls	r4, r5
 8004fae:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8004fb2:	42a2      	cmp	r2, r4
 8004fb4:	d1f3      	bne.n	8004f9e <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004fb6:	6842      	ldr	r2, [r0, #4]
 8004fb8:	f042 0202 	orr.w	r2, r2, #2
 8004fbc:	6042      	str	r2, [r0, #4]
 8004fbe:	e7ee      	b.n	8004f9e <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 8004fc0:	2002      	movs	r0, #2
}
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc6:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004fc8:	7940      	ldrb	r0, [r0, #5]
{
 8004fca:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdac);
 8004fcc:	2801      	cmp	r0, #1
 8004fce:	d057      	beq.n	8005080 <HAL_DAC_Start_DMA+0xbc>
 8004fd0:	460d      	mov	r5, r1
 8004fd2:	2001      	movs	r0, #1
 8004fd4:	4611      	mov	r1, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fd6:	2202      	movs	r2, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fd8:	6827      	ldr	r7, [r4, #0]
  __HAL_LOCK(hdac);
 8004fda:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fdc:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8004fde:	bb4d      	cbnz	r5, 8005034 <HAL_DAC_Start_DMA+0x70>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fe0:	683a      	ldr	r2, [r7, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004fe2:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004fe4:	68a0      	ldr	r0, [r4, #8]
 8004fe6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80050cc <HAL_DAC_Start_DMA+0x108>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004fee:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 80050d0 <HAL_DAC_Start_DMA+0x10c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004ff2:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004ff6:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80050d4 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004ffa:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004ffe:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005002:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8005004:	d044      	beq.n	8005090 <HAL_DAC_Start_DMA+0xcc>
 8005006:	2e08      	cmp	r6, #8
 8005008:	d03f      	beq.n	800508a <HAL_DAC_Start_DMA+0xc6>
 800500a:	2e00      	cmp	r6, #0
 800500c:	d03a      	beq.n	8005084 <HAL_DAC_Start_DMA+0xc0>
 800500e:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005010:	683e      	ldr	r6, [r7, #0]
 8005012:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8005016:	603e      	str	r6, [r7, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005018:	f000 fcfc 	bl	8005a14 <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800501c:	2300      	movs	r3, #0
 800501e:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8005020:	bb48      	cbnz	r0, 8005076 <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	f005 0110 	and.w	r1, r5, #16
 8005028:	2501      	movs	r5, #1
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	408d      	lsls	r5, r1
 800502e:	4315      	orrs	r5, r2
 8005030:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8005032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005034:	683a      	ldr	r2, [r7, #0]
    switch (Alignment)
 8005036:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005038:	68e0      	ldr	r0, [r4, #12]
 800503a:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80050d8 <HAL_DAC_Start_DMA+0x114>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800503e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005042:	f8df e098 	ldr.w	lr, [pc, #152]	; 80050dc <HAL_DAC_Start_DMA+0x118>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005046:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800504a:	f8df c094 	ldr.w	ip, [pc, #148]	; 80050e0 <HAL_DAC_Start_DMA+0x11c>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800504e:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005052:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005056:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8005058:	d02f      	beq.n	80050ba <HAL_DAC_Start_DMA+0xf6>
 800505a:	2e08      	cmp	r6, #8
 800505c:	d024      	beq.n	80050a8 <HAL_DAC_Start_DMA+0xe4>
 800505e:	b1d6      	cbz	r6, 8005096 <HAL_DAC_Start_DMA+0xd2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005060:	683e      	ldr	r6, [r7, #0]
    switch (Alignment)
 8005062:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005064:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8005068:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800506a:	f000 fcd3 	bl	8005a14 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 800506e:	2300      	movs	r3, #0
 8005070:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8005072:	2800      	cmp	r0, #0
 8005074:	d0d5      	beq.n	8005022 <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	f043 0304 	orr.w	r3, r3, #4
 800507c:	6123      	str	r3, [r4, #16]
}
 800507e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8005080:	2002      	movs	r0, #2
}
 8005082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005084:	f107 0208 	add.w	r2, r7, #8
        break;
 8005088:	e7c2      	b.n	8005010 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800508a:	f107 0210 	add.w	r2, r7, #16
        break;
 800508e:	e7bf      	b.n	8005010 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005090:	f107 020c 	add.w	r2, r7, #12
        break;
 8005094:	e7bc      	b.n	8005010 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005096:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005098:	f107 0214 	add.w	r2, r7, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800509c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80050a0:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050a2:	f000 fcb7 	bl	8005a14 <HAL_DMA_Start_IT>
 80050a6:	e7e2      	b.n	800506e <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050a8:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80050aa:	f107 021c 	add.w	r2, r7, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050ae:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80050b2:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050b4:	f000 fcae 	bl	8005a14 <HAL_DMA_Start_IT>
 80050b8:	e7d9      	b.n	800506e <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050ba:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80050bc:	f107 0218 	add.w	r2, r7, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050c0:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80050c4:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050c6:	f000 fca5 	bl	8005a14 <HAL_DMA_Start_IT>
 80050ca:	e7d0      	b.n	800506e <HAL_DAC_Start_DMA+0xaa>
 80050cc:	08005115 	.word	0x08005115
 80050d0:	08005125 	.word	0x08005125
 80050d4:	08005135 	.word	0x08005135
 80050d8:	08005311 	.word	0x08005311
 80050dc:	08005325 	.word	0x08005325
 80050e0:	08005335 	.word	0x08005335

080050e4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80050e4:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80050e6:	6800      	ldr	r0, [r0, #0]
{
 80050e8:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0;
 80050ea:	2400      	movs	r4, #0
 80050ec:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80050ee:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80050f0:	b951      	cbnz	r1, 8005108 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80050f2:	9901      	ldr	r1, [sp, #4]
 80050f4:	3108      	adds	r1, #8
 80050f6:	440a      	add	r2, r1
 80050f8:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80050fa:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 80050fc:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80050fe:	6013      	str	r3, [r2, #0]
}
 8005100:	b003      	add	sp, #12
 8005102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005106:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005108:	9901      	ldr	r1, [sp, #4]
 800510a:	3114      	adds	r1, #20
 800510c:	440a      	add	r2, r1
 800510e:	9201      	str	r2, [sp, #4]
 8005110:	e7f3      	b.n	80050fa <HAL_DAC_SetValue+0x16>
 8005112:	bf00      	nop

08005114 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005114:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005116:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005118:	4620      	mov	r0, r4
 800511a:	f7fd f91f 	bl	800235c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800511e:	2301      	movs	r3, #1
 8005120:	7123      	strb	r3, [r4, #4]
}
 8005122:	bd10      	pop	{r4, pc}

08005124 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005124:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005126:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005128:	f7fd f92a 	bl	8002380 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800512c:	bd08      	pop	{r3, pc}
 800512e:	bf00      	nop

08005130 <HAL_DAC_ErrorCallbackCh1>:
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop

08005134 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005134:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005136:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005138:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800513a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800513c:	f043 0304 	orr.w	r3, r3, #4
 8005140:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005142:	f7ff fff5 	bl	8005130 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005146:	2301      	movs	r3, #1
 8005148:	7123      	strb	r3, [r4, #4]
}
 800514a:	bd10      	pop	{r4, pc}

0800514c <HAL_DAC_DMAUnderrunCallbackCh1>:
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop

08005150 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005150:	6803      	ldr	r3, [r0, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	0491      	lsls	r1, r2, #18
{
 8005156:	b510      	push	{r4, lr}
 8005158:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800515a:	d502      	bpl.n	8005162 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800515c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800515e:	0492      	lsls	r2, r2, #18
 8005160:	d418      	bmi.n	8005194 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	0091      	lsls	r1, r2, #2
 8005166:	d502      	bpl.n	800516e <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800516a:	0092      	lsls	r2, r2, #2
 800516c:	d400      	bmi.n	8005170 <HAL_DAC_IRQHandler+0x20>
}
 800516e:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8005170:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005172:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005176:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8005178:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800517a:	6922      	ldr	r2, [r4, #16]
 800517c:	f042 0202 	orr.w	r2, r2, #2
 8005180:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005182:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800518a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800518e:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005190:	f000 b8dc 	b.w	800534c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8005194:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005196:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800519a:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800519c:	6902      	ldr	r2, [r0, #16]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80051a4:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051ac:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80051ae:	f7ff ffcd 	bl	800514c <HAL_DAC_DMAUnderrunCallbackCh1>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	e7d5      	b.n	8005162 <HAL_DAC_IRQHandler+0x12>
 80051b6:	bf00      	nop

080051b8 <HAL_DAC_ConfigChannel>:
{
 80051b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 80051bc:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80051be:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	f000 8095 	beq.w	80052f0 <HAL_DAC_ConfigChannel+0x138>
 80051c6:	4615      	mov	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 80051c8:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 80051ca:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80051cc:	2f04      	cmp	r7, #4
 80051ce:	4606      	mov	r6, r0
 80051d0:	460c      	mov	r4, r1
  __HAL_LOCK(hdac);
 80051d2:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80051d4:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80051d6:	d04a      	beq.n	800526e <HAL_DAC_ConfigChannel+0xb6>
 80051d8:	f005 0210 	and.w	r2, r5, #16
 80051dc:	6801      	ldr	r1, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80051de:	6923      	ldr	r3, [r4, #16]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d108      	bne.n	80051f6 <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051e4:	251f      	movs	r5, #31
    tmpreg1 = hdac->Instance->CCR;
 80051e6:	6b88      	ldr	r0, [r1, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051e8:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051ea:	4095      	lsls	r5, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051ec:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051ee:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051f2:	4303      	orrs	r3, r0
    hdac->Instance->CCR = tmpreg1;
 80051f4:	638b      	str	r3, [r1, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051f6:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051f8:	68e5      	ldr	r5, [r4, #12]
  tmpreg1 = hdac->Instance->MCR;
 80051fa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051fc:	4090      	lsls	r0, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051fe:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005200:	ea23 0000 	bic.w	r0, r3, r0
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005204:	d02e      	beq.n	8005264 <HAL_DAC_ConfigChannel+0xac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005206:	2d02      	cmp	r5, #2
 8005208:	68a5      	ldr	r5, [r4, #8]
 800520a:	d02e      	beq.n	800526a <HAL_DAC_ConfigChannel+0xb2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800520c:	fab5 f385 	clz	r3, r5
 8005210:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005212:	432b      	orrs	r3, r5
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005214:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005218:	6865      	ldr	r5, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800521a:	f640 74fe 	movw	r4, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800521e:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005220:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005224:	fa04 f702 	lsl.w	r7, r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005228:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800522a:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800522c:	24c0      	movs	r4, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 800522e:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005232:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005236:	4303      	orrs	r3, r0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005238:	4094      	lsls	r4, r2
  return HAL_OK;
 800523a:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 800523c:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800523e:	680b      	ldr	r3, [r1, #0]
 8005240:	ea23 0308 	bic.w	r3, r3, r8
 8005244:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8005246:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005248:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800524c:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 800524e:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005250:	680a      	ldr	r2, [r1, #0]
 8005252:	ea22 0204 	bic.w	r2, r2, r4
 8005256:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8005258:	f886 e004 	strb.w	lr, [r6, #4]
  __HAL_UNLOCK(hdac);
 800525c:	f886 c005 	strb.w	ip, [r6, #5]
}
 8005260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005264:	68a5      	ldr	r5, [r4, #8]
    connectOnChip = 0x00000000UL;
 8005266:	2300      	movs	r3, #0
 8005268:	e7d3      	b.n	8005212 <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 800526a:	2301      	movs	r3, #1
 800526c:	e7d1      	b.n	8005212 <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 800526e:	f7fe fc81 	bl	8003b74 <HAL_GetTick>
 8005272:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8005274:	b9c5      	cbnz	r5, 80052a8 <HAL_DAC_ConfigChannel+0xf0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005276:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005308 <HAL_DAC_ConfigChannel+0x150>
 800527a:	e004      	b.n	8005286 <HAL_DAC_ConfigChannel+0xce>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800527c:	f7fe fc7a 	bl	8003b74 <HAL_GetTick>
 8005280:	1bc3      	subs	r3, r0, r7
 8005282:	2b01      	cmp	r3, #1
 8005284:	d837      	bhi.n	80052f6 <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005286:	6833      	ldr	r3, [r6, #0]
 8005288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800528a:	ea13 0f08 	tst.w	r3, r8
 800528e:	d1f5      	bne.n	800527c <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 8005290:	2001      	movs	r0, #1
 8005292:	f7fe fc75 	bl	8003b80 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005296:	6831      	ldr	r1, [r6, #0]
 8005298:	69a3      	ldr	r3, [r4, #24]
 800529a:	640b      	str	r3, [r1, #64]	; 0x40
 800529c:	e00e      	b.n	80052bc <HAL_DAC_ConfigChannel+0x104>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800529e:	f7fe fc69 	bl	8003b74 <HAL_GetTick>
 80052a2:	1bc3      	subs	r3, r0, r7
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d826      	bhi.n	80052f6 <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80052a8:	6833      	ldr	r3, [r6, #0]
 80052aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	dbf6      	blt.n	800529e <HAL_DAC_ConfigChannel+0xe6>
      HAL_Delay(1U);
 80052b0:	2001      	movs	r0, #1
 80052b2:	f7fe fc65 	bl	8003b80 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80052b6:	6831      	ldr	r1, [r6, #0]
 80052b8:	69a3      	ldr	r3, [r4, #24]
 80052ba:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80052bc:	f005 0210 	and.w	r2, r5, #16
 80052c0:	f240 3cff 	movw	ip, #1023	; 0x3ff
 80052c4:	6c88      	ldr	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052c6:	23ff      	movs	r3, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80052c8:	69e7      	ldr	r7, [r4, #28]
 80052ca:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052ce:	fa03 f502 	lsl.w	r5, r3, r2
 80052d2:	6a23      	ldr	r3, [r4, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80052d4:	4097      	lsls	r7, r2
 80052d6:	ea20 000c 	bic.w	r0, r0, ip
 80052da:	4338      	orrs	r0, r7
 80052dc:	6827      	ldr	r7, [r4, #0]
 80052de:	6488      	str	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052e0:	fa03 f002 	lsl.w	r0, r3, r2
 80052e4:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80052e6:	ea23 0305 	bic.w	r3, r3, r5
 80052ea:	4303      	orrs	r3, r0
 80052ec:	64cb      	str	r3, [r1, #76]	; 0x4c
 80052ee:	e776      	b.n	80051de <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 80052f0:	2002      	movs	r0, #2
}
 80052f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052f6:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052f8:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052fa:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 80052fe:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005300:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005302:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8005304:	e7ac      	b.n	8005260 <HAL_DAC_ConfigChannel+0xa8>
 8005306:	bf00      	nop
 8005308:	20008000 	.word	0x20008000

0800530c <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop

08005310 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005310:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005312:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005314:	4620      	mov	r0, r4
 8005316:	f7ff fff9 	bl	800530c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800531a:	2301      	movs	r3, #1
 800531c:	7123      	strb	r3, [r4, #4]
}
 800531e:	bd10      	pop	{r4, pc}

08005320 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop

08005324 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005324:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005326:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005328:	f7ff fffa 	bl	8005320 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800532c:	bd08      	pop	{r3, pc}
 800532e:	bf00      	nop

08005330 <HAL_DACEx_ErrorCallbackCh2>:
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop

08005334 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005334:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005336:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005338:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800533a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800533c:	f043 0304 	orr.w	r3, r3, #4
 8005340:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005342:	f7ff fff5 	bl	8005330 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005346:	2301      	movs	r3, #1
 8005348:	7123      	strb	r3, [r4, #4]
}
 800534a:	bd10      	pop	{r4, pc}

0800534c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop

08005350 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005350:	6802      	ldr	r2, [r0, #0]
 8005352:	4b35      	ldr	r3, [pc, #212]	; (8005428 <DMA_CalcBaseAndBitshift+0xd8>)
 8005354:	4935      	ldr	r1, [pc, #212]	; (800542c <DMA_CalcBaseAndBitshift+0xdc>)
{
 8005356:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005358:	4c35      	ldr	r4, [pc, #212]	; (8005430 <DMA_CalcBaseAndBitshift+0xe0>)
 800535a:	4d36      	ldr	r5, [pc, #216]	; (8005434 <DMA_CalcBaseAndBitshift+0xe4>)
 800535c:	42a2      	cmp	r2, r4
 800535e:	bf18      	it	ne
 8005360:	429a      	cmpne	r2, r3
 8005362:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8005366:	bf0c      	ite	eq
 8005368:	2301      	moveq	r3, #1
 800536a:	2300      	movne	r3, #0
 800536c:	428a      	cmp	r2, r1
 800536e:	bf08      	it	eq
 8005370:	f043 0301 	orreq.w	r3, r3, #1
 8005374:	3148      	adds	r1, #72	; 0x48
 8005376:	42aa      	cmp	r2, r5
 8005378:	bf08      	it	eq
 800537a:	f043 0301 	orreq.w	r3, r3, #1
 800537e:	3548      	adds	r5, #72	; 0x48
 8005380:	42a2      	cmp	r2, r4
 8005382:	bf08      	it	eq
 8005384:	f043 0301 	orreq.w	r3, r3, #1
 8005388:	3448      	adds	r4, #72	; 0x48
 800538a:	428a      	cmp	r2, r1
 800538c:	bf08      	it	eq
 800538e:	f043 0301 	orreq.w	r3, r3, #1
 8005392:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005396:	42aa      	cmp	r2, r5
 8005398:	bf08      	it	eq
 800539a:	f043 0301 	orreq.w	r3, r3, #1
 800539e:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80053a2:	42a2      	cmp	r2, r4
 80053a4:	bf08      	it	eq
 80053a6:	f043 0301 	orreq.w	r3, r3, #1
 80053aa:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80053ae:	428a      	cmp	r2, r1
 80053b0:	bf08      	it	eq
 80053b2:	f043 0301 	orreq.w	r3, r3, #1
 80053b6:	3148      	adds	r1, #72	; 0x48
 80053b8:	42aa      	cmp	r2, r5
 80053ba:	bf08      	it	eq
 80053bc:	f043 0301 	orreq.w	r3, r3, #1
 80053c0:	3548      	adds	r5, #72	; 0x48
 80053c2:	42a2      	cmp	r2, r4
 80053c4:	bf08      	it	eq
 80053c6:	f043 0301 	orreq.w	r3, r3, #1
 80053ca:	3448      	adds	r4, #72	; 0x48
 80053cc:	428a      	cmp	r2, r1
 80053ce:	bf08      	it	eq
 80053d0:	f043 0301 	orreq.w	r3, r3, #1
 80053d4:	3148      	adds	r1, #72	; 0x48
 80053d6:	42aa      	cmp	r2, r5
 80053d8:	bf08      	it	eq
 80053da:	f043 0301 	orreq.w	r3, r3, #1
 80053de:	42a2      	cmp	r2, r4
 80053e0:	bf08      	it	eq
 80053e2:	f043 0301 	orreq.w	r3, r3, #1
 80053e6:	428a      	cmp	r2, r1
 80053e8:	bf08      	it	eq
 80053ea:	f043 0301 	orreq.w	r3, r3, #1
 80053ee:	b913      	cbnz	r3, 80053f6 <DMA_CalcBaseAndBitshift+0xa6>
 80053f0:	4b11      	ldr	r3, [pc, #68]	; (8005438 <DMA_CalcBaseAndBitshift+0xe8>)
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d113      	bne.n	800541e <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80053f6:	b2d3      	uxtb	r3, r2
 80053f8:	4910      	ldr	r1, [pc, #64]	; (800543c <DMA_CalcBaseAndBitshift+0xec>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80053fa:	4c11      	ldr	r4, [pc, #68]	; (8005440 <DMA_CalcBaseAndBitshift+0xf0>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80053fc:	3b10      	subs	r3, #16
 80053fe:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8005402:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005404:	4b0f      	ldr	r3, [pc, #60]	; (8005444 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005406:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800540a:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800540e:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005410:	bf88      	it	hi
 8005412:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005414:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005416:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8005418:	4618      	mov	r0, r3
 800541a:	bc30      	pop	{r4, r5}
 800541c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800541e:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8005422:	6583      	str	r3, [r0, #88]	; 0x58
 8005424:	e7f8      	b.n	8005418 <DMA_CalcBaseAndBitshift+0xc8>
 8005426:	bf00      	nop
 8005428:	40020010 	.word	0x40020010
 800542c:	40020040 	.word	0x40020040
 8005430:	40020028 	.word	0x40020028
 8005434:	40020058 	.word	0x40020058
 8005438:	400204b8 	.word	0x400204b8
 800543c:	aaaaaaab 	.word	0xaaaaaaab
 8005440:	08017b7c 	.word	0x08017b7c
 8005444:	fffffc00 	.word	0xfffffc00

08005448 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005448:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800544a:	4a29      	ldr	r2, [pc, #164]	; (80054f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 800544c:	4929      	ldr	r1, [pc, #164]	; (80054f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 800544e:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005450:	4d29      	ldr	r5, [pc, #164]	; (80054f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8005452:	4c2a      	ldr	r4, [pc, #168]	; (80054fc <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8005454:	42ab      	cmp	r3, r5
 8005456:	bf18      	it	ne
 8005458:	4293      	cmpne	r3, r2
 800545a:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 800545e:	bf0c      	ite	eq
 8005460:	2201      	moveq	r2, #1
 8005462:	2200      	movne	r2, #0
 8005464:	42a3      	cmp	r3, r4
 8005466:	bf08      	it	eq
 8005468:	f042 0201 	orreq.w	r2, r2, #1
 800546c:	343c      	adds	r4, #60	; 0x3c
 800546e:	428b      	cmp	r3, r1
 8005470:	bf08      	it	eq
 8005472:	f042 0201 	orreq.w	r2, r2, #1
 8005476:	313c      	adds	r1, #60	; 0x3c
 8005478:	42ab      	cmp	r3, r5
 800547a:	bf08      	it	eq
 800547c:	f042 0201 	orreq.w	r2, r2, #1
 8005480:	42a3      	cmp	r3, r4
 8005482:	bf08      	it	eq
 8005484:	f042 0201 	orreq.w	r2, r2, #1
 8005488:	428b      	cmp	r3, r1
 800548a:	bf08      	it	eq
 800548c:	f042 0201 	orreq.w	r2, r2, #1
 8005490:	b912      	cbnz	r2, 8005498 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8005492:	4a1b      	ldr	r2, [pc, #108]	; (8005500 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d113      	bne.n	80054c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005498:	b2db      	uxtb	r3, r3
 800549a:	4d1a      	ldr	r5, [pc, #104]	; (8005504 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800549c:	4a1a      	ldr	r2, [pc, #104]	; (8005508 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800549e:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80054a0:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80054a2:	4c1a      	ldr	r4, [pc, #104]	; (800550c <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80054a4:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80054a8:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80054aa:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054ae:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80054b2:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054b4:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80054b8:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054ba:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80054bc:	bc30      	pop	{r4, r5}
 80054be:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054c0:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054c2:	4913      	ldr	r1, [pc, #76]	; (8005510 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054c4:	4c13      	ldr	r4, [pc, #76]	; (8005514 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054c6:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054c8:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054ca:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054cc:	fba4 2302 	umull	r2, r3, r4, r2
 80054d0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054d4:	d800      	bhi.n	80054d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 80054d6:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054d8:	4a0f      	ldr	r2, [pc, #60]	; (8005518 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054da:	f003 051f 	and.w	r5, r3, #31
 80054de:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054e0:	4c0e      	ldr	r4, [pc, #56]	; (800551c <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054e2:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054e4:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054e6:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054e8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054ea:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054ec:	6602      	str	r2, [r0, #96]	; 0x60
}
 80054ee:	e7e5      	b.n	80054bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
 80054f0:	58025408 	.word	0x58025408
 80054f4:	58025444 	.word	0x58025444
 80054f8:	5802541c 	.word	0x5802541c
 80054fc:	58025430 	.word	0x58025430
 8005500:	58025494 	.word	0x58025494
 8005504:	cccccccd 	.word	0xcccccccd
 8005508:	16009600 	.word	0x16009600
 800550c:	58025880 	.word	0x58025880
 8005510:	bffdfbf0 	.word	0xbffdfbf0
 8005514:	aaaaaaab 	.word	0xaaaaaaab
 8005518:	10008200 	.word	0x10008200
 800551c:	40020880 	.word	0x40020880

08005520 <HAL_DMA_Init>:
{
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005524:	f7fe fb26 	bl	8003b74 <HAL_GetTick>
  if(hdma == NULL)
 8005528:	2c00      	cmp	r4, #0
 800552a:	f000 818a 	beq.w	8005842 <HAL_DMA_Init+0x322>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	4605      	mov	r5, r0
 8005532:	4a95      	ldr	r2, [pc, #596]	; (8005788 <HAL_DMA_Init+0x268>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d049      	beq.n	80055cc <HAL_DMA_Init+0xac>
 8005538:	3218      	adds	r2, #24
 800553a:	4293      	cmp	r3, r2
 800553c:	d046      	beq.n	80055cc <HAL_DMA_Init+0xac>
 800553e:	3230      	adds	r2, #48	; 0x30
 8005540:	4892      	ldr	r0, [pc, #584]	; (800578c <HAL_DMA_Init+0x26c>)
 8005542:	4993      	ldr	r1, [pc, #588]	; (8005790 <HAL_DMA_Init+0x270>)
 8005544:	4283      	cmp	r3, r0
 8005546:	bf18      	it	ne
 8005548:	4293      	cmpne	r3, r2
 800554a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800554e:	bf0c      	ite	eq
 8005550:	2201      	moveq	r2, #1
 8005552:	2200      	movne	r2, #0
 8005554:	428b      	cmp	r3, r1
 8005556:	bf08      	it	eq
 8005558:	f042 0201 	orreq.w	r2, r2, #1
 800555c:	3130      	adds	r1, #48	; 0x30
 800555e:	4283      	cmp	r3, r0
 8005560:	bf08      	it	eq
 8005562:	f042 0201 	orreq.w	r2, r2, #1
 8005566:	3030      	adds	r0, #48	; 0x30
 8005568:	428b      	cmp	r3, r1
 800556a:	bf08      	it	eq
 800556c:	f042 0201 	orreq.w	r2, r2, #1
 8005570:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005574:	4283      	cmp	r3, r0
 8005576:	bf08      	it	eq
 8005578:	f042 0201 	orreq.w	r2, r2, #1
 800557c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005580:	428b      	cmp	r3, r1
 8005582:	bf08      	it	eq
 8005584:	f042 0201 	orreq.w	r2, r2, #1
 8005588:	3130      	adds	r1, #48	; 0x30
 800558a:	4283      	cmp	r3, r0
 800558c:	bf08      	it	eq
 800558e:	f042 0201 	orreq.w	r2, r2, #1
 8005592:	3030      	adds	r0, #48	; 0x30
 8005594:	428b      	cmp	r3, r1
 8005596:	bf08      	it	eq
 8005598:	f042 0201 	orreq.w	r2, r2, #1
 800559c:	3130      	adds	r1, #48	; 0x30
 800559e:	4283      	cmp	r3, r0
 80055a0:	bf08      	it	eq
 80055a2:	f042 0201 	orreq.w	r2, r2, #1
 80055a6:	3030      	adds	r0, #48	; 0x30
 80055a8:	428b      	cmp	r3, r1
 80055aa:	bf08      	it	eq
 80055ac:	f042 0201 	orreq.w	r2, r2, #1
 80055b0:	3130      	adds	r1, #48	; 0x30
 80055b2:	4283      	cmp	r3, r0
 80055b4:	bf08      	it	eq
 80055b6:	f042 0201 	orreq.w	r2, r2, #1
 80055ba:	428b      	cmp	r3, r1
 80055bc:	bf08      	it	eq
 80055be:	f042 0201 	orreq.w	r2, r2, #1
 80055c2:	b91a      	cbnz	r2, 80055cc <HAL_DMA_Init+0xac>
 80055c4:	4a73      	ldr	r2, [pc, #460]	; (8005794 <HAL_DMA_Init+0x274>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	f040 81a1 	bne.w	800590e <HAL_DMA_Init+0x3ee>
    hdma->State = HAL_DMA_STATE_BUSY;
 80055cc:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 80055ce:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80055d0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80055d4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	f022 0201 	bic.w	r2, r2, #1
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	e006      	b.n	80055f0 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055e2:	f7fe fac7 	bl	8003b74 <HAL_GetTick>
 80055e6:	1b43      	subs	r3, r0, r5
 80055e8:	2b05      	cmp	r3, #5
 80055ea:	f200 8111 	bhi.w	8005810 <HAL_DMA_Init+0x2f0>
 80055ee:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	07d0      	lsls	r0, r2, #31
 80055f4:	d4f5      	bmi.n	80055e2 <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 80055f6:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055fa:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 80055fc:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80055fe:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005600:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005604:	430a      	orrs	r2, r1
 8005606:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005608:	4e63      	ldr	r6, [pc, #396]	; (8005798 <HAL_DMA_Init+0x278>)
            hdma->Init.Mode                | hdma->Init.Priority;
 800560a:	e9d4 5107 	ldrd	r5, r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800560e:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005610:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005612:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005614:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8005616:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005618:	2d04      	cmp	r5, #4
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800561a:	4960      	ldr	r1, [pc, #384]	; (800579c <HAL_DMA_Init+0x27c>)
    registerValue |=  hdma->Init.Direction           |
 800561c:	ea42 0206 	orr.w	r2, r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005620:	4e5f      	ldr	r6, [pc, #380]	; (80057a0 <HAL_DMA_Init+0x280>)
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005622:	f000 8110 	beq.w	8005846 <HAL_DMA_Init+0x326>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005626:	6836      	ldr	r6, [r6, #0]
 8005628:	4031      	ands	r1, r6
 800562a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800562e:	f080 80c3 	bcs.w	80057b8 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005632:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005634:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005636:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 800563a:	4329      	orrs	r1, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800563c:	6159      	str	r1, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800563e:	4620      	mov	r0, r4
 8005640:	f7ff fe86 	bl	8005350 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005644:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005646:	233f      	movs	r3, #63	; 0x3f
 8005648:	f002 021f 	and.w	r2, r2, #31
 800564c:	4093      	lsls	r3, r2
 800564e:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005650:	6822      	ldr	r2, [r4, #0]
 8005652:	4b4d      	ldr	r3, [pc, #308]	; (8005788 <HAL_DMA_Init+0x268>)
 8005654:	4953      	ldr	r1, [pc, #332]	; (80057a4 <HAL_DMA_Init+0x284>)
 8005656:	4d4d      	ldr	r5, [pc, #308]	; (800578c <HAL_DMA_Init+0x26c>)
 8005658:	428a      	cmp	r2, r1
 800565a:	bf18      	it	ne
 800565c:	429a      	cmpne	r2, r3
 800565e:	4852      	ldr	r0, [pc, #328]	; (80057a8 <HAL_DMA_Init+0x288>)
 8005660:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	42aa      	cmp	r2, r5
 800566c:	bf08      	it	eq
 800566e:	f043 0301 	orreq.w	r3, r3, #1
 8005672:	3548      	adds	r5, #72	; 0x48
 8005674:	4282      	cmp	r2, r0
 8005676:	bf08      	it	eq
 8005678:	f043 0301 	orreq.w	r3, r3, #1
 800567c:	3048      	adds	r0, #72	; 0x48
 800567e:	428a      	cmp	r2, r1
 8005680:	bf08      	it	eq
 8005682:	f043 0301 	orreq.w	r3, r3, #1
 8005686:	3148      	adds	r1, #72	; 0x48
 8005688:	42aa      	cmp	r2, r5
 800568a:	bf08      	it	eq
 800568c:	f043 0301 	orreq.w	r3, r3, #1
 8005690:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8005694:	4282      	cmp	r2, r0
 8005696:	bf08      	it	eq
 8005698:	f043 0301 	orreq.w	r3, r3, #1
 800569c:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80056a0:	428a      	cmp	r2, r1
 80056a2:	bf08      	it	eq
 80056a4:	f043 0301 	orreq.w	r3, r3, #1
 80056a8:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80056ac:	42aa      	cmp	r2, r5
 80056ae:	bf08      	it	eq
 80056b0:	f043 0301 	orreq.w	r3, r3, #1
 80056b4:	3548      	adds	r5, #72	; 0x48
 80056b6:	4282      	cmp	r2, r0
 80056b8:	bf08      	it	eq
 80056ba:	f043 0301 	orreq.w	r3, r3, #1
 80056be:	3048      	adds	r0, #72	; 0x48
 80056c0:	428a      	cmp	r2, r1
 80056c2:	bf08      	it	eq
 80056c4:	f043 0301 	orreq.w	r3, r3, #1
 80056c8:	3148      	adds	r1, #72	; 0x48
 80056ca:	42aa      	cmp	r2, r5
 80056cc:	bf08      	it	eq
 80056ce:	f043 0301 	orreq.w	r3, r3, #1
 80056d2:	3548      	adds	r5, #72	; 0x48
 80056d4:	4282      	cmp	r2, r0
 80056d6:	bf08      	it	eq
 80056d8:	f043 0301 	orreq.w	r3, r3, #1
 80056dc:	3048      	adds	r0, #72	; 0x48
 80056de:	428a      	cmp	r2, r1
 80056e0:	bf08      	it	eq
 80056e2:	f043 0301 	orreq.w	r3, r3, #1
 80056e6:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 80056ea:	42aa      	cmp	r2, r5
 80056ec:	bf08      	it	eq
 80056ee:	f043 0301 	orreq.w	r3, r3, #1
 80056f2:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 80056f6:	4d2d      	ldr	r5, [pc, #180]	; (80057ac <HAL_DMA_Init+0x28c>)
 80056f8:	4282      	cmp	r2, r0
 80056fa:	bf08      	it	eq
 80056fc:	f043 0301 	orreq.w	r3, r3, #1
 8005700:	482b      	ldr	r0, [pc, #172]	; (80057b0 <HAL_DMA_Init+0x290>)
 8005702:	428a      	cmp	r2, r1
 8005704:	bf08      	it	eq
 8005706:	f043 0301 	orreq.w	r3, r3, #1
 800570a:	313c      	adds	r1, #60	; 0x3c
 800570c:	42aa      	cmp	r2, r5
 800570e:	bf08      	it	eq
 8005710:	f043 0301 	orreq.w	r3, r3, #1
 8005714:	353c      	adds	r5, #60	; 0x3c
 8005716:	4282      	cmp	r2, r0
 8005718:	bf08      	it	eq
 800571a:	f043 0301 	orreq.w	r3, r3, #1
 800571e:	303c      	adds	r0, #60	; 0x3c
 8005720:	428a      	cmp	r2, r1
 8005722:	bf08      	it	eq
 8005724:	f043 0301 	orreq.w	r3, r3, #1
 8005728:	313c      	adds	r1, #60	; 0x3c
 800572a:	42aa      	cmp	r2, r5
 800572c:	bf08      	it	eq
 800572e:	f043 0301 	orreq.w	r3, r3, #1
 8005732:	4282      	cmp	r2, r0
 8005734:	bf08      	it	eq
 8005736:	f043 0301 	orreq.w	r3, r3, #1
 800573a:	428a      	cmp	r2, r1
 800573c:	bf08      	it	eq
 800573e:	f043 0301 	orreq.w	r3, r3, #1
 8005742:	b913      	cbnz	r3, 800574a <HAL_DMA_Init+0x22a>
 8005744:	4b1b      	ldr	r3, [pc, #108]	; (80057b4 <HAL_DMA_Init+0x294>)
 8005746:	429a      	cmp	r2, r3
 8005748:	d118      	bne.n	800577c <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800574a:	4620      	mov	r0, r4
 800574c:	f7ff fe7c 	bl	8005448 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005750:	68a3      	ldr	r3, [r4, #8]
 8005752:	2b80      	cmp	r3, #128	; 0x80
 8005754:	d069      	beq.n	800582a <HAL_DMA_Init+0x30a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005756:	6863      	ldr	r3, [r4, #4]
 8005758:	6e25      	ldr	r5, [r4, #96]	; 0x60
 800575a:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800575c:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800575e:	e9d4 1019 	ldrd	r1, r0, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005762:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005764:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005766:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005768:	d866      	bhi.n	8005838 <HAL_DMA_Init+0x318>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800576a:	1e50      	subs	r0, r2, #1
 800576c:	2807      	cmp	r0, #7
 800576e:	d97c      	bls.n	800586a <HAL_DMA_Init+0x34a>
 8005770:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005772:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005776:	2000      	movs	r0, #0
 8005778:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800577a:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800577c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800577e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005780:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005782:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005788:	40020010 	.word	0x40020010
 800578c:	40020040 	.word	0x40020040
 8005790:	40020070 	.word	0x40020070
 8005794:	400204b8 	.word	0x400204b8
 8005798:	fe10803f 	.word	0xfe10803f
 800579c:	ffff0000 	.word	0xffff0000
 80057a0:	5c001000 	.word	0x5c001000
 80057a4:	40020028 	.word	0x40020028
 80057a8:	40020058 	.word	0x40020058
 80057ac:	5802541c 	.word	0x5802541c
 80057b0:	58025430 	.word	0x58025430
 80057b4:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80057b8:	6861      	ldr	r1, [r4, #4]
 80057ba:	f1a1 0629 	sub.w	r6, r1, #41	; 0x29
 80057be:	2e1f      	cmp	r6, #31
 80057c0:	d92d      	bls.n	800581e <HAL_DMA_Init+0x2fe>
 80057c2:	394f      	subs	r1, #79	; 0x4f
 80057c4:	2903      	cmp	r1, #3
 80057c6:	d801      	bhi.n	80057cc <HAL_DMA_Init+0x2ac>
        registerValue |= DMA_SxCR_TRBUFF;
 80057c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80057cc:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057ce:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80057d0:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80057d2:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 80057d6:	ea41 0105 	orr.w	r1, r1, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057da:	f47f af2f 	bne.w	800563c <HAL_DMA_Init+0x11c>
 80057de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80057e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80057e2:	4311      	orrs	r1, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057e4:	2e00      	cmp	r6, #0
 80057e6:	f43f af29 	beq.w	800563c <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057ea:	2800      	cmp	r0, #0
 80057ec:	d173      	bne.n	80058d6 <HAL_DMA_Init+0x3b6>
    switch (hdma->Init.FIFOThreshold)
 80057ee:	2a01      	cmp	r2, #1
 80057f0:	f000 8088 	beq.w	8005904 <HAL_DMA_Init+0x3e4>
 80057f4:	f032 0202 	bics.w	r2, r2, #2
 80057f8:	f47f af20 	bne.w	800563c <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057fc:	01f2      	lsls	r2, r6, #7
 80057fe:	f57f af1d 	bpl.w	800563c <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8005802:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005804:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8005806:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005808:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 800580a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800580e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005810:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8005812:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005814:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005816:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005818:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800581c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800581e:	4970      	ldr	r1, [pc, #448]	; (80059e0 <HAL_DMA_Init+0x4c0>)
 8005820:	fa21 f606 	lsr.w	r6, r1, r6
 8005824:	07f1      	lsls	r1, r6, #31
 8005826:	d5d1      	bpl.n	80057cc <HAL_DMA_Init+0x2ac>
 8005828:	e7ce      	b.n	80057c8 <HAL_DMA_Init+0x2a8>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800582a:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800582c:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800582e:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005832:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005834:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005836:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8005838:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 800583a:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800583e:	6763      	str	r3, [r4, #116]	; 0x74
 8005840:	e79c      	b.n	800577c <HAL_DMA_Init+0x25c>
    return HAL_ERROR;
 8005842:	2001      	movs	r0, #1
}
 8005844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005846:	6837      	ldr	r7, [r6, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800584a:	4039      	ands	r1, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800584c:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800584e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005852:	ea46 0707 	orr.w	r7, r6, r7
 8005856:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800585a:	d2ad      	bcs.n	80057b8 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800585c:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800585e:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005860:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005864:	f041 0104 	orr.w	r1, r1, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005868:	e7ba      	b.n	80057e0 <HAL_DMA_Init+0x2c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800586a:	6821      	ldr	r1, [r4, #0]
 800586c:	4b5d      	ldr	r3, [pc, #372]	; (80059e4 <HAL_DMA_Init+0x4c4>)
 800586e:	4e5e      	ldr	r6, [pc, #376]	; (80059e8 <HAL_DMA_Init+0x4c8>)
 8005870:	4d5e      	ldr	r5, [pc, #376]	; (80059ec <HAL_DMA_Init+0x4cc>)
 8005872:	42b1      	cmp	r1, r6
 8005874:	bf18      	it	ne
 8005876:	4299      	cmpne	r1, r3
 8005878:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800587c:	bf0c      	ite	eq
 800587e:	2301      	moveq	r3, #1
 8005880:	2300      	movne	r3, #0
 8005882:	42a9      	cmp	r1, r5
 8005884:	bf08      	it	eq
 8005886:	f043 0301 	orreq.w	r3, r3, #1
 800588a:	3528      	adds	r5, #40	; 0x28
 800588c:	42b1      	cmp	r1, r6
 800588e:	bf08      	it	eq
 8005890:	f043 0301 	orreq.w	r3, r3, #1
 8005894:	3628      	adds	r6, #40	; 0x28
 8005896:	42a9      	cmp	r1, r5
 8005898:	bf08      	it	eq
 800589a:	f043 0301 	orreq.w	r3, r3, #1
 800589e:	3528      	adds	r5, #40	; 0x28
 80058a0:	42b1      	cmp	r1, r6
 80058a2:	bf08      	it	eq
 80058a4:	f043 0301 	orreq.w	r3, r3, #1
 80058a8:	42a9      	cmp	r1, r5
 80058aa:	bf08      	it	eq
 80058ac:	f043 0301 	orreq.w	r3, r3, #1
 80058b0:	b93b      	cbnz	r3, 80058c2 <HAL_DMA_Init+0x3a2>
 80058b2:	4b4f      	ldr	r3, [pc, #316]	; (80059f0 <HAL_DMA_Init+0x4d0>)
 80058b4:	4299      	cmp	r1, r3
 80058b6:	d004      	beq.n	80058c2 <HAL_DMA_Init+0x3a2>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80058b8:	4b4e      	ldr	r3, [pc, #312]	; (80059f4 <HAL_DMA_Init+0x4d4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80058ba:	494f      	ldr	r1, [pc, #316]	; (80059f8 <HAL_DMA_Init+0x4d8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80058c0:	e003      	b.n	80058ca <HAL_DMA_Init+0x3aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80058c2:	4b4e      	ldr	r3, [pc, #312]	; (80059fc <HAL_DMA_Init+0x4dc>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80058c4:	494e      	ldr	r1, [pc, #312]	; (8005a00 <HAL_DMA_Init+0x4e0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80058c6:	4413      	add	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80058ca:	2201      	movs	r2, #1
 80058cc:	4082      	lsls	r2, r0
 80058ce:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 80058d2:	6762      	str	r2, [r4, #116]	; 0x74
 80058d4:	e74f      	b.n	8005776 <HAL_DMA_Init+0x256>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80058d6:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80058da:	d004      	beq.n	80058e6 <HAL_DMA_Init+0x3c6>
    switch (hdma->Init.FIFOThreshold)
 80058dc:	2a02      	cmp	r2, #2
 80058de:	d990      	bls.n	8005802 <HAL_DMA_Init+0x2e2>
 80058e0:	2a03      	cmp	r2, #3
 80058e2:	d08b      	beq.n	80057fc <HAL_DMA_Init+0x2dc>
 80058e4:	e6aa      	b.n	800563c <HAL_DMA_Init+0x11c>
    switch (hdma->Init.FIFOThreshold)
 80058e6:	2a03      	cmp	r2, #3
 80058e8:	f63f aea8 	bhi.w	800563c <HAL_DMA_Init+0x11c>
 80058ec:	a001      	add	r0, pc, #4	; (adr r0, 80058f4 <HAL_DMA_Init+0x3d4>)
 80058ee:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80058f2:	bf00      	nop
 80058f4:	08005803 	.word	0x08005803
 80058f8:	080057fd 	.word	0x080057fd
 80058fc:	08005803 	.word	0x08005803
 8005900:	08005905 	.word	0x08005905
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005904:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 8005908:	f47f ae98 	bne.w	800563c <HAL_DMA_Init+0x11c>
 800590c:	e779      	b.n	8005802 <HAL_DMA_Init+0x2e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800590e:	4a35      	ldr	r2, [pc, #212]	; (80059e4 <HAL_DMA_Init+0x4c4>)
 8005910:	4935      	ldr	r1, [pc, #212]	; (80059e8 <HAL_DMA_Init+0x4c8>)
 8005912:	4836      	ldr	r0, [pc, #216]	; (80059ec <HAL_DMA_Init+0x4cc>)
 8005914:	428b      	cmp	r3, r1
 8005916:	bf18      	it	ne
 8005918:	4293      	cmpne	r3, r2
 800591a:	f101 0128 	add.w	r1, r1, #40	; 0x28
 800591e:	4d39      	ldr	r5, [pc, #228]	; (8005a04 <HAL_DMA_Init+0x4e4>)
 8005920:	bf0c      	ite	eq
 8005922:	2201      	moveq	r2, #1
 8005924:	2200      	movne	r2, #0
 8005926:	4283      	cmp	r3, r0
 8005928:	bf08      	it	eq
 800592a:	f042 0201 	orreq.w	r2, r2, #1
 800592e:	303c      	adds	r0, #60	; 0x3c
 8005930:	428b      	cmp	r3, r1
 8005932:	bf08      	it	eq
 8005934:	f042 0201 	orreq.w	r2, r2, #1
 8005938:	313c      	adds	r1, #60	; 0x3c
 800593a:	42ab      	cmp	r3, r5
 800593c:	bf08      	it	eq
 800593e:	f042 0201 	orreq.w	r2, r2, #1
 8005942:	4283      	cmp	r3, r0
 8005944:	bf08      	it	eq
 8005946:	f042 0201 	orreq.w	r2, r2, #1
 800594a:	428b      	cmp	r3, r1
 800594c:	bf08      	it	eq
 800594e:	f042 0201 	orreq.w	r2, r2, #1
 8005952:	b912      	cbnz	r2, 800595a <HAL_DMA_Init+0x43a>
 8005954:	4a26      	ldr	r2, [pc, #152]	; (80059f0 <HAL_DMA_Init+0x4d0>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d13a      	bne.n	80059d0 <HAL_DMA_Init+0x4b0>
    hdma->State = HAL_DMA_STATE_BUSY;
 800595a:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 800595c:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800595e:	4f2a      	ldr	r7, [pc, #168]	; (8005a08 <HAL_DMA_Init+0x4e8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8005960:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005964:	68a2      	ldr	r2, [r4, #8]
    __HAL_UNLOCK(hdma);
 8005966:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800596a:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800596c:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800596e:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005972:	d02b      	beq.n	80059cc <HAL_DMA_Init+0x4ac>
 8005974:	2a80      	cmp	r2, #128	; 0x80
 8005976:	bf0c      	ite	eq
 8005978:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
 800597c:	2100      	movne	r1, #0
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800597e:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005980:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005982:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005984:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005986:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005988:	f8df c084 	ldr.w	ip, [pc, #132]	; 8005a10 <HAL_DMA_Init+0x4f0>
 800598c:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005990:	69a6      	ldr	r6, [r4, #24]
 8005992:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005996:	69e5      	ldr	r5, [r4, #28]
 8005998:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800599c:	4e1b      	ldr	r6, [pc, #108]	; (8005a0c <HAL_DMA_Init+0x4ec>)
 800599e:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 80059a2:	441e      	add	r6, r3
 80059a4:	6a25      	ldr	r5, [r4, #32]
 80059a6:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 80059aa:	fbac 6506 	umull	r6, r5, ip, r6
 80059ae:	433a      	orrs	r2, r7
 80059b0:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80059b2:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80059b4:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80059b6:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80059b8:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80059ba:	f7ff fcc9 	bl	8005350 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80059be:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80059c0:	2301      	movs	r3, #1
 80059c2:	f002 021f 	and.w	r2, r2, #31
 80059c6:	4093      	lsls	r3, r2
 80059c8:	6043      	str	r3, [r0, #4]
 80059ca:	e641      	b.n	8005650 <HAL_DMA_Init+0x130>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80059cc:	2110      	movs	r1, #16
 80059ce:	e7d6      	b.n	800597e <HAL_DMA_Init+0x45e>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059d0:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80059d2:	2303      	movs	r3, #3
    return HAL_ERROR;
 80059d4:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059d6:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80059d8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80059dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059de:	bf00      	nop
 80059e0:	c3c0003f 	.word	0xc3c0003f
 80059e4:	58025408 	.word	0x58025408
 80059e8:	5802541c 	.word	0x5802541c
 80059ec:	58025430 	.word	0x58025430
 80059f0:	58025494 	.word	0x58025494
 80059f4:	1000823f 	.word	0x1000823f
 80059f8:	40020940 	.word	0x40020940
 80059fc:	1600963f 	.word	0x1600963f
 8005a00:	58025940 	.word	0x58025940
 8005a04:	58025458 	.word	0x58025458
 8005a08:	fffe000f 	.word	0xfffe000f
 8005a0c:	a7fdabf8 	.word	0xa7fdabf8
 8005a10:	cccccccd 	.word	0xcccccccd

08005a14 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8005a14:	2800      	cmp	r0, #0
 8005a16:	f000 818a 	beq.w	8005d2e <HAL_DMA_Start_IT+0x31a>
{
 8005a1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a1e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8005a20:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005a24:	2801      	cmp	r0, #1
 8005a26:	f000 8184 	beq.w	8005d32 <HAL_DMA_Start_IT+0x31e>
 8005a2a:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a2c:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8005a30:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 8005a32:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a36:	d007      	beq.n	8005a48 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8005a38:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8005a3e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a42:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8005a48:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a4a:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 8005a4e:	4858      	ldr	r0, [pc, #352]	; (8005bb0 <HAL_DMA_Start_IT+0x19c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a50:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE(hdma);
 8005a52:	4e58      	ldr	r6, [pc, #352]	; (8005bb4 <HAL_DMA_Start_IT+0x1a0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a54:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a58:	42b5      	cmp	r5, r6
 8005a5a:	bf18      	it	ne
 8005a5c:	4285      	cmpne	r5, r0
    __HAL_DMA_DISABLE(hdma);
 8005a5e:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8005bbc <HAL_DMA_Start_IT+0x1a8>
 8005a62:	f106 0630 	add.w	r6, r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a66:	6567      	str	r7, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8005a68:	bf0c      	ite	eq
 8005a6a:	2001      	moveq	r0, #1
 8005a6c:	2000      	movne	r0, #0
 8005a6e:	4f52      	ldr	r7, [pc, #328]	; (8005bb8 <HAL_DMA_Start_IT+0x1a4>)
 8005a70:	4565      	cmp	r5, ip
 8005a72:	bf08      	it	eq
 8005a74:	f040 0001 	orreq.w	r0, r0, #1
 8005a78:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005a7c:	42b5      	cmp	r5, r6
 8005a7e:	bf08      	it	eq
 8005a80:	f040 0001 	orreq.w	r0, r0, #1
 8005a84:	f506 7662 	add.w	r6, r6, #904	; 0x388
 8005a88:	4565      	cmp	r5, ip
 8005a8a:	bf08      	it	eq
 8005a8c:	f040 0001 	orreq.w	r0, r0, #1
 8005a90:	f50c 7c62 	add.w	ip, ip, #904	; 0x388
 8005a94:	42bd      	cmp	r5, r7
 8005a96:	bf08      	it	eq
 8005a98:	f040 0001 	orreq.w	r0, r0, #1
 8005a9c:	f507 7762 	add.w	r7, r7, #904	; 0x388
 8005aa0:	42b5      	cmp	r5, r6
 8005aa2:	bf08      	it	eq
 8005aa4:	f040 0001 	orreq.w	r0, r0, #1
 8005aa8:	3648      	adds	r6, #72	; 0x48
 8005aaa:	4565      	cmp	r5, ip
 8005aac:	bf08      	it	eq
 8005aae:	f040 0001 	orreq.w	r0, r0, #1
 8005ab2:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005ab6:	42bd      	cmp	r5, r7
 8005ab8:	bf08      	it	eq
 8005aba:	f040 0001 	orreq.w	r0, r0, #1
 8005abe:	3748      	adds	r7, #72	; 0x48
 8005ac0:	42b5      	cmp	r5, r6
 8005ac2:	bf08      	it	eq
 8005ac4:	f040 0001 	orreq.w	r0, r0, #1
 8005ac8:	3648      	adds	r6, #72	; 0x48
 8005aca:	4565      	cmp	r5, ip
 8005acc:	bf08      	it	eq
 8005ace:	f040 0001 	orreq.w	r0, r0, #1
 8005ad2:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005ad6:	42bd      	cmp	r5, r7
 8005ad8:	bf08      	it	eq
 8005ada:	f040 0001 	orreq.w	r0, r0, #1
 8005ade:	f5a7 678f 	sub.w	r7, r7, #1144	; 0x478
 8005ae2:	42b5      	cmp	r5, r6
 8005ae4:	bf08      	it	eq
 8005ae6:	f040 0001 	orreq.w	r0, r0, #1
 8005aea:	f5a6 668f 	sub.w	r6, r6, #1144	; 0x478
 8005aee:	4565      	cmp	r5, ip
 8005af0:	bf14      	ite	ne
 8005af2:	4682      	movne	sl, r0
 8005af4:	f040 0a01 	orreq.w	sl, r0, #1
 8005af8:	42b5      	cmp	r5, r6
 8005afa:	bf18      	it	ne
 8005afc:	42bd      	cmpne	r5, r7
 8005afe:	bf0c      	ite	eq
 8005b00:	2601      	moveq	r6, #1
 8005b02:	2600      	movne	r6, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_DMA_Start_IT+0xf8>
 8005b06:	f1ba 0f00 	cmp.w	sl, #0
 8005b0a:	d059      	beq.n	8005bc0 <HAL_DMA_Start_IT+0x1ac>
 8005b0c:	682f      	ldr	r7, [r5, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b0e:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005b12:	f027 0701 	bic.w	r7, r7, #1
 8005b16:	602f      	str	r7, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b18:	2e00      	cmp	r6, #0
 8005b1a:	f000 8084 	beq.w	8005c26 <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b1e:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005b20:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005b24:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005b26:	f1be 0f00 	cmp.w	lr, #0
 8005b2a:	d002      	beq.n	8005b32 <HAL_DMA_Start_IT+0x11e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b2c:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005b30:	6078      	str	r0, [r7, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b32:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005b34:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b38:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b3c:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b40:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b44:	fa09 f707 	lsl.w	r7, r9, r7
 8005b48:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b4c:	682f      	ldr	r7, [r5, #0]
 8005b4e:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 8005b52:	602f      	str	r7, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005b54:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b56:	f000 80ef 	beq.w	8005d38 <HAL_DMA_Start_IT+0x324>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005b5a:	60a9      	str	r1, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005b5c:	60ea      	str	r2, [r5, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b5e:	b91e      	cbnz	r6, 8005b68 <HAL_DMA_Start_IT+0x154>
 8005b60:	f1ba 0f00 	cmp.w	sl, #0
 8005b64:	f000 80ee 	beq.w	8005d44 <HAL_DMA_Start_IT+0x330>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b68:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005b6a:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b6c:	f023 031e 	bic.w	r3, r3, #30
 8005b70:	f043 0316 	orr.w	r3, r3, #22
 8005b74:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005b76:	b11a      	cbz	r2, 8005b80 <HAL_DMA_Start_IT+0x16c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005b78:	682b      	ldr	r3, [r5, #0]
 8005b7a:	f043 0308 	orr.w	r3, r3, #8
 8005b7e:	602b      	str	r3, [r5, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005b80:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	03d2      	lsls	r2, r2, #15
 8005b86:	d503      	bpl.n	8005b90 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b8e:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8005b90:	f1be 0f00 	cmp.w	lr, #0
 8005b94:	d005      	beq.n	8005ba2 <HAL_DMA_Start_IT+0x18e>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005b96:	f8de 3000 	ldr.w	r3, [lr]
 8005b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b9e:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 8005ba2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	602b      	str	r3, [r5, #0]
}
 8005bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bb0:	40020040 	.word	0x40020040
 8005bb4:	40020058 	.word	0x40020058
 8005bb8:	400200b8 	.word	0x400200b8
 8005bbc:	40020070 	.word	0x40020070
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005bc0:	4f65      	ldr	r7, [pc, #404]	; (8005d58 <HAL_DMA_Start_IT+0x344>)
 8005bc2:	f8df e19c 	ldr.w	lr, [pc, #412]	; 8005d60 <HAL_DMA_Start_IT+0x34c>
 8005bc6:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8005d64 <HAL_DMA_Start_IT+0x350>
 8005bca:	4575      	cmp	r5, lr
 8005bcc:	bf18      	it	ne
 8005bce:	42bd      	cmpne	r5, r7
 8005bd0:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 8005bd4:	bf0c      	ite	eq
 8005bd6:	2701      	moveq	r7, #1
 8005bd8:	2700      	movne	r7, #0
 8005bda:	4565      	cmp	r5, ip
 8005bdc:	bf08      	it	eq
 8005bde:	f047 0701 	orreq.w	r7, r7, #1
 8005be2:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005be6:	4575      	cmp	r5, lr
 8005be8:	bf08      	it	eq
 8005bea:	f047 0701 	orreq.w	r7, r7, #1
 8005bee:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005bf2:	4565      	cmp	r5, ip
 8005bf4:	bf08      	it	eq
 8005bf6:	f047 0701 	orreq.w	r7, r7, #1
 8005bfa:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005bfe:	4575      	cmp	r5, lr
 8005c00:	bf08      	it	eq
 8005c02:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005c06:	f8d5 e000 	ldr.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c0a:	4565      	cmp	r5, ip
 8005c0c:	bf08      	it	eq
 8005c0e:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005c12:	f02e 0e01 	bic.w	lr, lr, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c16:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005c1a:	f8c5 e000 	str.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c1e:	b917      	cbnz	r7, 8005c26 <HAL_DMA_Start_IT+0x212>
 8005c20:	4f4e      	ldr	r7, [pc, #312]	; (8005d5c <HAL_DMA_Start_IT+0x348>)
 8005c22:	42bd      	cmp	r5, r7
 8005c24:	d10d      	bne.n	8005c42 <HAL_DMA_Start_IT+0x22e>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c26:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005c28:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005c2c:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005c2e:	f1be 0f00 	cmp.w	lr, #0
 8005c32:	d002      	beq.n	8005c3a <HAL_DMA_Start_IT+0x226>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c34:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005c38:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c3a:	f1ba 0f00 	cmp.w	sl, #0
 8005c3e:	f47f af78 	bne.w	8005b32 <HAL_DMA_Start_IT+0x11e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005c42:	4f47      	ldr	r7, [pc, #284]	; (8005d60 <HAL_DMA_Start_IT+0x34c>)
 8005c44:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8005d58 <HAL_DMA_Start_IT+0x344>
 8005c48:	f8df e118 	ldr.w	lr, [pc, #280]	; 8005d64 <HAL_DMA_Start_IT+0x350>
 8005c4c:	4545      	cmp	r5, r8
 8005c4e:	bf18      	it	ne
 8005c50:	42bd      	cmpne	r5, r7
 8005c52:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005c56:	bf0c      	ite	eq
 8005c58:	2701      	moveq	r7, #1
 8005c5a:	2700      	movne	r7, #0
 8005c5c:	4575      	cmp	r5, lr
 8005c5e:	bf08      	it	eq
 8005c60:	f047 0701 	orreq.w	r7, r7, #1
 8005c64:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005c68:	4545      	cmp	r5, r8
 8005c6a:	bf08      	it	eq
 8005c6c:	f047 0701 	orreq.w	r7, r7, #1
 8005c70:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005c74:	4575      	cmp	r5, lr
 8005c76:	bf08      	it	eq
 8005c78:	f047 0701 	orreq.w	r7, r7, #1
 8005c7c:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005c80:	4545      	cmp	r5, r8
 8005c82:	bf08      	it	eq
 8005c84:	f047 0701 	orreq.w	r7, r7, #1
 8005c88:	4575      	cmp	r5, lr
 8005c8a:	bf08      	it	eq
 8005c8c:	f047 0701 	orreq.w	r7, r7, #1
 8005c90:	b917      	cbnz	r7, 8005c98 <HAL_DMA_Start_IT+0x284>
 8005c92:	4f32      	ldr	r7, [pc, #200]	; (8005d5c <HAL_DMA_Start_IT+0x348>)
 8005c94:	42bd      	cmp	r5, r7
 8005c96:	d155      	bne.n	8005d44 <HAL_DMA_Start_IT+0x330>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c98:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005c9a:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c9e:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005ca2:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ca6:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005caa:	fa0e f707 	lsl.w	r7, lr, r7
 8005cae:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005cb2:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cb4:	d043      	beq.n	8005d3e <HAL_DMA_Start_IT+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005cb6:	60a9      	str	r1, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005cb8:	60ea      	str	r2, [r5, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005cba:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005cbc:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005cbe:	f023 030e 	bic.w	r3, r3, #14
 8005cc2:	f043 030a 	orr.w	r3, r3, #10
 8005cc6:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	d02d      	beq.n	8005d28 <HAL_DMA_Start_IT+0x314>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005ccc:	682b      	ldr	r3, [r5, #0]
 8005cce:	f043 0304 	orr.w	r3, r3, #4
 8005cd2:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cd4:	4b20      	ldr	r3, [pc, #128]	; (8005d58 <HAL_DMA_Start_IT+0x344>)
 8005cd6:	4a22      	ldr	r2, [pc, #136]	; (8005d60 <HAL_DMA_Start_IT+0x34c>)
 8005cd8:	4922      	ldr	r1, [pc, #136]	; (8005d64 <HAL_DMA_Start_IT+0x350>)
 8005cda:	4295      	cmp	r5, r2
 8005cdc:	bf18      	it	ne
 8005cde:	429d      	cmpne	r5, r3
 8005ce0:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8005ce4:	bf0c      	ite	eq
 8005ce6:	2301      	moveq	r3, #1
 8005ce8:	2300      	movne	r3, #0
 8005cea:	428d      	cmp	r5, r1
 8005cec:	bf08      	it	eq
 8005cee:	f043 0301 	orreq.w	r3, r3, #1
 8005cf2:	3128      	adds	r1, #40	; 0x28
 8005cf4:	4295      	cmp	r5, r2
 8005cf6:	bf08      	it	eq
 8005cf8:	f043 0301 	orreq.w	r3, r3, #1
 8005cfc:	3228      	adds	r2, #40	; 0x28
 8005cfe:	428d      	cmp	r5, r1
 8005d00:	bf08      	it	eq
 8005d02:	f043 0301 	orreq.w	r3, r3, #1
 8005d06:	3128      	adds	r1, #40	; 0x28
 8005d08:	4295      	cmp	r5, r2
 8005d0a:	bf08      	it	eq
 8005d0c:	f043 0301 	orreq.w	r3, r3, #1
 8005d10:	3228      	adds	r2, #40	; 0x28
 8005d12:	428d      	cmp	r5, r1
 8005d14:	bf08      	it	eq
 8005d16:	f043 0301 	orreq.w	r3, r3, #1
 8005d1a:	4295      	cmp	r5, r2
 8005d1c:	bf08      	it	eq
 8005d1e:	f043 0301 	orreq.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f43f af3d 	beq.w	8005ba2 <HAL_DMA_Start_IT+0x18e>
 8005d28:	f8d4 e06c 	ldr.w	lr, [r4, #108]	; 0x6c
 8005d2c:	e728      	b.n	8005b80 <HAL_DMA_Start_IT+0x16c>
    return HAL_ERROR;
 8005d2e:	2001      	movs	r0, #1
}
 8005d30:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8005d32:	2002      	movs	r0, #2
}
 8005d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005d38:	60aa      	str	r2, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005d3a:	60e9      	str	r1, [r5, #12]
 8005d3c:	e70f      	b.n	8005b5e <HAL_DMA_Start_IT+0x14a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005d3e:	60aa      	str	r2, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005d40:	60e9      	str	r1, [r5, #12]
 8005d42:	e7ba      	b.n	8005cba <HAL_DMA_Start_IT+0x2a6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005d44:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005d46:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005d48:	f023 030e 	bic.w	r3, r3, #14
 8005d4c:	f043 030a 	orr.w	r3, r3, #10
 8005d50:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005d52:	2a00      	cmp	r2, #0
 8005d54:	d1ba      	bne.n	8005ccc <HAL_DMA_Start_IT+0x2b8>
 8005d56:	e7bd      	b.n	8005cd4 <HAL_DMA_Start_IT+0x2c0>
 8005d58:	5802541c 	.word	0x5802541c
 8005d5c:	58025494 	.word	0x58025494
 8005d60:	58025408 	.word	0x58025408
 8005d64:	58025430 	.word	0x58025430

08005d68 <HAL_DMA_Abort>:
{
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8005d6c:	f7fd ff02 	bl	8003b74 <HAL_GetTick>
  if(hdma == NULL)
 8005d70:	2d00      	cmp	r5, #0
 8005d72:	f000 8128 	beq.w	8005fc6 <HAL_DMA_Abort+0x25e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d76:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	f040 80e1 	bne.w	8005f42 <HAL_DMA_Abort+0x1da>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d80:	682c      	ldr	r4, [r5, #0]
 8005d82:	4606      	mov	r6, r0
 8005d84:	4b91      	ldr	r3, [pc, #580]	; (8005fcc <HAL_DMA_Abort+0x264>)
 8005d86:	4992      	ldr	r1, [pc, #584]	; (8005fd0 <HAL_DMA_Abort+0x268>)
 8005d88:	4a92      	ldr	r2, [pc, #584]	; (8005fd4 <HAL_DMA_Abort+0x26c>)
 8005d8a:	428c      	cmp	r4, r1
 8005d8c:	bf18      	it	ne
 8005d8e:	429c      	cmpne	r4, r3
 8005d90:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8005d94:	4890      	ldr	r0, [pc, #576]	; (8005fd8 <HAL_DMA_Abort+0x270>)
 8005d96:	bf0c      	ite	eq
 8005d98:	2301      	moveq	r3, #1
 8005d9a:	2300      	movne	r3, #0
 8005d9c:	4294      	cmp	r4, r2
 8005d9e:	bf08      	it	eq
 8005da0:	f043 0301 	orreq.w	r3, r3, #1
 8005da4:	3248      	adds	r2, #72	; 0x48
 8005da6:	428c      	cmp	r4, r1
 8005da8:	bf08      	it	eq
 8005daa:	f043 0301 	orreq.w	r3, r3, #1
 8005dae:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005db2:	4284      	cmp	r4, r0
 8005db4:	bf08      	it	eq
 8005db6:	f043 0301 	orreq.w	r3, r3, #1
 8005dba:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005dbe:	4294      	cmp	r4, r2
 8005dc0:	bf08      	it	eq
 8005dc2:	f043 0301 	orreq.w	r3, r3, #1
 8005dc6:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8005dca:	428c      	cmp	r4, r1
 8005dcc:	bf08      	it	eq
 8005dce:	f043 0301 	orreq.w	r3, r3, #1
 8005dd2:	3148      	adds	r1, #72	; 0x48
 8005dd4:	4284      	cmp	r4, r0
 8005dd6:	bf08      	it	eq
 8005dd8:	f043 0301 	orreq.w	r3, r3, #1
 8005ddc:	3048      	adds	r0, #72	; 0x48
 8005dde:	4294      	cmp	r4, r2
 8005de0:	bf08      	it	eq
 8005de2:	f043 0301 	orreq.w	r3, r3, #1
 8005de6:	3248      	adds	r2, #72	; 0x48
 8005de8:	428c      	cmp	r4, r1
 8005dea:	bf08      	it	eq
 8005dec:	f043 0301 	orreq.w	r3, r3, #1
 8005df0:	3148      	adds	r1, #72	; 0x48
 8005df2:	4284      	cmp	r4, r0
 8005df4:	bf08      	it	eq
 8005df6:	f043 0301 	orreq.w	r3, r3, #1
 8005dfa:	3048      	adds	r0, #72	; 0x48
 8005dfc:	4294      	cmp	r4, r2
 8005dfe:	bf08      	it	eq
 8005e00:	f043 0301 	orreq.w	r3, r3, #1
 8005e04:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8005e08:	428c      	cmp	r4, r1
 8005e0a:	bf08      	it	eq
 8005e0c:	f043 0301 	orreq.w	r3, r3, #1
 8005e10:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 8005e14:	4284      	cmp	r4, r0
 8005e16:	bf08      	it	eq
 8005e18:	f043 0301 	orreq.w	r3, r3, #1
 8005e1c:	428c      	cmp	r4, r1
 8005e1e:	bf18      	it	ne
 8005e20:	4294      	cmpne	r4, r2
 8005e22:	bf0c      	ite	eq
 8005e24:	2201      	moveq	r2, #1
 8005e26:	2200      	movne	r2, #0
 8005e28:	d002      	beq.n	8005e30 <HAL_DMA_Abort+0xc8>
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 8090 	beq.w	8005f50 <HAL_DMA_Abort+0x1e8>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005e30:	6821      	ldr	r1, [r4, #0]
 8005e32:	f021 011e 	bic.w	r1, r1, #30
 8005e36:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005e38:	6961      	ldr	r1, [r4, #20]
 8005e3a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e3e:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e40:	2a00      	cmp	r2, #0
 8005e42:	f000 80b0 	beq.w	8005fa6 <HAL_DMA_Abort+0x23e>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e46:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005e48:	6813      	ldr	r3, [r2, #0]
 8005e4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e4e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005e50:	6823      	ldr	r3, [r4, #0]
 8005e52:	f023 0301 	bic.w	r3, r3, #1
 8005e56:	6023      	str	r3, [r4, #0]
 8005e58:	e005      	b.n	8005e66 <HAL_DMA_Abort+0xfe>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e5a:	f7fd fe8b 	bl	8003b74 <HAL_GetTick>
 8005e5e:	1b83      	subs	r3, r0, r6
 8005e60:	2b05      	cmp	r3, #5
 8005e62:	f200 80a6 	bhi.w	8005fb2 <HAL_DMA_Abort+0x24a>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	07db      	lsls	r3, r3, #31
 8005e6a:	d4f6      	bmi.n	8005e5a <HAL_DMA_Abort+0xf2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e6c:	682a      	ldr	r2, [r5, #0]
 8005e6e:	4b57      	ldr	r3, [pc, #348]	; (8005fcc <HAL_DMA_Abort+0x264>)
 8005e70:	4957      	ldr	r1, [pc, #348]	; (8005fd0 <HAL_DMA_Abort+0x268>)
 8005e72:	4c58      	ldr	r4, [pc, #352]	; (8005fd4 <HAL_DMA_Abort+0x26c>)
 8005e74:	428a      	cmp	r2, r1
 8005e76:	bf18      	it	ne
 8005e78:	429a      	cmpne	r2, r3
 8005e7a:	4858      	ldr	r0, [pc, #352]	; (8005fdc <HAL_DMA_Abort+0x274>)
 8005e7c:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8005e80:	bf0c      	ite	eq
 8005e82:	2301      	moveq	r3, #1
 8005e84:	2300      	movne	r3, #0
 8005e86:	42a2      	cmp	r2, r4
 8005e88:	bf08      	it	eq
 8005e8a:	f043 0301 	orreq.w	r3, r3, #1
 8005e8e:	3448      	adds	r4, #72	; 0x48
 8005e90:	4282      	cmp	r2, r0
 8005e92:	bf08      	it	eq
 8005e94:	f043 0301 	orreq.w	r3, r3, #1
 8005e98:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005e9c:	428a      	cmp	r2, r1
 8005e9e:	bf08      	it	eq
 8005ea0:	f043 0301 	orreq.w	r3, r3, #1
 8005ea4:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005ea8:	42a2      	cmp	r2, r4
 8005eaa:	bf08      	it	eq
 8005eac:	f043 0301 	orreq.w	r3, r3, #1
 8005eb0:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8005eb4:	4282      	cmp	r2, r0
 8005eb6:	bf08      	it	eq
 8005eb8:	f043 0301 	orreq.w	r3, r3, #1
 8005ebc:	3048      	adds	r0, #72	; 0x48
 8005ebe:	428a      	cmp	r2, r1
 8005ec0:	bf08      	it	eq
 8005ec2:	f043 0301 	orreq.w	r3, r3, #1
 8005ec6:	3148      	adds	r1, #72	; 0x48
 8005ec8:	42a2      	cmp	r2, r4
 8005eca:	bf08      	it	eq
 8005ecc:	f043 0301 	orreq.w	r3, r3, #1
 8005ed0:	3448      	adds	r4, #72	; 0x48
 8005ed2:	4282      	cmp	r2, r0
 8005ed4:	bf08      	it	eq
 8005ed6:	f043 0301 	orreq.w	r3, r3, #1
 8005eda:	3048      	adds	r0, #72	; 0x48
 8005edc:	428a      	cmp	r2, r1
 8005ede:	bf08      	it	eq
 8005ee0:	f043 0301 	orreq.w	r3, r3, #1
 8005ee4:	3148      	adds	r1, #72	; 0x48
 8005ee6:	42a2      	cmp	r2, r4
 8005ee8:	bf08      	it	eq
 8005eea:	f043 0301 	orreq.w	r3, r3, #1
 8005eee:	4282      	cmp	r2, r0
 8005ef0:	bf08      	it	eq
 8005ef2:	f043 0301 	orreq.w	r3, r3, #1
 8005ef6:	428a      	cmp	r2, r1
 8005ef8:	bf08      	it	eq
 8005efa:	f043 0301 	orreq.w	r3, r3, #1
 8005efe:	b933      	cbnz	r3, 8005f0e <HAL_DMA_Abort+0x1a6>
 8005f00:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8005f04:	4b36      	ldr	r3, [pc, #216]	; (8005fe0 <HAL_DMA_Abort+0x278>)
 8005f06:	429a      	cmp	r2, r3
 8005f08:	bf18      	it	ne
 8005f0a:	428a      	cmpne	r2, r1
 8005f0c:	d172      	bne.n	8005ff4 <HAL_DMA_Abort+0x28c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f0e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005f10:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f12:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f14:	f002 021f 	and.w	r2, r2, #31
 8005f18:	4093      	lsls	r3, r2
 8005f1a:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8005f1c:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f1e:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8005f22:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005f24:	b133      	cbz	r3, 8005f34 <HAL_DMA_Abort+0x1cc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f26:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f28:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8005f2a:	6f68      	ldr	r0, [r5, #116]	; 0x74
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f30:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f32:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005f34:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005f36:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8005f38:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8005f3c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f42:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8005f44:	2300      	movs	r3, #0
    return HAL_ERROR;
 8005f46:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f48:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8005f4a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f50:	4a24      	ldr	r2, [pc, #144]	; (8005fe4 <HAL_DMA_Abort+0x27c>)
 8005f52:	4925      	ldr	r1, [pc, #148]	; (8005fe8 <HAL_DMA_Abort+0x280>)
 8005f54:	4825      	ldr	r0, [pc, #148]	; (8005fec <HAL_DMA_Abort+0x284>)
 8005f56:	428c      	cmp	r4, r1
 8005f58:	bf18      	it	ne
 8005f5a:	4294      	cmpne	r4, r2
 8005f5c:	f101 013c 	add.w	r1, r1, #60	; 0x3c
 8005f60:	bf0c      	ite	eq
 8005f62:	2201      	moveq	r2, #1
 8005f64:	2200      	movne	r2, #0
 8005f66:	4284      	cmp	r4, r0
 8005f68:	bf08      	it	eq
 8005f6a:	f042 0201 	orreq.w	r2, r2, #1
 8005f6e:	3028      	adds	r0, #40	; 0x28
 8005f70:	428c      	cmp	r4, r1
 8005f72:	bf08      	it	eq
 8005f74:	f042 0201 	orreq.w	r2, r2, #1
 8005f78:	3128      	adds	r1, #40	; 0x28
 8005f7a:	4284      	cmp	r4, r0
 8005f7c:	bf08      	it	eq
 8005f7e:	f042 0201 	orreq.w	r2, r2, #1
 8005f82:	3028      	adds	r0, #40	; 0x28
 8005f84:	428c      	cmp	r4, r1
 8005f86:	bf08      	it	eq
 8005f88:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f8c:	6821      	ldr	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f8e:	4284      	cmp	r4, r0
 8005f90:	bf08      	it	eq
 8005f92:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f96:	f021 010e 	bic.w	r1, r1, #14
 8005f9a:	6021      	str	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f9c:	b91a      	cbnz	r2, 8005fa6 <HAL_DMA_Abort+0x23e>
 8005f9e:	4a14      	ldr	r2, [pc, #80]	; (8005ff0 <HAL_DMA_Abort+0x288>)
 8005fa0:	4294      	cmp	r4, r2
 8005fa2:	f47f af55 	bne.w	8005e50 <HAL_DMA_Abort+0xe8>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005fa6:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8005fa8:	680a      	ldr	r2, [r1, #0]
 8005faa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fae:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8005fb0:	e74e      	b.n	8005e50 <HAL_DMA_Abort+0xe8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fb2:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8005fb4:	2200      	movs	r2, #0
        hdma->State = HAL_DMA_STATE_ERROR;
 8005fb6:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005fb8:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fba:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8005fbc:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8005fc0:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005fc4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005fc6:	2001      	movs	r0, #1
}
 8005fc8:	bd70      	pop	{r4, r5, r6, pc}
 8005fca:	bf00      	nop
 8005fcc:	40020058 	.word	0x40020058
 8005fd0:	40020040 	.word	0x40020040
 8005fd4:	40020070 	.word	0x40020070
 8005fd8:	400200a0 	.word	0x400200a0
 8005fdc:	40020088 	.word	0x40020088
 8005fe0:	40020028 	.word	0x40020028
 8005fe4:	5802541c 	.word	0x5802541c
 8005fe8:	58025408 	.word	0x58025408
 8005fec:	58025430 	.word	0x58025430
 8005ff0:	58025494 	.word	0x58025494
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ff4:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8005ff8:	4b18      	ldr	r3, [pc, #96]	; (800605c <HAL_DMA_Abort+0x2f4>)
 8005ffa:	4819      	ldr	r0, [pc, #100]	; (8006060 <HAL_DMA_Abort+0x2f8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ffc:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ffe:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8006002:	42a2      	cmp	r2, r4
 8006004:	bf18      	it	ne
 8006006:	429a      	cmpne	r2, r3
 8006008:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 800600c:	bf0c      	ite	eq
 800600e:	2301      	moveq	r3, #1
 8006010:	2300      	movne	r3, #0
 8006012:	4282      	cmp	r2, r0
 8006014:	bf08      	it	eq
 8006016:	f043 0301 	orreq.w	r3, r3, #1
 800601a:	3028      	adds	r0, #40	; 0x28
 800601c:	42a2      	cmp	r2, r4
 800601e:	bf08      	it	eq
 8006020:	f043 0301 	orreq.w	r3, r3, #1
 8006024:	3428      	adds	r4, #40	; 0x28
 8006026:	4282      	cmp	r2, r0
 8006028:	bf08      	it	eq
 800602a:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800602e:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006030:	42a2      	cmp	r2, r4
 8006032:	bf08      	it	eq
 8006034:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006038:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800603c:	3414      	adds	r4, #20
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800603e:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006040:	42a2      	cmp	r2, r4
 8006042:	bf08      	it	eq
 8006044:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006048:	6dac      	ldr	r4, [r5, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800604a:	6061      	str	r1, [r4, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800604c:	2b00      	cmp	r3, #0
 800604e:	f47f af65 	bne.w	8005f1c <HAL_DMA_Abort+0x1b4>
 8006052:	4b04      	ldr	r3, [pc, #16]	; (8006064 <HAL_DMA_Abort+0x2fc>)
 8006054:	429a      	cmp	r2, r3
 8006056:	f43f af61 	beq.w	8005f1c <HAL_DMA_Abort+0x1b4>
 800605a:	e76b      	b.n	8005f34 <HAL_DMA_Abort+0x1cc>
 800605c:	5802541c 	.word	0x5802541c
 8006060:	58025430 	.word	0x58025430
 8006064:	58025494 	.word	0x58025494

08006068 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8006068:	2800      	cmp	r0, #0
 800606a:	d060      	beq.n	800612e <HAL_DMA_Abort_IT+0xc6>
{
 800606c:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800606e:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8006072:	4603      	mov	r3, r0
 8006074:	2a02      	cmp	r2, #2
 8006076:	d156      	bne.n	8006126 <HAL_DMA_Abort_IT+0xbe>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006078:	6801      	ldr	r1, [r0, #0]
 800607a:	4a59      	ldr	r2, [pc, #356]	; (80061e0 <HAL_DMA_Abort_IT+0x178>)
 800607c:	4291      	cmp	r1, r2
 800607e:	d049      	beq.n	8006114 <HAL_DMA_Abort_IT+0xac>
 8006080:	3218      	adds	r2, #24
 8006082:	4291      	cmp	r1, r2
 8006084:	d046      	beq.n	8006114 <HAL_DMA_Abort_IT+0xac>
 8006086:	3230      	adds	r2, #48	; 0x30
 8006088:	4856      	ldr	r0, [pc, #344]	; (80061e4 <HAL_DMA_Abort_IT+0x17c>)
 800608a:	4c57      	ldr	r4, [pc, #348]	; (80061e8 <HAL_DMA_Abort_IT+0x180>)
 800608c:	4281      	cmp	r1, r0
 800608e:	bf18      	it	ne
 8006090:	4291      	cmpne	r1, r2
 8006092:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006096:	4d55      	ldr	r5, [pc, #340]	; (80061ec <HAL_DMA_Abort_IT+0x184>)
 8006098:	bf0c      	ite	eq
 800609a:	2201      	moveq	r2, #1
 800609c:	2200      	movne	r2, #0
 800609e:	42a1      	cmp	r1, r4
 80060a0:	bf08      	it	eq
 80060a2:	f042 0201 	orreq.w	r2, r2, #1
 80060a6:	3448      	adds	r4, #72	; 0x48
 80060a8:	4281      	cmp	r1, r0
 80060aa:	bf08      	it	eq
 80060ac:	f042 0201 	orreq.w	r2, r2, #1
 80060b0:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80060b4:	42a9      	cmp	r1, r5
 80060b6:	bf08      	it	eq
 80060b8:	f042 0201 	orreq.w	r2, r2, #1
 80060bc:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80060c0:	42a1      	cmp	r1, r4
 80060c2:	bf08      	it	eq
 80060c4:	f042 0201 	orreq.w	r2, r2, #1
 80060c8:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80060cc:	4281      	cmp	r1, r0
 80060ce:	bf08      	it	eq
 80060d0:	f042 0201 	orreq.w	r2, r2, #1
 80060d4:	3048      	adds	r0, #72	; 0x48
 80060d6:	42a9      	cmp	r1, r5
 80060d8:	bf08      	it	eq
 80060da:	f042 0201 	orreq.w	r2, r2, #1
 80060de:	3548      	adds	r5, #72	; 0x48
 80060e0:	42a1      	cmp	r1, r4
 80060e2:	bf08      	it	eq
 80060e4:	f042 0201 	orreq.w	r2, r2, #1
 80060e8:	3448      	adds	r4, #72	; 0x48
 80060ea:	4281      	cmp	r1, r0
 80060ec:	bf08      	it	eq
 80060ee:	f042 0201 	orreq.w	r2, r2, #1
 80060f2:	3048      	adds	r0, #72	; 0x48
 80060f4:	42a9      	cmp	r1, r5
 80060f6:	bf08      	it	eq
 80060f8:	f042 0201 	orreq.w	r2, r2, #1
 80060fc:	42a1      	cmp	r1, r4
 80060fe:	bf08      	it	eq
 8006100:	f042 0201 	orreq.w	r2, r2, #1
 8006104:	4281      	cmp	r1, r0
 8006106:	bf08      	it	eq
 8006108:	f042 0201 	orreq.w	r2, r2, #1
 800610c:	b912      	cbnz	r2, 8006114 <HAL_DMA_Abort_IT+0xac>
 800610e:	4a38      	ldr	r2, [pc, #224]	; (80061f0 <HAL_DMA_Abort_IT+0x188>)
 8006110:	4291      	cmp	r1, r2
 8006112:	d10e      	bne.n	8006132 <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 8006114:	2204      	movs	r2, #4
  return HAL_OK;
 8006116:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8006118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800611c:	680b      	ldr	r3, [r1, #0]
 800611e:	f023 0301 	bic.w	r3, r3, #1
 8006122:	600b      	str	r3, [r1, #0]
}
 8006124:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006126:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8006128:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800612a:	655a      	str	r2, [r3, #84]	; 0x54
}
 800612c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800612e:	2001      	movs	r0, #1
}
 8006130:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006132:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8006136:	4a2f      	ldr	r2, [pc, #188]	; (80061f4 <HAL_DMA_Abort_IT+0x18c>)
 8006138:	482f      	ldr	r0, [pc, #188]	; (80061f8 <HAL_DMA_Abort_IT+0x190>)
 800613a:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 800613e:	4d2f      	ldr	r5, [pc, #188]	; (80061fc <HAL_DMA_Abort_IT+0x194>)
 8006140:	42a1      	cmp	r1, r4
 8006142:	bf18      	it	ne
 8006144:	4291      	cmpne	r1, r2
 8006146:	f104 0450 	add.w	r4, r4, #80	; 0x50
 800614a:	bf0c      	ite	eq
 800614c:	2201      	moveq	r2, #1
 800614e:	2200      	movne	r2, #0
 8006150:	4281      	cmp	r1, r0
 8006152:	bf08      	it	eq
 8006154:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006158:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800615a:	42a9      	cmp	r1, r5
 800615c:	bf08      	it	eq
 800615e:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006162:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006166:	3528      	adds	r5, #40	; 0x28
 8006168:	42a1      	cmp	r1, r4
 800616a:	bf08      	it	eq
 800616c:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006170:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006172:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 8006174:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006176:	42a9      	cmp	r1, r5
 8006178:	bf08      	it	eq
 800617a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800617e:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006182:	42a1      	cmp	r1, r4
 8006184:	bf08      	it	eq
 8006186:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800618a:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800618c:	b912      	cbnz	r2, 8006194 <HAL_DMA_Abort_IT+0x12c>
 800618e:	4a1c      	ldr	r2, [pc, #112]	; (8006200 <HAL_DMA_Abort_IT+0x198>)
 8006190:	4291      	cmp	r1, r2
 8006192:	d117      	bne.n	80061c4 <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006194:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006196:	2101      	movs	r1, #1
 8006198:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800619a:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800619c:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061a0:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061a6:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061a8:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061aa:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 80061ac:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061b0:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061b2:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80061b4:	b132      	cbz	r2, 80061c4 <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061b6:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061b8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80061ba:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061bc:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80061c0:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061c2:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 80061c4:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 80061c6:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 80061c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80061ca:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80061ce:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80061d2:	b11a      	cbz	r2, 80061dc <HAL_DMA_Abort_IT+0x174>
        hdma->XferAbortCallback(hdma);
 80061d4:	4618      	mov	r0, r3
 80061d6:	4790      	blx	r2
  return HAL_OK;
 80061d8:	4620      	mov	r0, r4
}
 80061da:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80061dc:	4610      	mov	r0, r2
}
 80061de:	bd38      	pop	{r3, r4, r5, pc}
 80061e0:	40020010 	.word	0x40020010
 80061e4:	40020040 	.word	0x40020040
 80061e8:	40020070 	.word	0x40020070
 80061ec:	400200a0 	.word	0x400200a0
 80061f0:	400204b8 	.word	0x400204b8
 80061f4:	5802541c 	.word	0x5802541c
 80061f8:	58025430 	.word	0x58025430
 80061fc:	58025444 	.word	0x58025444
 8006200:	58025494 	.word	0x58025494

08006204 <HAL_DMA_IRQHandler>:
{
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006208:	4a9f      	ldr	r2, [pc, #636]	; (8006488 <HAL_DMA_IRQHandler+0x284>)
  __IO uint32_t count = 0U;
 800620a:	2500      	movs	r5, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800620c:	4e9f      	ldr	r6, [pc, #636]	; (800648c <HAL_DMA_IRQHandler+0x288>)
{
 800620e:	b082      	sub	sp, #8
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006210:	6803      	ldr	r3, [r0, #0]
{
 8006212:	4682      	mov	sl, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8006214:	499e      	ldr	r1, [pc, #632]	; (8006490 <HAL_DMA_IRQHandler+0x28c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006216:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006218:	4293      	cmp	r3, r2
 800621a:	bf18      	it	ne
 800621c:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 800621e:	9501      	str	r5, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006220:	bf08      	it	eq
 8006222:	2601      	moveq	r6, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8006224:	680d      	ldr	r5, [r1, #0]
  tmpisr_dma  = regs_dma->ISR;
 8006226:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006228:	bf18      	it	ne
 800622a:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 800622c:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800622e:	d04a      	beq.n	80062c6 <HAL_DMA_IRQHandler+0xc2>
 8006230:	3230      	adds	r2, #48	; 0x30
 8006232:	f8df e26c 	ldr.w	lr, [pc, #620]	; 80064a0 <HAL_DMA_IRQHandler+0x29c>
 8006236:	4897      	ldr	r0, [pc, #604]	; (8006494 <HAL_DMA_IRQHandler+0x290>)
 8006238:	4573      	cmp	r3, lr
 800623a:	bf18      	it	ne
 800623c:	4293      	cmpne	r3, r2
 800623e:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 8006242:	bf0c      	ite	eq
 8006244:	2201      	moveq	r2, #1
 8006246:	2200      	movne	r2, #0
 8006248:	4283      	cmp	r3, r0
 800624a:	bf08      	it	eq
 800624c:	f042 0201 	orreq.w	r2, r2, #1
 8006250:	3030      	adds	r0, #48	; 0x30
 8006252:	4573      	cmp	r3, lr
 8006254:	bf08      	it	eq
 8006256:	f042 0201 	orreq.w	r2, r2, #1
 800625a:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800625e:	4283      	cmp	r3, r0
 8006260:	bf08      	it	eq
 8006262:	f042 0201 	orreq.w	r2, r2, #1
 8006266:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800626a:	4573      	cmp	r3, lr
 800626c:	bf08      	it	eq
 800626e:	f042 0201 	orreq.w	r2, r2, #1
 8006272:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8006276:	4283      	cmp	r3, r0
 8006278:	bf08      	it	eq
 800627a:	f042 0201 	orreq.w	r2, r2, #1
 800627e:	3030      	adds	r0, #48	; 0x30
 8006280:	4573      	cmp	r3, lr
 8006282:	bf08      	it	eq
 8006284:	f042 0201 	orreq.w	r2, r2, #1
 8006288:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800628c:	4283      	cmp	r3, r0
 800628e:	bf08      	it	eq
 8006290:	f042 0201 	orreq.w	r2, r2, #1
 8006294:	3030      	adds	r0, #48	; 0x30
 8006296:	4573      	cmp	r3, lr
 8006298:	bf08      	it	eq
 800629a:	f042 0201 	orreq.w	r2, r2, #1
 800629e:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80062a2:	4283      	cmp	r3, r0
 80062a4:	bf08      	it	eq
 80062a6:	f042 0201 	orreq.w	r2, r2, #1
 80062aa:	3030      	adds	r0, #48	; 0x30
 80062ac:	4573      	cmp	r3, lr
 80062ae:	bf08      	it	eq
 80062b0:	f042 0201 	orreq.w	r2, r2, #1
 80062b4:	4283      	cmp	r3, r0
 80062b6:	bf08      	it	eq
 80062b8:	f042 0201 	orreq.w	r2, r2, #1
 80062bc:	b91a      	cbnz	r2, 80062c6 <HAL_DMA_IRQHandler+0xc2>
 80062be:	4a76      	ldr	r2, [pc, #472]	; (8006498 <HAL_DMA_IRQHandler+0x294>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	f040 820b 	bne.w	80066dc <HAL_DMA_IRQHandler+0x4d8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062c6:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
 80062ca:	2208      	movs	r2, #8
 80062cc:	f001 0c1f 	and.w	ip, r1, #31
 80062d0:	fa02 f20c 	lsl.w	r2, r2, ip
 80062d4:	4217      	tst	r7, r2
 80062d6:	f040 818d 	bne.w	80065f4 <HAL_DMA_IRQHandler+0x3f0>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062da:	fa27 f20c 	lsr.w	r2, r7, ip
 80062de:	07d2      	lsls	r2, r2, #31
 80062e0:	d50c      	bpl.n	80062fc <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80062e2:	695a      	ldr	r2, [r3, #20]
 80062e4:	0610      	lsls	r0, r2, #24
 80062e6:	d509      	bpl.n	80062fc <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80062e8:	2201      	movs	r2, #1
 80062ea:	fa02 f20c 	lsl.w	r2, r2, ip
 80062ee:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062f0:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80062f4:	f042 0202 	orr.w	r2, r2, #2
 80062f8:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062fc:	f04f 0e04 	mov.w	lr, #4
 8006300:	fa0e f00c 	lsl.w	r0, lr, ip
 8006304:	4238      	tst	r0, r7
 8006306:	d05b      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x1bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006308:	2e00      	cmp	r6, #0
 800630a:	d14f      	bne.n	80063ac <HAL_DMA_IRQHandler+0x1a8>
 800630c:	4a63      	ldr	r2, [pc, #396]	; (800649c <HAL_DMA_IRQHandler+0x298>)
 800630e:	f8df 9190 	ldr.w	r9, [pc, #400]	; 80064a0 <HAL_DMA_IRQHandler+0x29c>
 8006312:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8006494 <HAL_DMA_IRQHandler+0x290>
 8006316:	454b      	cmp	r3, r9
 8006318:	bf18      	it	ne
 800631a:	4293      	cmpne	r3, r2
 800631c:	f109 0948 	add.w	r9, r9, #72	; 0x48
 8006320:	bf0c      	ite	eq
 8006322:	2201      	moveq	r2, #1
 8006324:	2200      	movne	r2, #0
 8006326:	4543      	cmp	r3, r8
 8006328:	bf08      	it	eq
 800632a:	f042 0201 	orreq.w	r2, r2, #1
 800632e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006332:	454b      	cmp	r3, r9
 8006334:	bf08      	it	eq
 8006336:	f042 0201 	orreq.w	r2, r2, #1
 800633a:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800633e:	4543      	cmp	r3, r8
 8006340:	bf08      	it	eq
 8006342:	f042 0201 	orreq.w	r2, r2, #1
 8006346:	f508 785c 	add.w	r8, r8, #880	; 0x370
 800634a:	454b      	cmp	r3, r9
 800634c:	bf08      	it	eq
 800634e:	f042 0201 	orreq.w	r2, r2, #1
 8006352:	f509 795c 	add.w	r9, r9, #880	; 0x370
 8006356:	4543      	cmp	r3, r8
 8006358:	bf08      	it	eq
 800635a:	f042 0201 	orreq.w	r2, r2, #1
 800635e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006362:	454b      	cmp	r3, r9
 8006364:	bf08      	it	eq
 8006366:	f042 0201 	orreq.w	r2, r2, #1
 800636a:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800636e:	4543      	cmp	r3, r8
 8006370:	bf08      	it	eq
 8006372:	f042 0201 	orreq.w	r2, r2, #1
 8006376:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800637a:	454b      	cmp	r3, r9
 800637c:	bf08      	it	eq
 800637e:	f042 0201 	orreq.w	r2, r2, #1
 8006382:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006386:	4543      	cmp	r3, r8
 8006388:	bf08      	it	eq
 800638a:	f042 0201 	orreq.w	r2, r2, #1
 800638e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006392:	454b      	cmp	r3, r9
 8006394:	bf08      	it	eq
 8006396:	f042 0201 	orreq.w	r2, r2, #1
 800639a:	4543      	cmp	r3, r8
 800639c:	bf08      	it	eq
 800639e:	f042 0201 	orreq.w	r2, r2, #1
 80063a2:	b91a      	cbnz	r2, 80063ac <HAL_DMA_IRQHandler+0x1a8>
 80063a4:	4a3c      	ldr	r2, [pc, #240]	; (8006498 <HAL_DMA_IRQHandler+0x294>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	f040 822f 	bne.w	800680a <HAL_DMA_IRQHandler+0x606>
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	0792      	lsls	r2, r2, #30
 80063b0:	d506      	bpl.n	80063c0 <HAL_DMA_IRQHandler+0x1bc>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80063b2:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80063b4:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80063b8:	f042 0204 	orr.w	r2, r2, #4
 80063bc:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80063c0:	2210      	movs	r2, #16
 80063c2:	fa02 fc0c 	lsl.w	ip, r2, ip
 80063c6:	ea1c 0f07 	tst.w	ip, r7
 80063ca:	d06f      	beq.n	80064ac <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80063cc:	2e00      	cmp	r6, #0
 80063ce:	d146      	bne.n	800645e <HAL_DMA_IRQHandler+0x25a>
 80063d0:	4a32      	ldr	r2, [pc, #200]	; (800649c <HAL_DMA_IRQHandler+0x298>)
 80063d2:	4833      	ldr	r0, [pc, #204]	; (80064a0 <HAL_DMA_IRQHandler+0x29c>)
 80063d4:	4e2f      	ldr	r6, [pc, #188]	; (8006494 <HAL_DMA_IRQHandler+0x290>)
 80063d6:	4283      	cmp	r3, r0
 80063d8:	bf18      	it	ne
 80063da:	4293      	cmpne	r3, r2
 80063dc:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80063e0:	bf0c      	ite	eq
 80063e2:	2201      	moveq	r2, #1
 80063e4:	2200      	movne	r2, #0
 80063e6:	42b3      	cmp	r3, r6
 80063e8:	bf08      	it	eq
 80063ea:	f042 0201 	orreq.w	r2, r2, #1
 80063ee:	3630      	adds	r6, #48	; 0x30
 80063f0:	4283      	cmp	r3, r0
 80063f2:	bf08      	it	eq
 80063f4:	f042 0201 	orreq.w	r2, r2, #1
 80063f8:	3030      	adds	r0, #48	; 0x30
 80063fa:	42b3      	cmp	r3, r6
 80063fc:	bf08      	it	eq
 80063fe:	f042 0201 	orreq.w	r2, r2, #1
 8006402:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8006406:	4283      	cmp	r3, r0
 8006408:	bf08      	it	eq
 800640a:	f042 0201 	orreq.w	r2, r2, #1
 800640e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006412:	42b3      	cmp	r3, r6
 8006414:	bf08      	it	eq
 8006416:	f042 0201 	orreq.w	r2, r2, #1
 800641a:	3630      	adds	r6, #48	; 0x30
 800641c:	4283      	cmp	r3, r0
 800641e:	bf08      	it	eq
 8006420:	f042 0201 	orreq.w	r2, r2, #1
 8006424:	3030      	adds	r0, #48	; 0x30
 8006426:	42b3      	cmp	r3, r6
 8006428:	bf08      	it	eq
 800642a:	f042 0201 	orreq.w	r2, r2, #1
 800642e:	3630      	adds	r6, #48	; 0x30
 8006430:	4283      	cmp	r3, r0
 8006432:	bf08      	it	eq
 8006434:	f042 0201 	orreq.w	r2, r2, #1
 8006438:	3030      	adds	r0, #48	; 0x30
 800643a:	42b3      	cmp	r3, r6
 800643c:	bf08      	it	eq
 800643e:	f042 0201 	orreq.w	r2, r2, #1
 8006442:	3630      	adds	r6, #48	; 0x30
 8006444:	4283      	cmp	r3, r0
 8006446:	bf08      	it	eq
 8006448:	f042 0201 	orreq.w	r2, r2, #1
 800644c:	42b3      	cmp	r3, r6
 800644e:	bf08      	it	eq
 8006450:	f042 0201 	orreq.w	r2, r2, #1
 8006454:	b91a      	cbnz	r2, 800645e <HAL_DMA_IRQHandler+0x25a>
 8006456:	4a10      	ldr	r2, [pc, #64]	; (8006498 <HAL_DMA_IRQHandler+0x294>)
 8006458:	4293      	cmp	r3, r2
 800645a:	f040 81de 	bne.w	800681a <HAL_DMA_IRQHandler+0x616>
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8006464:	b312      	cbz	r2, 80064ac <HAL_DMA_IRQHandler+0x2a8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006466:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	0352      	lsls	r2, r2, #13
 800646e:	f100 818b 	bmi.w	8006788 <HAL_DMA_IRQHandler+0x584>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	05d6      	lsls	r6, r2, #23
 8006476:	d403      	bmi.n	8006480 <HAL_DMA_IRQHandler+0x27c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	f022 0208 	bic.w	r2, r2, #8
 800647e:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8006480:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006484:	b193      	cbz	r3, 80064ac <HAL_DMA_IRQHandler+0x2a8>
 8006486:	e00d      	b.n	80064a4 <HAL_DMA_IRQHandler+0x2a0>
 8006488:	40020028 	.word	0x40020028
 800648c:	40020010 	.word	0x40020010
 8006490:	24000280 	.word	0x24000280
 8006494:	40020070 	.word	0x40020070
 8006498:	400204b8 	.word	0x400204b8
 800649c:	40020058 	.word	0x40020058
 80064a0:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 80064a4:	4650      	mov	r0, sl
 80064a6:	4798      	blx	r3
 80064a8:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064ac:	f001 011f 	and.w	r1, r1, #31
 80064b0:	2620      	movs	r6, #32
 80064b2:	408e      	lsls	r6, r1
 80064b4:	423e      	tst	r6, r7
 80064b6:	d06a      	beq.n	800658e <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80064b8:	f8da 2000 	ldr.w	r2, [sl]
 80064bc:	4ba7      	ldr	r3, [pc, #668]	; (800675c <HAL_DMA_IRQHandler+0x558>)
 80064be:	48a8      	ldr	r0, [pc, #672]	; (8006760 <HAL_DMA_IRQHandler+0x55c>)
 80064c0:	4fa8      	ldr	r7, [pc, #672]	; (8006764 <HAL_DMA_IRQHandler+0x560>)
 80064c2:	4282      	cmp	r2, r0
 80064c4:	bf18      	it	ne
 80064c6:	429a      	cmpne	r2, r3
 80064c8:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80064cc:	bf0c      	ite	eq
 80064ce:	2301      	moveq	r3, #1
 80064d0:	2300      	movne	r3, #0
 80064d2:	42ba      	cmp	r2, r7
 80064d4:	bf08      	it	eq
 80064d6:	f043 0301 	orreq.w	r3, r3, #1
 80064da:	3730      	adds	r7, #48	; 0x30
 80064dc:	4282      	cmp	r2, r0
 80064de:	bf08      	it	eq
 80064e0:	f043 0301 	orreq.w	r3, r3, #1
 80064e4:	3030      	adds	r0, #48	; 0x30
 80064e6:	42ba      	cmp	r2, r7
 80064e8:	bf08      	it	eq
 80064ea:	f043 0301 	orreq.w	r3, r3, #1
 80064ee:	3730      	adds	r7, #48	; 0x30
 80064f0:	4282      	cmp	r2, r0
 80064f2:	bf08      	it	eq
 80064f4:	f043 0301 	orreq.w	r3, r3, #1
 80064f8:	3030      	adds	r0, #48	; 0x30
 80064fa:	42ba      	cmp	r2, r7
 80064fc:	bf08      	it	eq
 80064fe:	f043 0301 	orreq.w	r3, r3, #1
 8006502:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8006506:	4282      	cmp	r2, r0
 8006508:	bf08      	it	eq
 800650a:	f043 0301 	orreq.w	r3, r3, #1
 800650e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006512:	42ba      	cmp	r2, r7
 8006514:	bf08      	it	eq
 8006516:	f043 0301 	orreq.w	r3, r3, #1
 800651a:	3730      	adds	r7, #48	; 0x30
 800651c:	4282      	cmp	r2, r0
 800651e:	bf08      	it	eq
 8006520:	f043 0301 	orreq.w	r3, r3, #1
 8006524:	3030      	adds	r0, #48	; 0x30
 8006526:	42ba      	cmp	r2, r7
 8006528:	bf08      	it	eq
 800652a:	f043 0301 	orreq.w	r3, r3, #1
 800652e:	3730      	adds	r7, #48	; 0x30
 8006530:	4282      	cmp	r2, r0
 8006532:	bf08      	it	eq
 8006534:	f043 0301 	orreq.w	r3, r3, #1
 8006538:	3030      	adds	r0, #48	; 0x30
 800653a:	42ba      	cmp	r2, r7
 800653c:	bf08      	it	eq
 800653e:	f043 0301 	orreq.w	r3, r3, #1
 8006542:	3730      	adds	r7, #48	; 0x30
 8006544:	4282      	cmp	r2, r0
 8006546:	bf08      	it	eq
 8006548:	f043 0301 	orreq.w	r3, r3, #1
 800654c:	42ba      	cmp	r2, r7
 800654e:	bf08      	it	eq
 8006550:	f043 0301 	orreq.w	r3, r3, #1
 8006554:	b91b      	cbnz	r3, 800655e <HAL_DMA_IRQHandler+0x35a>
 8006556:	4b84      	ldr	r3, [pc, #528]	; (8006768 <HAL_DMA_IRQHandler+0x564>)
 8006558:	429a      	cmp	r2, r3
 800655a:	f040 8173 	bne.w	8006844 <HAL_DMA_IRQHandler+0x640>
 800655e:	6813      	ldr	r3, [r2, #0]
 8006560:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006564:	b19b      	cbz	r3, 800658e <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006566:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006568:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
 800656c:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800656e:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006570:	f000 8114 	beq.w	800679c <HAL_DMA_IRQHandler+0x598>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006574:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006578:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800657a:	f000 812d 	beq.w	80067d8 <HAL_DMA_IRQHandler+0x5d4>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800657e:	031c      	lsls	r4, r3, #12
 8006580:	f140 8138 	bpl.w	80067f4 <HAL_DMA_IRQHandler+0x5f0>
          if(hdma->XferCpltCallback != NULL)
 8006584:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006588:	b10b      	cbz	r3, 800658e <HAL_DMA_IRQHandler+0x38a>
            hdma->XferCpltCallback(hdma);
 800658a:	4650      	mov	r0, sl
 800658c:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800658e:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 80df 	beq.w	8006756 <HAL_DMA_IRQHandler+0x552>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006598:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 800659c:	07d8      	lsls	r0, r3, #31
 800659e:	d51f      	bpl.n	80065e0 <HAL_DMA_IRQHandler+0x3dc>
        __HAL_DMA_DISABLE(hdma);
 80065a0:	f8da 2000 	ldr.w	r2, [sl]
        hdma->State = HAL_DMA_STATE_ABORT;
 80065a4:	2404      	movs	r4, #4
 80065a6:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 80065aa:	6813      	ldr	r3, [r2, #0]
 80065ac:	f023 0301 	bic.w	r3, r3, #1
 80065b0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80065b2:	4b6e      	ldr	r3, [pc, #440]	; (800676c <HAL_DMA_IRQHandler+0x568>)
 80065b4:	fba3 3505 	umull	r3, r5, r3, r5
 80065b8:	0aad      	lsrs	r5, r5, #10
 80065ba:	e002      	b.n	80065c2 <HAL_DMA_IRQHandler+0x3be>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80065bc:	6813      	ldr	r3, [r2, #0]
 80065be:	07d9      	lsls	r1, r3, #31
 80065c0:	d504      	bpl.n	80065cc <HAL_DMA_IRQHandler+0x3c8>
          if (++count > timeout)
 80065c2:	9b01      	ldr	r3, [sp, #4]
 80065c4:	3301      	adds	r3, #1
 80065c6:	42ab      	cmp	r3, r5
 80065c8:	9301      	str	r3, [sp, #4]
 80065ca:	d9f7      	bls.n	80065bc <HAL_DMA_IRQHandler+0x3b8>
        __HAL_UNLOCK(hdma);
 80065cc:	2300      	movs	r3, #0
 80065ce:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80065d2:	6813      	ldr	r3, [r2, #0]
 80065d4:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80065d6:	bf4c      	ite	mi
 80065d8:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80065da:	2301      	movpl	r3, #1
 80065dc:	f88a 3035 	strb.w	r3, [sl, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 80065e0:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 80b6 	beq.w	8006756 <HAL_DMA_IRQHandler+0x552>
        hdma->XferErrorCallback(hdma);
 80065ea:	4650      	mov	r0, sl
}
 80065ec:	b002      	add	sp, #8
 80065ee:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        hdma->XferErrorCallback(hdma);
 80065f2:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	0740      	lsls	r0, r0, #29
 80065f8:	d50a      	bpl.n	8006610 <HAL_DMA_IRQHandler+0x40c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80065fa:	6818      	ldr	r0, [r3, #0]
 80065fc:	f020 0004 	bic.w	r0, r0, #4
 8006600:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006602:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006604:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8006608:	f042 0201 	orr.w	r2, r2, #1
 800660c:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006610:	fa27 f20c 	lsr.w	r2, r7, ip
 8006614:	07d2      	lsls	r2, r2, #31
 8006616:	f57f ae71 	bpl.w	80062fc <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800661a:	4a55      	ldr	r2, [pc, #340]	; (8006770 <HAL_DMA_IRQHandler+0x56c>)
 800661c:	4851      	ldr	r0, [pc, #324]	; (8006764 <HAL_DMA_IRQHandler+0x560>)
 800661e:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8006784 <HAL_DMA_IRQHandler+0x580>
 8006622:	4283      	cmp	r3, r0
 8006624:	bf18      	it	ne
 8006626:	4293      	cmpne	r3, r2
 8006628:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800662c:	bf0c      	ite	eq
 800662e:	2201      	moveq	r2, #1
 8006630:	2200      	movne	r2, #0
 8006632:	4543      	cmp	r3, r8
 8006634:	bf08      	it	eq
 8006636:	f042 0201 	orreq.w	r2, r2, #1
 800663a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800663e:	4283      	cmp	r3, r0
 8006640:	bf08      	it	eq
 8006642:	f042 0201 	orreq.w	r2, r2, #1
 8006646:	3030      	adds	r0, #48	; 0x30
 8006648:	4543      	cmp	r3, r8
 800664a:	bf08      	it	eq
 800664c:	f042 0201 	orreq.w	r2, r2, #1
 8006650:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8006654:	4283      	cmp	r3, r0
 8006656:	bf08      	it	eq
 8006658:	f042 0201 	orreq.w	r2, r2, #1
 800665c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006660:	4543      	cmp	r3, r8
 8006662:	bf08      	it	eq
 8006664:	f042 0201 	orreq.w	r2, r2, #1
 8006668:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800666c:	4283      	cmp	r3, r0
 800666e:	bf08      	it	eq
 8006670:	f042 0201 	orreq.w	r2, r2, #1
 8006674:	3030      	adds	r0, #48	; 0x30
 8006676:	4543      	cmp	r3, r8
 8006678:	bf08      	it	eq
 800667a:	f042 0201 	orreq.w	r2, r2, #1
 800667e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006682:	4283      	cmp	r3, r0
 8006684:	bf08      	it	eq
 8006686:	f042 0201 	orreq.w	r2, r2, #1
 800668a:	3030      	adds	r0, #48	; 0x30
 800668c:	4543      	cmp	r3, r8
 800668e:	bf08      	it	eq
 8006690:	f042 0201 	orreq.w	r2, r2, #1
 8006694:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006698:	4283      	cmp	r3, r0
 800669a:	bf08      	it	eq
 800669c:	f042 0201 	orreq.w	r2, r2, #1
 80066a0:	3030      	adds	r0, #48	; 0x30
 80066a2:	4543      	cmp	r3, r8
 80066a4:	bf08      	it	eq
 80066a6:	f042 0201 	orreq.w	r2, r2, #1
 80066aa:	4283      	cmp	r3, r0
 80066ac:	bf08      	it	eq
 80066ae:	f042 0201 	orreq.w	r2, r2, #1
 80066b2:	2a00      	cmp	r2, #0
 80066b4:	f47f ae15 	bne.w	80062e2 <HAL_DMA_IRQHandler+0xde>
 80066b8:	2e00      	cmp	r6, #0
 80066ba:	f47f ae12 	bne.w	80062e2 <HAL_DMA_IRQHandler+0xde>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066be:	2204      	movs	r2, #4
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80066c0:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066c2:	fa02 f20c 	lsl.w	r2, r2, ip
 80066c6:	423a      	tst	r2, r7
 80066c8:	f040 809f 	bne.w	800680a <HAL_DMA_IRQHandler+0x606>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066cc:	2210      	movs	r2, #16
 80066ce:	fa02 fc0c 	lsl.w	ip, r2, ip
 80066d2:	ea17 0f0c 	tst.w	r7, ip
 80066d6:	f43f aee9 	beq.w	80064ac <HAL_DMA_IRQHandler+0x2a8>
 80066da:	e679      	b.n	80063d0 <HAL_DMA_IRQHandler+0x1cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80066dc:	4a25      	ldr	r2, [pc, #148]	; (8006774 <HAL_DMA_IRQHandler+0x570>)
 80066de:	4e26      	ldr	r6, [pc, #152]	; (8006778 <HAL_DMA_IRQHandler+0x574>)
 80066e0:	4d26      	ldr	r5, [pc, #152]	; (800677c <HAL_DMA_IRQHandler+0x578>)
 80066e2:	42b3      	cmp	r3, r6
 80066e4:	bf18      	it	ne
 80066e6:	4293      	cmpne	r3, r2
 80066e8:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80066ec:	bf0c      	ite	eq
 80066ee:	2201      	moveq	r2, #1
 80066f0:	2200      	movne	r2, #0
 80066f2:	42ab      	cmp	r3, r5
 80066f4:	bf08      	it	eq
 80066f6:	f042 0201 	orreq.w	r2, r2, #1
 80066fa:	3528      	adds	r5, #40	; 0x28
 80066fc:	42b3      	cmp	r3, r6
 80066fe:	bf08      	it	eq
 8006700:	f042 0201 	orreq.w	r2, r2, #1
 8006704:	3628      	adds	r6, #40	; 0x28
 8006706:	42ab      	cmp	r3, r5
 8006708:	bf08      	it	eq
 800670a:	f042 0201 	orreq.w	r2, r2, #1
 800670e:	3528      	adds	r5, #40	; 0x28
 8006710:	42b3      	cmp	r3, r6
 8006712:	bf08      	it	eq
 8006714:	f042 0201 	orreq.w	r2, r2, #1
 8006718:	42ab      	cmp	r3, r5
 800671a:	bf08      	it	eq
 800671c:	f042 0201 	orreq.w	r2, r2, #1
 8006720:	b912      	cbnz	r2, 8006728 <HAL_DMA_IRQHandler+0x524>
 8006722:	4a17      	ldr	r2, [pc, #92]	; (8006780 <HAL_DMA_IRQHandler+0x57c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d116      	bne.n	8006756 <HAL_DMA_IRQHandler+0x552>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006728:	f8da 505c 	ldr.w	r5, [sl, #92]	; 0x5c
 800672c:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800672e:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006730:	f005 051f 	and.w	r5, r5, #31
 8006734:	40ae      	lsls	r6, r5
 8006736:	420e      	tst	r6, r1
 8006738:	d073      	beq.n	8006822 <HAL_DMA_IRQHandler+0x61e>
 800673a:	0757      	lsls	r7, r2, #29
 800673c:	d571      	bpl.n	8006822 <HAL_DMA_IRQHandler+0x61e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800673e:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006740:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006742:	f140 809f 	bpl.w	8006884 <HAL_DMA_IRQHandler+0x680>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006746:	03d1      	lsls	r1, r2, #15
 8006748:	f100 80a2 	bmi.w	8006890 <HAL_DMA_IRQHandler+0x68c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800674c:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006750:	2b00      	cmp	r3, #0
 8006752:	f47f af4a 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
}
 8006756:	b002      	add	sp, #8
 8006758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675c:	40020010 	.word	0x40020010
 8006760:	40020028 	.word	0x40020028
 8006764:	40020040 	.word	0x40020040
 8006768:	400204b8 	.word	0x400204b8
 800676c:	1b4e81b5 	.word	0x1b4e81b5
 8006770:	40020058 	.word	0x40020058
 8006774:	58025408 	.word	0x58025408
 8006778:	5802541c 	.word	0x5802541c
 800677c:	58025430 	.word	0x58025430
 8006780:	58025494 	.word	0x58025494
 8006784:	40020070 	.word	0x40020070
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	031b      	lsls	r3, r3, #12
 800678c:	f57f ae78 	bpl.w	8006480 <HAL_DMA_IRQHandler+0x27c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006790:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006794:	2b00      	cmp	r3, #0
 8006796:	f47f ae85 	bne.w	80064a4 <HAL_DMA_IRQHandler+0x2a0>
 800679a:	e687      	b.n	80064ac <HAL_DMA_IRQHandler+0x2a8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800679c:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80067a0:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80067a4:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80067a6:	6953      	ldr	r3, [r2, #20]
 80067a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067ac:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80067ae:	b33d      	cbz	r5, 8006800 <HAL_DMA_IRQHandler+0x5fc>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80067b0:	6813      	ldr	r3, [r2, #0]
 80067b2:	f023 0308 	bic.w	r3, r3, #8
 80067b6:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067b8:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 80067ba:	2500      	movs	r5, #0
          hdma->State = HAL_DMA_STATE_READY;
 80067bc:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067be:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 80067c2:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067c6:	60a1      	str	r1, [r4, #8]
          __HAL_UNLOCK(hdma);
 80067c8:	f88a 5034 	strb.w	r5, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80067cc:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f47f af0a 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
 80067d6:	e7be      	b.n	8006756 <HAL_DMA_IRQHandler+0x552>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80067d8:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80067dc:	f47f aed2 	bne.w	8006584 <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80067e0:	6811      	ldr	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80067e2:	2401      	movs	r4, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80067e4:	f021 0110 	bic.w	r1, r1, #16
 80067e8:	6011      	str	r1, [r2, #0]
            __HAL_UNLOCK(hdma);
 80067ea:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80067ee:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
 80067f2:	e6c7      	b.n	8006584 <HAL_DMA_IRQHandler+0x380>
            if(hdma->XferM1CpltCallback != NULL)
 80067f4:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f47f aec6 	bne.w	800658a <HAL_DMA_IRQHandler+0x386>
 80067fe:	e6c6      	b.n	800658e <HAL_DMA_IRQHandler+0x38a>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006800:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1d3      	bne.n	80067b0 <HAL_DMA_IRQHandler+0x5ac>
 8006808:	e7d6      	b.n	80067b8 <HAL_DMA_IRQHandler+0x5b4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800680a:	2210      	movs	r2, #16
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800680c:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800680e:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006812:	ea17 0f0c 	tst.w	r7, ip
 8006816:	f43f ae49 	beq.w	80064ac <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8006820:	e620      	b.n	8006464 <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006822:	2602      	movs	r6, #2
 8006824:	40ae      	lsls	r6, r5
 8006826:	420e      	tst	r6, r1
 8006828:	d010      	beq.n	800684c <HAL_DMA_IRQHandler+0x648>
 800682a:	0797      	lsls	r7, r2, #30
 800682c:	d50e      	bpl.n	800684c <HAL_DMA_IRQHandler+0x648>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800682e:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006830:	0414      	lsls	r4, r2, #16
 8006832:	d533      	bpl.n	800689c <HAL_DMA_IRQHandler+0x698>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006834:	03d0      	lsls	r0, r2, #15
 8006836:	d43d      	bmi.n	80068b4 <HAL_DMA_IRQHandler+0x6b0>
          if(hdma->XferM1CpltCallback != NULL)
 8006838:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 800683c:	2b00      	cmp	r3, #0
 800683e:	f47f aed4 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
 8006842:	e788      	b.n	8006756 <HAL_DMA_IRQHandler+0x552>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006844:	6813      	ldr	r3, [r2, #0]
 8006846:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800684a:	e68b      	b.n	8006564 <HAL_DMA_IRQHandler+0x360>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800684c:	2608      	movs	r6, #8
 800684e:	40ae      	lsls	r6, r5
 8006850:	420e      	tst	r6, r1
 8006852:	d080      	beq.n	8006756 <HAL_DMA_IRQHandler+0x552>
 8006854:	0711      	lsls	r1, r2, #28
 8006856:	f57f af7e 	bpl.w	8006756 <HAL_DMA_IRQHandler+0x552>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800685a:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800685c:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800685e:	2600      	movs	r6, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006860:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006864:	fa02 f505 	lsl.w	r5, r2, r5
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006868:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 800686a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800686e:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006870:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8006874:	f88a 6034 	strb.w	r6, [sl, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006878:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800687c:	2b00      	cmp	r3, #0
 800687e:	f47f aeb4 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
 8006882:	e768      	b.n	8006756 <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006884:	0692      	lsls	r2, r2, #26
 8006886:	d403      	bmi.n	8006890 <HAL_DMA_IRQHandler+0x68c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	f022 0204 	bic.w	r2, r2, #4
 800688e:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8006890:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006894:	2b00      	cmp	r3, #0
 8006896:	f47f aea8 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
 800689a:	e75c      	b.n	8006756 <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800689c:	f012 0220 	ands.w	r2, r2, #32
 80068a0:	d108      	bne.n	80068b4 <HAL_DMA_IRQHandler+0x6b0>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80068a2:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80068a4:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80068a6:	f021 010a 	bic.w	r1, r1, #10
 80068aa:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 80068ac:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80068b0:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80068b4:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f47f ae96 	bne.w	80065ea <HAL_DMA_IRQHandler+0x3e6>
 80068be:	e74a      	b.n	8006756 <HAL_DMA_IRQHandler+0x552>

080068c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80068c4:	680e      	ldr	r6, [r1, #0]
{
 80068c6:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80068c8:	2e00      	cmp	r6, #0
 80068ca:	f000 80d3 	beq.w	8006a74 <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 80068ce:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068d0:	f8df a220 	ldr.w	sl, [pc, #544]	; 8006af4 <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80068d4:	f8df b220 	ldr.w	fp, [pc, #544]	; 8006af8 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068d8:	46b1      	mov	r9, r6
 80068da:	e020      	b.n	800691e <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 80068dc:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068de:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068e2:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068e6:	f04f 0e0f 	mov.w	lr, #15
 80068ea:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80068ee:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068f0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068f4:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 80068f8:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068fa:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80068fe:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006902:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006906:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 800690a:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 800690c:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800690e:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006910:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 8006912:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 8006914:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006916:	fa39 f203 	lsrs.w	r2, r9, r3
 800691a:	f000 80ab 	beq.w	8006a74 <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800691e:	2201      	movs	r2, #1
 8006920:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8006922:	ea12 0809 	ands.w	r8, r2, r9
 8006926:	d0f5      	beq.n	8006914 <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006928:	684c      	ldr	r4, [r1, #4]
 800692a:	005f      	lsls	r7, r3, #1
 800692c:	f024 0c10 	bic.w	ip, r4, #16
 8006930:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006934:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006936:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800693a:	f200 809e 	bhi.w	8006a7a <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800693e:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 8006942:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006946:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006948:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800694a:	ea2e 0e05 	bic.w	lr, lr, r5
 800694e:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006950:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006952:	68ce      	ldr	r6, [r1, #12]
 8006954:	40be      	lsls	r6, r7
 8006956:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800695a:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 800695c:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8006960:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006964:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006968:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 800696a:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 800696c:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800696e:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006972:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006974:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006978:	fa02 f207 	lsl.w	r2, r2, r7
 800697c:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 8006980:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006982:	d0ab      	beq.n	80068dc <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 8006984:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006986:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800698a:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800698c:	fa02 f707 	lsl.w	r7, r2, r7
 8006990:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8006992:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006994:	00e6      	lsls	r6, r4, #3
 8006996:	d5bd      	bpl.n	8006914 <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006998:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 800699c:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069a0:	f003 0203 	and.w	r2, r3, #3
 80069a4:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069a6:	f046 0602 	orr.w	r6, r6, #2
 80069aa:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069ae:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069b0:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 80069b4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80069b8:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069bc:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069c0:	f006 0602 	and.w	r6, r6, #2
 80069c4:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069c6:	4e42      	ldr	r6, [pc, #264]	; (8006ad0 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069c8:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069ca:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 80069cc:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069ce:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069d2:	d020      	beq.n	8006a16 <HAL_GPIO_Init+0x156>
 80069d4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80069d8:	42b0      	cmp	r0, r6
 80069da:	d056      	beq.n	8006a8a <HAL_GPIO_Init+0x1ca>
 80069dc:	4e3d      	ldr	r6, [pc, #244]	; (8006ad4 <HAL_GPIO_Init+0x214>)
 80069de:	42b0      	cmp	r0, r6
 80069e0:	d058      	beq.n	8006a94 <HAL_GPIO_Init+0x1d4>
 80069e2:	4e3d      	ldr	r6, [pc, #244]	; (8006ad8 <HAL_GPIO_Init+0x218>)
 80069e4:	42b0      	cmp	r0, r6
 80069e6:	d04b      	beq.n	8006a80 <HAL_GPIO_Init+0x1c0>
 80069e8:	4e3c      	ldr	r6, [pc, #240]	; (8006adc <HAL_GPIO_Init+0x21c>)
 80069ea:	42b0      	cmp	r0, r6
 80069ec:	d05c      	beq.n	8006aa8 <HAL_GPIO_Init+0x1e8>
 80069ee:	4e3c      	ldr	r6, [pc, #240]	; (8006ae0 <HAL_GPIO_Init+0x220>)
 80069f0:	42b0      	cmp	r0, r6
 80069f2:	d05e      	beq.n	8006ab2 <HAL_GPIO_Init+0x1f2>
 80069f4:	4e3b      	ldr	r6, [pc, #236]	; (8006ae4 <HAL_GPIO_Init+0x224>)
 80069f6:	42b0      	cmp	r0, r6
 80069f8:	d051      	beq.n	8006a9e <HAL_GPIO_Init+0x1de>
 80069fa:	4e3b      	ldr	r6, [pc, #236]	; (8006ae8 <HAL_GPIO_Init+0x228>)
 80069fc:	42b0      	cmp	r0, r6
 80069fe:	d05d      	beq.n	8006abc <HAL_GPIO_Init+0x1fc>
 8006a00:	4e3a      	ldr	r6, [pc, #232]	; (8006aec <HAL_GPIO_Init+0x22c>)
 8006a02:	42b0      	cmp	r0, r6
 8006a04:	d05f      	beq.n	8006ac6 <HAL_GPIO_Init+0x206>
 8006a06:	4e3a      	ldr	r6, [pc, #232]	; (8006af0 <HAL_GPIO_Init+0x230>)
 8006a08:	42b0      	cmp	r0, r6
 8006a0a:	bf0c      	ite	eq
 8006a0c:	2609      	moveq	r6, #9
 8006a0e:	260a      	movne	r6, #10
 8006a10:	fa06 f202 	lsl.w	r2, r6, r2
 8006a14:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a16:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8006a18:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8006a1c:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006a20:	03e5      	lsls	r5, r4, #15
    position++;
 8006a22:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 8006a26:	bf54      	ite	pl
 8006a28:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006a2a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8006a2e:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a32:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 8006a34:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006a38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006a3c:	bf54      	ite	pl
 8006a3e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006a40:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a44:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 8006a46:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006a4a:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 8006a4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006a50:	bf54      	ite	pl
 8006a52:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006a54:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a58:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 8006a5a:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 8006a5e:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8006a60:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8006a62:	bf54      	ite	pl
 8006a64:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006a66:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 8006a6a:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006a6c:	fa39 f203 	lsrs.w	r2, r9, r3
 8006a70:	f47f af55 	bne.w	800691e <HAL_GPIO_Init+0x5e>
  }
}
 8006a74:	b005      	add	sp, #20
 8006a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a7a:	40bd      	lsls	r5, r7
 8006a7c:	43ed      	mvns	r5, r5
 8006a7e:	e775      	b.n	800696c <HAL_GPIO_Init+0xac>
 8006a80:	2603      	movs	r6, #3
 8006a82:	fa06 f202 	lsl.w	r2, r6, r2
 8006a86:	4315      	orrs	r5, r2
 8006a88:	e7c5      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006a8a:	2601      	movs	r6, #1
 8006a8c:	fa06 f202 	lsl.w	r2, r6, r2
 8006a90:	4315      	orrs	r5, r2
 8006a92:	e7c0      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006a94:	2602      	movs	r6, #2
 8006a96:	fa06 f202 	lsl.w	r2, r6, r2
 8006a9a:	4315      	orrs	r5, r2
 8006a9c:	e7bb      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006a9e:	2606      	movs	r6, #6
 8006aa0:	fa06 f202 	lsl.w	r2, r6, r2
 8006aa4:	4315      	orrs	r5, r2
 8006aa6:	e7b6      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006aa8:	2604      	movs	r6, #4
 8006aaa:	fa06 f202 	lsl.w	r2, r6, r2
 8006aae:	4315      	orrs	r5, r2
 8006ab0:	e7b1      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006ab2:	2605      	movs	r6, #5
 8006ab4:	fa06 f202 	lsl.w	r2, r6, r2
 8006ab8:	4315      	orrs	r5, r2
 8006aba:	e7ac      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006abc:	2607      	movs	r6, #7
 8006abe:	fa06 f202 	lsl.w	r2, r6, r2
 8006ac2:	4315      	orrs	r5, r2
 8006ac4:	e7a7      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006ac6:	2608      	movs	r6, #8
 8006ac8:	fa06 f202 	lsl.w	r2, r6, r2
 8006acc:	4315      	orrs	r5, r2
 8006ace:	e7a2      	b.n	8006a16 <HAL_GPIO_Init+0x156>
 8006ad0:	58020000 	.word	0x58020000
 8006ad4:	58020800 	.word	0x58020800
 8006ad8:	58020c00 	.word	0x58020c00
 8006adc:	58021000 	.word	0x58021000
 8006ae0:	58021400 	.word	0x58021400
 8006ae4:	58021800 	.word	0x58021800
 8006ae8:	58021c00 	.word	0x58021c00
 8006aec:	58022000 	.word	0x58022000
 8006af0:	58022400 	.word	0x58022400
 8006af4:	58024400 	.word	0x58024400
 8006af8:	58000080 	.word	0x58000080

08006afc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006afc:	b902      	cbnz	r2, 8006b00 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006afe:	0409      	lsls	r1, r1, #16
 8006b00:	6181      	str	r1, [r0, #24]
  }
}
 8006b02:	4770      	bx	lr

08006b04 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006b04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b08:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8006b0c:	4201      	tst	r1, r0
 8006b0e:	d100      	bne.n	8006b12 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006b10:	4770      	bx	lr
{
 8006b12:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b14:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b18:	f7fa fa82 	bl	8001020 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006b1c:	bd08      	pop	{r3, pc}
 8006b1e:	bf00      	nop

08006b20 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d061      	beq.n	8006be8 <HAL_LPTIM_Init+0xc8>
{
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006b26:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d054      	beq.n	8006bde <HAL_LPTIM_Init+0xbe>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006b34:	2302      	movs	r3, #2
 8006b36:	6aa5      	ldr	r5, [r4, #40]	; 0x28

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b38:	e9d4 1700 	ldrd	r1, r7, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006b3c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b40:	2f01      	cmp	r7, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8006b42:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b44:	d03f      	beq.n	8006bc6 <HAL_LPTIM_Init+0xa6>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006b46:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006b4a:	d03c      	beq.n	8006bc6 <HAL_LPTIM_Init+0xa6>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006b4c:	6962      	ldr	r2, [r4, #20]
 8006b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d003      	beq.n	8006b5e <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006b56:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8006b5a:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b5e:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8006b60:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b62:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006b64:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8006c08 <HAL_LPTIM_Init+0xe8>
              hlptim->Init.Clock.Prescaler |
 8006b68:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8006b6a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006b6c:	ea0c 0c00 	and.w	ip, ip, r0
              hlptim->Init.OutputPolarity  |
 8006b70:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 8006b72:	432b      	orrs	r3, r5
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b74:	ea43 030c 	orr.w	r3, r3, ip
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006b78:	b1ef      	cbz	r7, 8006bb6 <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b7a:	2f01      	cmp	r7, #1
 8006b7c:	d11f      	bne.n	8006bbe <HAL_LPTIM_Init+0x9e>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006b7e:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 8006b82:	4328      	orrs	r0, r5
 8006b84:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006b86:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006b8a:	4282      	cmp	r2, r0
 8006b8c:	d004      	beq.n	8006b98 <HAL_LPTIM_Init+0x78>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
                hlptim->Init.Trigger.ActiveEdge |
 8006b8e:	e9d4 5006 	ldrd	r5, r0, [r4, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006b92:	432a      	orrs	r2, r5
                hlptim->Init.Trigger.ActiveEdge |
 8006b94:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006b96:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006b98:	4a18      	ldr	r2, [pc, #96]	; (8006bfc <HAL_LPTIM_Init+0xdc>)
  hlptim->Instance->CFGR = tmpcfgr;
 8006b9a:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006b9c:	4291      	cmp	r1, r2
 8006b9e:	d015      	beq.n	8006bcc <HAL_LPTIM_Init+0xac>
 8006ba0:	4b17      	ldr	r3, [pc, #92]	; (8006c00 <HAL_LPTIM_Init+0xe0>)
 8006ba2:	4299      	cmp	r1, r3
 8006ba4:	d012      	beq.n	8006bcc <HAL_LPTIM_Init+0xac>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8006ba6:	4b17      	ldr	r3, [pc, #92]	; (8006c04 <HAL_LPTIM_Init+0xe4>)
 8006ba8:	4299      	cmp	r1, r3
 8006baa:	d01f      	beq.n	8006bec <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bac:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8006bae:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bb0:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006bb6:	69e0      	ldr	r0, [r4, #28]
 8006bb8:	6926      	ldr	r6, [r4, #16]
 8006bba:	4330      	orrs	r0, r6
 8006bbc:	4303      	orrs	r3, r0
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006bbe:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006bc2:	d1e0      	bne.n	8006b86 <HAL_LPTIM_Init+0x66>
 8006bc4:	e7db      	b.n	8006b7e <HAL_LPTIM_Init+0x5e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006bc6:	f020 001e 	bic.w	r0, r0, #30
 8006bca:	e7bf      	b.n	8006b4c <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006bcc:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8006bd0:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8006bde:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8006be2:	f7fc fd0f 	bl	8003604 <HAL_LPTIM_MspInit>
 8006be6:	e7a5      	b.n	8006b34 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8006be8:	2001      	movs	r0, #1
}
 8006bea:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006bec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006bee:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006bf0:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	40002400 	.word	0x40002400
 8006c00:	58002400 	.word	0x58002400
 8006c04:	58002800 	.word	0x58002800
 8006c08:	ff19f1fe 	.word	0xff19f1fe

08006c0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c0e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006c10:	2800      	cmp	r0, #0
 8006c12:	f000 8088 	beq.w	8006d26 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006c16:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8006c1a:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8006c1c:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006c1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d079      	beq.n	8006d1a <HAL_PCD_Init+0x10e>
 8006c26:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006c28:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c2a:	462e      	mov	r6, r5
 8006c2c:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8006c2e:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006c32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c34:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006c36:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8006c3a:	bf08      	it	eq
 8006c3c:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8006c3e:	f003 ffe9 	bl	800ac14 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c42:	f856 eb10 	ldr.w	lr, [r6], #16
 8006c46:	46b4      	mov	ip, r6
 8006c48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c4e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c54:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8006c58:	e884 0003 	stmia.w	r4, {r0, r1}
 8006c5c:	4670      	mov	r0, lr
 8006c5e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006c62:	f003 fedf 	bl	800aa24 <USB_CoreInit>
 8006c66:	4604      	mov	r4, r0
 8006c68:	b130      	cbz	r0, 8006c78 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8006c6a:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c6c:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8006c6e:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c70:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 8006c74:	b00b      	add	sp, #44	; 0x2c
 8006c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006c78:	4601      	mov	r1, r0
 8006c7a:	6828      	ldr	r0, [r5, #0]
 8006c7c:	f003 ffd2 	bl	800ac24 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c80:	6868      	ldr	r0, [r5, #4]
 8006c82:	b358      	cbz	r0, 8006cdc <HAL_PCD_Init+0xd0>
 8006c84:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006c86:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006c8a:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006c8c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c90:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 8006c94:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8006c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006c9c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ca0:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 8006ca4:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ca8:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006caa:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8006cae:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006cb0:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cb4:	d3ea      	bcc.n	8006c8c <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cbc:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8006cbe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8006cc2:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cc6:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8006cc8:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ccc:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006cce:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006cd2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006cd6:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cda:	d3ed      	bcc.n	8006cb8 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cdc:	466c      	mov	r4, sp
 8006cde:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006ce0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ce2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006ce4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ce6:	e896 0003 	ldmia.w	r6, {r0, r1}
 8006cea:	e884 0003 	stmia.w	r4, {r0, r1}
 8006cee:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006cf2:	6828      	ldr	r0, [r5, #0]
 8006cf4:	f003 ffae 	bl	800ac54 <USB_DevInit>
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	2800      	cmp	r0, #0
 8006cfc:	d1b5      	bne.n	8006c6a <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8006cfe:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8006d00:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8006d02:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8006d06:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8006d08:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8006d0c:	d00f      	beq.n	8006d2e <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006d0e:	6828      	ldr	r0, [r5, #0]
 8006d10:	f004 fbc0 	bl	800b494 <USB_DevDisconnect>
}
 8006d14:	4620      	mov	r0, r4
 8006d16:	b00b      	add	sp, #44	; 0x2c
 8006d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8006d1a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8006d1e:	f005 fc19 	bl	800c554 <HAL_PCD_MspInit>
 8006d22:	6828      	ldr	r0, [r5, #0]
 8006d24:	e780      	b.n	8006c28 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8006d26:	2401      	movs	r4, #1
}
 8006d28:	4620      	mov	r0, r4
 8006d2a:	b00b      	add	sp, #44	; 0x2c
 8006d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006d2e:	4628      	mov	r0, r5
 8006d30:	f000 fcd0 	bl	80076d4 <HAL_PCDEx_ActivateLPM>
 8006d34:	e7eb      	b.n	8006d0e <HAL_PCD_Init+0x102>
 8006d36:	bf00      	nop

08006d38 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006d38:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8006d3a:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8006d3e:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d40:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d016      	beq.n	8006d74 <HAL_PCD_Start+0x3c>
 8006d46:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006d4a:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 8006d4c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d50:	d008      	beq.n	8006d64 <HAL_PCD_Start+0x2c>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8006d52:	f003 ff57 	bl	800ac04 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006d56:	6820      	ldr	r0, [r4, #0]
 8006d58:	f004 fb8c 	bl	800b474 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 8006d62:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d64:	69a3      	ldr	r3, [r4, #24]
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d0f3      	beq.n	8006d52 <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d70:	6383      	str	r3, [r0, #56]	; 0x38
 8006d72:	e7ee      	b.n	8006d52 <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 8006d74:	2002      	movs	r0, #2
}
 8006d76:	bd10      	pop	{r4, pc}

08006d78 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d7c:	6806      	ldr	r6, [r0, #0]
{
 8006d7e:	b087      	sub	sp, #28
 8006d80:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006d82:	4630      	mov	r0, r6
 8006d84:	f004 fbc6 	bl	800b514 <USB_GetMode>
 8006d88:	b110      	cbz	r0, 8006d90 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8006d8a:	b007      	add	sp, #28
 8006d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006d90:	4683      	mov	fp, r0
 8006d92:	6820      	ldr	r0, [r4, #0]
 8006d94:	f004 fb8e 	bl	800b4b4 <USB_ReadInterrupts>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d0f6      	beq.n	8006d8a <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006d9c:	6820      	ldr	r0, [r4, #0]
 8006d9e:	f004 fb89 	bl	800b4b4 <USB_ReadInterrupts>
 8006da2:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006da6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006da8:	d003      	beq.n	8006db2 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006daa:	6943      	ldr	r3, [r0, #20]
 8006dac:	f003 0302 	and.w	r3, r3, #2
 8006db0:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006db2:	f004 fb7f 	bl	800b4b4 <USB_ReadInterrupts>
 8006db6:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006dba:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006dbc:	d012      	beq.n	8006de4 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006dbe:	6983      	ldr	r3, [r0, #24]
 8006dc0:	f023 0310 	bic.w	r3, r3, #16
 8006dc4:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8006dc6:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006dc8:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006dcc:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	f000 826c 	beq.w	80072ae <HAL_PCD_IRQHandler+0x536>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006dd6:	2b06      	cmp	r3, #6
 8006dd8:	f000 81cb 	beq.w	8007172 <HAL_PCD_IRQHandler+0x3fa>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ddc:	6983      	ldr	r3, [r0, #24]
 8006dde:	f043 0310 	orr.w	r3, r3, #16
 8006de2:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006de4:	f004 fb66 	bl	800b4b4 <USB_ReadInterrupts>
 8006de8:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006dec:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006dee:	f040 80df 	bne.w	8006fb0 <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006df2:	f004 fb5f 	bl	800b4b4 <USB_ReadInterrupts>
 8006df6:	0342      	lsls	r2, r0, #13
 8006df8:	d478      	bmi.n	8006eec <HAL_PCD_IRQHandler+0x174>
 8006dfa:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006dfe:	4640      	mov	r0, r8
 8006e00:	f004 fb58 	bl	800b4b4 <USB_ReadInterrupts>
 8006e04:	2800      	cmp	r0, #0
 8006e06:	db5d      	blt.n	8006ec4 <HAL_PCD_IRQHandler+0x14c>
 8006e08:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006e0a:	f004 fb53 	bl	800b4b4 <USB_ReadInterrupts>
 8006e0e:	0500      	lsls	r0, r0, #20
 8006e10:	d44d      	bmi.n	8006eae <HAL_PCD_IRQHandler+0x136>
 8006e12:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006e14:	f004 fb4e 	bl	800b4b4 <USB_ReadInterrupts>
 8006e18:	0102      	lsls	r2, r0, #4
 8006e1a:	d514      	bpl.n	8006e46 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006e1c:	6822      	ldr	r2, [r4, #0]
 8006e1e:	6953      	ldr	r3, [r2, #20]
 8006e20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e24:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8006e26:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f040 818b 	bne.w	8007146 <HAL_PCD_IRQHandler+0x3ce>
        hpcd->LPM_State = LPM_L1;
 8006e30:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e32:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 8006e34:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006e38:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006e3a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8006e3e:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e42:	f000 fc5d 	bl	8007700 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006e46:	6820      	ldr	r0, [r4, #0]
 8006e48:	f004 fb34 	bl	800b4b4 <USB_ReadInterrupts>
 8006e4c:	04c3      	lsls	r3, r0, #19
 8006e4e:	f100 8129 	bmi.w	80070a4 <HAL_PCD_IRQHandler+0x32c>
 8006e52:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006e54:	f004 fb2e 	bl	800b4b4 <USB_ReadInterrupts>
 8006e58:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8006e5c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006e5e:	f040 810a 	bne.w	8007076 <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006e62:	f004 fb27 	bl	800b4b4 <USB_ReadInterrupts>
 8006e66:	0707      	lsls	r7, r0, #28
 8006e68:	f100 80fc 	bmi.w	8007064 <HAL_PCD_IRQHandler+0x2ec>
 8006e6c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006e6e:	f004 fb21 	bl	800b4b4 <USB_ReadInterrupts>
 8006e72:	02c6      	lsls	r6, r0, #11
 8006e74:	f100 80ec 	bmi.w	8007050 <HAL_PCD_IRQHandler+0x2d8>
 8006e78:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006e7a:	f004 fb1b 	bl	800b4b4 <USB_ReadInterrupts>
 8006e7e:	0285      	lsls	r5, r0, #10
 8006e80:	f100 80dc 	bmi.w	800703c <HAL_PCD_IRQHandler+0x2c4>
 8006e84:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006e86:	f004 fb15 	bl	800b4b4 <USB_ReadInterrupts>
 8006e8a:	0040      	lsls	r0, r0, #1
 8006e8c:	f100 80cd 	bmi.w	800702a <HAL_PCD_IRQHandler+0x2b2>
 8006e90:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006e92:	f004 fb0f 	bl	800b4b4 <USB_ReadInterrupts>
 8006e96:	0741      	lsls	r1, r0, #29
 8006e98:	f57f af77 	bpl.w	8006d8a <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006ea0:	076a      	lsls	r2, r5, #29
 8006ea2:	f100 8225 	bmi.w	80072f0 <HAL_PCD_IRQHandler+0x578>
      hpcd->Instance->GOTGINT |= temp;
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	432a      	orrs	r2, r5
 8006eaa:	605a      	str	r2, [r3, #4]
 8006eac:	e76d      	b.n	8006d8a <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006eae:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8006eb2:	07d9      	lsls	r1, r3, #31
 8006eb4:	f100 8218 	bmi.w	80072e8 <HAL_PCD_IRQHandler+0x570>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006eb8:	6820      	ldr	r0, [r4, #0]
 8006eba:	6943      	ldr	r3, [r0, #20]
 8006ebc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ec0:	6143      	str	r3, [r0, #20]
 8006ec2:	e7a7      	b.n	8006e14 <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006ec4:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 8006ec8:	f023 0301 	bic.w	r3, r3, #1
 8006ecc:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8006ed0:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	f000 8145 	beq.w	8007164 <HAL_PCD_IRQHandler+0x3ec>
        HAL_PCD_ResumeCallback(hpcd);
 8006eda:	4620      	mov	r0, r4
 8006edc:	f005 fbe6 	bl	800c6ac <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006ee0:	6820      	ldr	r0, [r4, #0]
 8006ee2:	6943      	ldr	r3, [r0, #20]
 8006ee4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ee8:	6143      	str	r3, [r0, #20]
 8006eea:	e78e      	b.n	8006e0a <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006eec:	6820      	ldr	r0, [r4, #0]
 8006eee:	f004 faed 	bl	800b4cc <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 8006ef2:	f8d4 8000 	ldr.w	r8, [r4]
 8006ef6:	4681      	mov	r9, r0
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d080      	beq.n	8006dfe <HAL_PCD_IRQHandler+0x86>
 8006efc:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8006f00:	4625      	mov	r5, r4
      epnum = 0U;
 8006f02:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006f06:	f8cd b010 	str.w	fp, [sp, #16]
 8006f0a:	e9cd 3602 	strd	r3, r6, [sp, #8]
 8006f0e:	e007      	b.n	8006f20 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 8006f10:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8006f14:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 8006f18:	f105 051c 	add.w	r5, r5, #28
 8006f1c:	f000 813e 	beq.w	800719c <HAL_PCD_IRQHandler+0x424>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006f20:	f019 0f01 	tst.w	r9, #1
 8006f24:	d0f4      	beq.n	8006f10 <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f26:	fa5f f78a 	uxtb.w	r7, sl
 8006f2a:	4640      	mov	r0, r8
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	f004 fadf 	bl	800b4f0 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f32:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f34:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f36:	d519      	bpl.n	8006f6c <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f38:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f3c:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f3e:	f00a 010f 	and.w	r1, sl, #15
 8006f42:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f44:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f48:	fa0c f101 	lsl.w	r1, ip, r1
 8006f4c:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f50:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8006f54:	6921      	ldr	r1, [r4, #16]
 8006f56:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f58:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006f5c:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 8006f60:	f000 81cb 	beq.w	80072fa <HAL_PCD_IRQHandler+0x582>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006f64:	4639      	mov	r1, r7
 8006f66:	4620      	mov	r0, r4
 8006f68:	f005 fb64 	bl	800c634 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006f6c:	0730      	lsls	r0, r6, #28
 8006f6e:	d504      	bpl.n	8006f7a <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006f70:	9b02      	ldr	r3, [sp, #8]
 8006f72:	2208      	movs	r2, #8
 8006f74:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f78:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006f7a:	06f1      	lsls	r1, r6, #27
 8006f7c:	d504      	bpl.n	8006f88 <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006f7e:	9b02      	ldr	r3, [sp, #8]
 8006f80:	2210      	movs	r2, #16
 8006f82:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f86:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006f88:	0672      	lsls	r2, r6, #25
 8006f8a:	d504      	bpl.n	8006f96 <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006f8c:	9b02      	ldr	r3, [sp, #8]
 8006f8e:	2240      	movs	r2, #64	; 0x40
 8006f90:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f94:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006f96:	07b3      	lsls	r3, r6, #30
 8006f98:	d504      	bpl.n	8006fa4 <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006f9a:	9b02      	ldr	r3, [sp, #8]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006fa2:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006fa4:	0636      	lsls	r6, r6, #24
 8006fa6:	f100 80fc 	bmi.w	80071a2 <HAL_PCD_IRQHandler+0x42a>
 8006faa:	f8d4 8000 	ldr.w	r8, [r4]
 8006fae:	e7af      	b.n	8006f10 <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006fb0:	f004 fa84 	bl	800b4bc <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	6820      	ldr	r0, [r4, #0]
 8006fb8:	2d00      	cmp	r5, #0
 8006fba:	f43f af1a 	beq.w	8006df2 <HAL_PCD_IRQHandler+0x7a>
 8006fbe:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 8006fc2:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 8006fc6:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006fc8:	9602      	str	r6, [sp, #8]
 8006fca:	469a      	mov	sl, r3
 8006fcc:	e006      	b.n	8006fdc <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 8006fce:	086d      	lsrs	r5, r5, #1
        epnum++;
 8006fd0:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8006fd4:	f109 091c 	add.w	r9, r9, #28
 8006fd8:	f000 80de 	beq.w	8007198 <HAL_PCD_IRQHandler+0x420>
        if ((ep_intr & 0x1U) != 0U)
 8006fdc:	07ee      	lsls	r6, r5, #31
 8006fde:	d5f6      	bpl.n	8006fce <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006fe0:	b2fe      	uxtb	r6, r7
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	f004 fa7a 	bl	800b4dc <USB_ReadDevOutEPInterrupt>
 8006fe8:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fea:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006fec:	f018 0f01 	tst.w	r8, #1
 8006ff0:	f040 813e 	bne.w	8007270 <HAL_PCD_IRQHandler+0x4f8>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006ff4:	f018 0f08 	tst.w	r8, #8
 8006ff8:	f040 8120 	bne.w	800723c <HAL_PCD_IRQHandler+0x4c4>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006ffc:	f018 0f10 	tst.w	r8, #16
 8007000:	d003      	beq.n	800700a <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007002:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8007006:	2210      	movs	r2, #16
 8007008:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800700a:	f018 0f20 	tst.w	r8, #32
 800700e:	d003      	beq.n	8007018 <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007010:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8007014:	2220      	movs	r2, #32
 8007016:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007018:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 800701c:	d0d7      	beq.n	8006fce <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800701e:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8007022:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007026:	609a      	str	r2, [r3, #8]
 8007028:	e7d1      	b.n	8006fce <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 800702a:	4620      	mov	r0, r4
 800702c:	f005 fb4a 	bl	800c6c4 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007030:	6820      	ldr	r0, [r4, #0]
 8007032:	6943      	ldr	r3, [r0, #20]
 8007034:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007038:	6143      	str	r3, [r0, #20]
 800703a:	e72a      	b.n	8006e92 <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800703c:	4620      	mov	r0, r4
 800703e:	2100      	movs	r1, #0
 8007040:	f005 fb38 	bl	800c6b4 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007044:	6820      	ldr	r0, [r4, #0]
 8007046:	6943      	ldr	r3, [r0, #20]
 8007048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800704c:	6143      	str	r3, [r0, #20]
 800704e:	e71a      	b.n	8006e86 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007050:	4620      	mov	r0, r4
 8007052:	2100      	movs	r1, #0
 8007054:	f005 fb32 	bl	800c6bc <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007058:	6820      	ldr	r0, [r4, #0]
 800705a:	6943      	ldr	r3, [r0, #20]
 800705c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007060:	6143      	str	r3, [r0, #20]
 8007062:	e70a      	b.n	8006e7a <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 8007064:	4620      	mov	r0, r4
 8007066:	f005 faef 	bl	800c648 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800706a:	6820      	ldr	r0, [r4, #0]
 800706c:	6943      	ldr	r3, [r0, #20]
 800706e:	f003 0308 	and.w	r3, r3, #8
 8007072:	6143      	str	r3, [r0, #20]
 8007074:	e6fb      	b.n	8006e6e <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8007076:	f004 fa51 	bl	800b51c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800707a:	6820      	ldr	r0, [r4, #0]
 800707c:	f003 fedc 	bl	800ae38 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007080:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007082:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007084:	f001 f90c 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
 8007088:	7b22      	ldrb	r2, [r4, #12]
 800708a:	4601      	mov	r1, r0
 800708c:	4628      	mov	r0, r5
 800708e:	f003 fd3d 	bl	800ab0c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8007092:	4620      	mov	r0, r4
 8007094:	f005 fadc 	bl	800c650 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007098:	6820      	ldr	r0, [r4, #0]
 800709a:	6943      	ldr	r3, [r0, #20]
 800709c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80070a0:	6143      	str	r3, [r0, #20]
 80070a2:	e6de      	b.n	8006e62 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80070a4:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80070a8:	2110      	movs	r1, #16
 80070aa:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80070ac:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 80070b0:	f023 0301 	bic.w	r3, r3, #1
 80070b4:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80070b6:	f003 fead 	bl	800ae14 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070ba:	6860      	ldr	r0, [r4, #4]
 80070bc:	b310      	cbz	r0, 8007104 <HAL_PCD_IRQHandler+0x38c>
 80070be:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80070c2:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 80070c6:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070c8:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070d0:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070d2:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80070d6:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80070da:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80070de:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80070e2:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80070e6:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070ea:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80070ee:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80070f2:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80070f6:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80070fa:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80070fe:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007102:	d1e0      	bne.n	80070c6 <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007104:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007106:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007108:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800710c:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800710e:	b9f2      	cbnz	r2, 800714e <HAL_PCD_IRQHandler+0x3d6>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007110:	696a      	ldr	r2, [r5, #20]
 8007112:	f242 032b 	movw	r3, #8235	; 0x202b
 8007116:	4313      	orrs	r3, r2
 8007118:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800711a:	692b      	ldr	r3, [r5, #16]
 800711c:	f043 030b 	orr.w	r3, r3, #11
 8007120:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007122:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007126:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800712a:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800712c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007130:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007132:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007136:	f004 fa07 	bl	800b548 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800713a:	6820      	ldr	r0, [r4, #0]
 800713c:	6943      	ldr	r3, [r0, #20]
 800713e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007142:	6143      	str	r3, [r0, #20]
 8007144:	e686      	b.n	8006e54 <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 8007146:	4620      	mov	r0, r4
 8007148:	f005 fa98 	bl	800c67c <HAL_PCD_SuspendCallback>
 800714c:	e67b      	b.n	8006e46 <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800714e:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8007152:	f043 030b 	orr.w	r3, r3, #11
 8007156:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800715a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800715c:	f043 030b 	orr.w	r3, r3, #11
 8007160:	646b      	str	r3, [r5, #68]	; 0x44
 8007162:	e7de      	b.n	8007122 <HAL_PCD_IRQHandler+0x3aa>
        hpcd->LPM_State = LPM_L0;
 8007164:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007166:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8007168:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800716c:	f000 fac8 	bl	8007700 <HAL_PCDEx_LPM_Callback>
 8007170:	e6b6      	b.n	8006ee0 <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007172:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007176:	2208      	movs	r2, #8
 8007178:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800717c:	4630      	mov	r0, r6
 800717e:	f004 f8e3 	bl	800b348 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007182:	f3c5 130a 	ubfx	r3, r5, #4, #11
 8007186:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 800718a:	6820      	ldr	r0, [r4, #0]
 800718c:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8007190:	440b      	add	r3, r1
 8007192:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8007196:	e621      	b.n	8006ddc <HAL_PCD_IRQHandler+0x64>
 8007198:	9e02      	ldr	r6, [sp, #8]
 800719a:	e62a      	b.n	8006df2 <HAL_PCD_IRQHandler+0x7a>
 800719c:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 80071a0:	e62d      	b.n	8006dfe <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 80071a2:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071a6:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 80071aa:	428b      	cmp	r3, r1
 80071ac:	f63f aeb0 	bhi.w	8006f10 <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 80071b0:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 80071b2:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071b4:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b8:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 80071bc:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071be:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 80071c2:	bf28      	it	cs
 80071c4:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071c6:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 80071ca:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071cc:	b280      	uxth	r0, r0
 80071ce:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 80071d2:	d21b      	bcs.n	800720c <HAL_PCD_IRQHandler+0x494>
 80071d4:	e022      	b.n	800721c <HAL_PCD_IRQHandler+0x4a4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80071d6:	b1f9      	cbz	r1, 8007218 <HAL_PCD_IRQHandler+0x4a0>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80071d8:	f894 c010 	ldrb.w	ip, [r4, #16]
 80071dc:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 80071e0:	f8cd c000 	str.w	ip, [sp]
 80071e4:	429e      	cmp	r6, r3
 80071e6:	bf28      	it	cs
 80071e8:	461e      	movcs	r6, r3
 80071ea:	b2b3      	uxth	r3, r6
 80071ec:	f004 f896 	bl	800b31c <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071f0:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 80071f4:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80071f6:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 80071f8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071fa:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80071fc:	4431      	add	r1, r6
    ep->xfer_count += len;
 80071fe:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007200:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 8007204:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8007206:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007208:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800720a:	d305      	bcc.n	8007218 <HAL_PCD_IRQHandler+0x4a0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800720c:	4299      	cmp	r1, r3
    len = ep->xfer_len - ep->xfer_count;
 800720e:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007212:	463a      	mov	r2, r7
 8007214:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007216:	d8de      	bhi.n	80071d6 <HAL_PCD_IRQHandler+0x45e>
 8007218:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 800721c:	4299      	cmp	r1, r3
 800721e:	f63f ae77 	bhi.w	8006f10 <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007222:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007224:	f00a 010f 	and.w	r1, sl, #15
 8007228:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800722a:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800722e:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007232:	ea22 0201 	bic.w	r2, r2, r1
 8007236:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800723a:	e669      	b.n	8006f10 <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800723c:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 8007240:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007242:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007246:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007248:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800724a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800724e:	485e      	ldr	r0, [pc, #376]	; (80073c8 <HAL_PCD_IRQHandler+0x650>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007250:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007252:	4282      	cmp	r2, r0
 8007254:	d963      	bls.n	800731e <HAL_PCD_IRQHandler+0x5a6>
 8007256:	0409      	lsls	r1, r1, #16
 8007258:	d502      	bpl.n	8007260 <HAL_PCD_IRQHandler+0x4e8>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800725a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800725e:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007260:	4620      	mov	r0, r4
 8007262:	f005 f9d7 	bl	800c614 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007266:	6921      	ldr	r1, [r4, #16]
 8007268:	2901      	cmp	r1, #1
 800726a:	d07b      	beq.n	8007364 <HAL_PCD_IRQHandler+0x5ec>
 800726c:	6820      	ldr	r0, [r4, #0]
 800726e:	e6c5      	b.n	8006ffc <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 8007270:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007274:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007278:	2301      	movs	r3, #1
 800727a:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800727e:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 8007282:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007286:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007288:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800728a:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800728e:	d04b      	beq.n	8007328 <HAL_PCD_IRQHandler+0x5b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007290:	494e      	ldr	r1, [pc, #312]	; (80073cc <HAL_PCD_IRQHandler+0x654>)
 8007292:	428b      	cmp	r3, r1
 8007294:	d057      	beq.n	8007346 <HAL_PCD_IRQHandler+0x5ce>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007296:	b927      	cbnz	r7, 80072a2 <HAL_PCD_IRQHandler+0x52a>
 8007298:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800729c:	2a00      	cmp	r2, #0
 800729e:	f000 808c 	beq.w	80073ba <HAL_PCD_IRQHandler+0x642>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80072a2:	4620      	mov	r0, r4
 80072a4:	4631      	mov	r1, r6
 80072a6:	f005 f9bb 	bl	800c620 <HAL_PCD_DataOutStageCallback>
 80072aa:	6820      	ldr	r0, [r4, #0]
 80072ac:	e6a2      	b.n	8006ff4 <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80072ae:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80072b2:	421d      	tst	r5, r3
 80072b4:	f43f ad92 	beq.w	8006ddc <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80072b8:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 80072bc:	f3c5 120a 	ubfx	r2, r5, #4, #11
 80072c0:	4630      	mov	r0, r6
 80072c2:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80072c6:	4615      	mov	r5, r2
 80072c8:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 80072cc:	f004 f83c 	bl	800b348 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072d0:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072d4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072d8:	442a      	add	r2, r5
 80072da:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072dc:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072de:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072e2:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 80072e6:	e579      	b.n	8006ddc <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 80072e8:	4620      	mov	r0, r4
 80072ea:	f005 f9c7 	bl	800c67c <HAL_PCD_SuspendCallback>
 80072ee:	e5e3      	b.n	8006eb8 <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 80072f0:	4620      	mov	r0, r4
 80072f2:	f005 f9eb 	bl	800c6cc <HAL_PCD_DisconnectCallback>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	e5d5      	b.n	8006ea6 <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80072fa:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 80072fe:	4413      	add	r3, r2
 8007300:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007302:	f1ba 0f00 	cmp.w	sl, #0
 8007306:	f47f ae2d 	bne.w	8006f64 <HAL_PCD_IRQHandler+0x1ec>
 800730a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800730c:	2b00      	cmp	r3, #0
 800730e:	f47f ae29 	bne.w	8006f64 <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007312:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007316:	6820      	ldr	r0, [r4, #0]
 8007318:	f004 f916 	bl	800b548 <USB_EP0_OutStart>
 800731c:	e622      	b.n	8006f64 <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 800731e:	4620      	mov	r0, r4
 8007320:	f005 f978 	bl	800c614 <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007324:	6820      	ldr	r0, [r4, #0]
 8007326:	e669      	b.n	8006ffc <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007328:	f01e 0f08 	tst.w	lr, #8
 800732c:	d014      	beq.n	8007358 <HAL_PCD_IRQHandler+0x5e0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800732e:	4926      	ldr	r1, [pc, #152]	; (80073c8 <HAL_PCD_IRQHandler+0x650>)
 8007330:	428b      	cmp	r3, r1
 8007332:	f67f ae5f 	bls.w	8006ff4 <HAL_PCD_IRQHandler+0x27c>
 8007336:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800733a:	f43f ae5b 	beq.w	8006ff4 <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800733e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007342:	6093      	str	r3, [r2, #8]
 8007344:	e656      	b.n	8006ff4 <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007346:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800734a:	d1f8      	bne.n	800733e <HAL_PCD_IRQHandler+0x5c6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800734c:	f01e 0f20 	tst.w	lr, #32
 8007350:	d0a7      	beq.n	80072a2 <HAL_PCD_IRQHandler+0x52a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007352:	2120      	movs	r1, #32
 8007354:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007356:	e7a4      	b.n	80072a2 <HAL_PCD_IRQHandler+0x52a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007358:	f01e 0f20 	tst.w	lr, #32
 800735c:	d008      	beq.n	8007370 <HAL_PCD_IRQHandler+0x5f8>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800735e:	2320      	movs	r3, #32
 8007360:	6093      	str	r3, [r2, #8]
 8007362:	e647      	b.n	8006ff4 <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007364:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007368:	6820      	ldr	r0, [r4, #0]
 800736a:	f004 f8ed 	bl	800b548 <USB_EP0_OutStart>
 800736e:	e77d      	b.n	800726c <HAL_PCD_IRQHandler+0x4f4>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007370:	f01e 0f28 	tst.w	lr, #40	; 0x28
 8007374:	f47f ae3e 	bne.w	8006ff4 <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007378:	4913      	ldr	r1, [pc, #76]	; (80073c8 <HAL_PCD_IRQHandler+0x650>)
 800737a:	428b      	cmp	r3, r1
 800737c:	d902      	bls.n	8007384 <HAL_PCD_IRQHandler+0x60c>
 800737e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8007382:	d1dc      	bne.n	800733e <HAL_PCD_IRQHandler+0x5c6>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007384:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 8007386:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800738a:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800738e:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007392:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 8007394:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007396:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 800739a:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800739e:	2f00      	cmp	r7, #0
 80073a0:	f47f af7f 	bne.w	80072a2 <HAL_PCD_IRQHandler+0x52a>
 80073a4:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 80073a8:	2a00      	cmp	r2, #0
 80073aa:	f47f af7a 	bne.w	80072a2 <HAL_PCD_IRQHandler+0x52a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80073ae:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80073b2:	2101      	movs	r1, #1
 80073b4:	f004 f8c8 	bl	800b548 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80073b8:	e773      	b.n	80072a2 <HAL_PCD_IRQHandler+0x52a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80073ba:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80073be:	4639      	mov	r1, r7
 80073c0:	f004 f8c2 	bl	800b548 <USB_EP0_OutStart>
 80073c4:	e76d      	b.n	80072a2 <HAL_PCD_IRQHandler+0x52a>
 80073c6:	bf00      	nop
 80073c8:	4f54300a 	.word	0x4f54300a
 80073cc:	4f54310a 	.word	0x4f54310a

080073d0 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80073d0:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80073d4:	2a01      	cmp	r2, #1
 80073d6:	d00d      	beq.n	80073f4 <HAL_PCD_SetAddress+0x24>
 80073d8:	2201      	movs	r2, #1
{
 80073da:	b510      	push	{r4, lr}
 80073dc:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 80073de:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80073e2:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80073e4:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80073e8:	f004 f832 	bl	800b450 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80073ec:	2000      	movs	r0, #0
 80073ee:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80073f2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80073f4:	2002      	movs	r0, #2
}
 80073f6:	4770      	bx	lr

080073f8 <HAL_PCD_EP_Open>:
{
 80073f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fa:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80073fe:	0609      	lsls	r1, r1, #24
{
 8007400:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007402:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 8007406:	d422      	bmi.n	800744e <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 8007408:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800740c:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 8007410:	2700      	movs	r7, #0
 8007412:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007416:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 800741a:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 800741e:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007420:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 8007422:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8007424:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8007426:	b100      	cbz	r0, 800742a <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8007428:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800742a:	2b02      	cmp	r3, #2
 800742c:	d101      	bne.n	8007432 <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 800742e:	2300      	movs	r3, #0
 8007430:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8007432:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 8007436:	2b01      	cmp	r3, #1
 8007438:	d015      	beq.n	8007466 <HAL_PCD_EP_Open+0x6e>
 800743a:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800743c:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 800743e:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007442:	f003 fd05 	bl	800ae50 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007446:	2000      	movs	r0, #0
 8007448:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 800744c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 800744e:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 8007452:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007454:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 8007458:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800745c:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 8007460:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 8007464:	e7db      	b.n	800741e <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8007466:	2002      	movs	r0, #2
}
 8007468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800746a:	bf00      	nop

0800746c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800746c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007470:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007474:	f04f 011c 	mov.w	r1, #28
{
 8007478:	b510      	push	{r4, lr}
 800747a:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800747c:	d119      	bne.n	80074b2 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800747e:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007482:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007486:	2000      	movs	r0, #0
 8007488:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800748c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007490:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007494:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007496:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800749a:	2b01      	cmp	r3, #1
 800749c:	d018      	beq.n	80074d0 <HAL_PCD_EP_Close+0x64>
 800749e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80074a0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80074a2:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80074a6:	f003 fd1b 	bl	800aee0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80074aa:	2000      	movs	r0, #0
 80074ac:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80074b0:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074b2:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 80074b6:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80074ba:	2001      	movs	r0, #1
 80074bc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074c0:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80074c2:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 80074c6:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80074c8:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d1e6      	bne.n	800749e <HAL_PCD_EP_Close+0x32>
 80074d0:	2002      	movs	r0, #2
}
 80074d2:	bd10      	pop	{r4, pc}

080074d4 <HAL_PCD_EP_Receive>:
{
 80074d4:	b570      	push	{r4, r5, r6, lr}
 80074d6:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 80074da:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074dc:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80074de:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074e2:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80074e6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074ea:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 80074ee:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 80074f2:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 80074f6:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 80074fa:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80074fe:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 8007502:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007504:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007506:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8007508:	bf08      	it	eq
 800750a:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800750e:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007510:	b91d      	cbnz	r5, 800751a <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007512:	f003 fe5b 	bl	800b1cc <USB_EP0StartXfer>
}
 8007516:	2000      	movs	r0, #0
 8007518:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800751a:	f003 fd43 	bl	800afa4 <USB_EPStartXfer>
}
 800751e:	2000      	movs	r0, #0
 8007520:	bd70      	pop	{r4, r5, r6, pc}
 8007522:	bf00      	nop

08007524 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007524:	f001 010f 	and.w	r1, r1, #15
 8007528:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800752c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007530:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop

08007538 <HAL_PCD_EP_Transmit>:
{
 8007538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753a:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 800753e:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8007540:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007542:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007544:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007548:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800754c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007550:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8007552:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8007554:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 8007556:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800755a:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 800755c:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8007560:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007562:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007564:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 8007566:	bf08      	it	eq
 8007568:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800756a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800756c:	b91d      	cbnz	r5, 8007576 <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800756e:	f003 fe2d 	bl	800b1cc <USB_EP0StartXfer>
}
 8007572:	2000      	movs	r0, #0
 8007574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007576:	f003 fd15 	bl	800afa4 <USB_EPStartXfer>
}
 800757a:	2000      	movs	r0, #0
 800757c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800757e:	bf00      	nop

08007580 <HAL_PCD_EP_SetStall>:
{
 8007580:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007582:	6843      	ldr	r3, [r0, #4]
 8007584:	f001 050f 	and.w	r5, r1, #15
 8007588:	429d      	cmp	r5, r3
 800758a:	d833      	bhi.n	80075f4 <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 800758c:	060b      	lsls	r3, r1, #24
 800758e:	4604      	mov	r4, r0
 8007590:	d41c      	bmi.n	80075cc <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 8007592:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8007596:	201c      	movs	r0, #28
    ep->is_in = 0U;
 8007598:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800759a:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 800759e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 80075a2:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80075a6:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 80075aa:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80075ac:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80075ae:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80075b0:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d01b      	beq.n	80075f0 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80075b8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80075ba:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80075be:	f003 fee7 	bl	800b390 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80075c2:	b1cd      	cbz	r5, 80075f8 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 80075c4:	2000      	movs	r0, #0
 80075c6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075cc:	211c      	movs	r1, #28
    ep->is_in = 1U;
 80075ce:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 80075d2:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075d4:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 80075d8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075dc:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80075de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 80075e2:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80075e4:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80075e6:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80075e8:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d1e3      	bne.n	80075b8 <HAL_PCD_EP_SetStall+0x38>
 80075f0:	2002      	movs	r0, #2
}
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80075f4:	2001      	movs	r0, #1
}
 80075f6:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80075f8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80075fc:	7c21      	ldrb	r1, [r4, #16]
 80075fe:	6820      	ldr	r0, [r4, #0]
 8007600:	f003 ffa2 	bl	800b548 <USB_EP0_OutStart>
 8007604:	e7de      	b.n	80075c4 <HAL_PCD_EP_SetStall+0x44>
 8007606:	bf00      	nop

08007608 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007608:	6842      	ldr	r2, [r0, #4]
{
 800760a:	b538      	push	{r3, r4, r5, lr}
 800760c:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007610:	4293      	cmp	r3, r2
 8007612:	d832      	bhi.n	800767a <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8007614:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007618:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800761a:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800761e:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8007622:	d119      	bne.n	8007658 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007624:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007628:	2000      	movs	r0, #0
 800762a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800762e:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007630:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007634:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8007638:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800763a:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800763c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007640:	2b01      	cmp	r3, #1
 8007642:	d018      	beq.n	8007676 <HAL_PCD_EP_ClrStall+0x6e>
 8007644:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007646:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007648:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800764c:	f003 fed4 	bl	800b3f8 <USB_EPClearStall>
  return HAL_OK;
 8007650:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8007652:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 8007656:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007658:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800765c:	2001      	movs	r0, #1
 800765e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007662:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007664:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007666:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800766a:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800766c:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800766e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007672:	2b01      	cmp	r3, #1
 8007674:	d1e6      	bne.n	8007644 <HAL_PCD_EP_ClrStall+0x3c>
 8007676:	2002      	movs	r0, #2
}
 8007678:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800767a:	2001      	movs	r0, #1
}
 800767c:	bd38      	pop	{r3, r4, r5, pc}
 800767e:	bf00      	nop

08007680 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007680:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007682:	6805      	ldr	r5, [r0, #0]
 8007684:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 8007686:	b929      	cbnz	r1, 8007694 <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800768c:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800768e:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8007690:	bc30      	pop	{r4, r5}
 8007692:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007694:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8007696:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007698:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800769c:	d00b      	beq.n	80076b6 <HAL_PCDEx_SetTxFiFo+0x36>
 800769e:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80076a0:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 80076a4:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80076a6:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 80076aa:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80076ac:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 80076ae:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80076b0:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80076b4:	d3f4      	bcc.n	80076a0 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80076b6:	3440      	adds	r4, #64	; 0x40
 80076b8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80076bc:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 80076c0:	6060      	str	r0, [r4, #4]
}
 80076c2:	2000      	movs	r0, #0
 80076c4:	bc30      	pop	{r4, r5}
 80076c6:	4770      	bx	lr

080076c8 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80076c8:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 80076ca:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	6259      	str	r1, [r3, #36]	; 0x24
}
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop

080076d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80076d4:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076d6:	4909      	ldr	r1, [pc, #36]	; (80076fc <HAL_PCDEx_ActivateLPM+0x28>)
{
 80076d8:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076da:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 80076dc:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 80076de:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 80076e0:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 80076e4:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80076e6:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 80076e8:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80076ec:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 80076f0:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076f2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80076f4:	4319      	orrs	r1, r3
}
 80076f6:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076f8:	6551      	str	r1, [r2, #84]	; 0x54
}
 80076fa:	4770      	bx	lr
 80076fc:	10000003 	.word	0x10000003

08007700 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop

08007704 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007704:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007706:	4b11      	ldr	r3, [pc, #68]	; (800774c <HAL_PWREx_ConfigSupply+0x48>)
 8007708:	68da      	ldr	r2, [r3, #12]
 800770a:	0752      	lsls	r2, r2, #29
 800770c:	d406      	bmi.n	800771c <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007714:	1a18      	subs	r0, r3, r0
 8007716:	bf18      	it	ne
 8007718:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800771a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800771c:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800771e:	461d      	mov	r5, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007720:	f022 0207 	bic.w	r2, r2, #7
 8007724:	4310      	orrs	r0, r2
 8007726:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8007728:	f7fc fa24 	bl	8003b74 <HAL_GetTick>
 800772c:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800772e:	e005      	b.n	800773c <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007730:	f7fc fa20 	bl	8003b74 <HAL_GetTick>
 8007734:	1b00      	subs	r0, r0, r4
 8007736:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800773a:	d804      	bhi.n	8007746 <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800773c:	686b      	ldr	r3, [r5, #4]
 800773e:	049b      	lsls	r3, r3, #18
 8007740:	d5f6      	bpl.n	8007730 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8007742:	2000      	movs	r0, #0
}
 8007744:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8007746:	2001      	movs	r0, #1
}
 8007748:	bd38      	pop	{r3, r4, r5, pc}
 800774a:	bf00      	nop
 800774c:	58024800 	.word	0x58024800

08007750 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007750:	4a02      	ldr	r2, [pc, #8]	; (800775c <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8007752:	68d3      	ldr	r3, [r2, #12]
 8007754:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007758:	60d3      	str	r3, [r2, #12]
}
 800775a:	4770      	bx	lr
 800775c:	58024800 	.word	0x58024800

08007760 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007760:	4b3b      	ldr	r3, [pc, #236]	; (8007850 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8007762:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007766:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007768:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 800776a:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800776e:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007772:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    if (pllm != 0U)
 8007774:	d038      	beq.n	80077e8 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007776:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800777a:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800777e:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007782:	fb01 f105 	mul.w	r1, r1, r5
 8007786:	2a01      	cmp	r2, #1
 8007788:	ee07 1a90 	vmov	s15, r1
 800778c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007790:	d002      	beq.n	8007798 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8007792:	2a02      	cmp	r2, #2
 8007794:	d04e      	beq.n	8007834 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8007796:	b34a      	cbz	r2, 80077ec <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007798:	ee07 0a90 	vmov	s15, r0
 800779c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8007854 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 80077a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80077aa:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007858 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 80077ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077b2:	ee06 3a90 	vmov	s13, r3
 80077b6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80077ba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80077be:	ee76 6a85 	vadd.f32	s13, s13, s10
 80077c2:	eee7 6a25 	vfma.f32	s13, s14, s11
 80077c6:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80077ca:	4b21      	ldr	r3, [pc, #132]	; (8007850 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 80077cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ce:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80077d2:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80077d4:	ee07 3a90 	vmov	s15, r3
 80077d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80077dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077e4:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80077e8:	bc30      	pop	{r4, r5}
 80077ea:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	0692      	lsls	r2, r2, #26
 80077f0:	d527      	bpl.n	8007842 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077f2:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077f4:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077f8:	4a18      	ldr	r2, [pc, #96]	; (800785c <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077fa:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077fe:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007802:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007808:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800780a:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8007858 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800780e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007812:	ee06 2a10 	vmov	s12, r2
 8007816:	ee06 3a90 	vmov	s13, r3
 800781a:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 800781e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007822:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8007826:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800782a:	eee7 6a05 	vfma.f32	s13, s14, s10
 800782e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007832:	e7ca      	b.n	80077ca <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007834:	ee07 0a90 	vmov	s15, r0
 8007838:	eddf 6a09 	vldr	s13, [pc, #36]	; 8007860 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 800783c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007840:	e7b0      	b.n	80077a4 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007842:	ee07 0a90 	vmov	s15, r0
 8007846:	eddf 6a07 	vldr	s13, [pc, #28]	; 8007864 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800784a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800784e:	e7a9      	b.n	80077a4 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8007850:	58024400 	.word	0x58024400
 8007854:	4a742400 	.word	0x4a742400
 8007858:	39000000 	.word	0x39000000
 800785c:	03d09000 	.word	0x03d09000
 8007860:	4bbebc20 	.word	0x4bbebc20
 8007864:	4c742400 	.word	0x4c742400

08007868 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8007868:	2800      	cmp	r0, #0
 800786a:	f000 81f7 	beq.w	8007c5c <HAL_RCC_OscConfig+0x3f4>
{
 800786e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007870:	6803      	ldr	r3, [r0, #0]
 8007872:	4604      	mov	r4, r0
 8007874:	07d9      	lsls	r1, r3, #31
 8007876:	d52e      	bpl.n	80078d6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007878:	49b4      	ldr	r1, [pc, #720]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 800787a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800787c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800787e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007882:	2a10      	cmp	r2, #16
 8007884:	f000 812c 	beq.w	8007ae0 <HAL_RCC_OscConfig+0x278>
 8007888:	2a18      	cmp	r2, #24
 800788a:	f000 8124 	beq.w	8007ad6 <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800788e:	6863      	ldr	r3, [r4, #4]
 8007890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007894:	f000 8167 	beq.w	8007b66 <HAL_RCC_OscConfig+0x2fe>
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 817f 	beq.w	8007b9c <HAL_RCC_OscConfig+0x334>
 800789e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078a2:	4baa      	ldr	r3, [pc, #680]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	f000 8278 	beq.w	8007d9a <HAL_RCC_OscConfig+0x532>
 80078aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80078b8:	f7fc f95c 	bl	8003b74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078bc:	4ea3      	ldr	r6, [pc, #652]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 80078be:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078c0:	e005      	b.n	80078ce <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80078c2:	f7fc f957 	bl	8003b74 <HAL_GetTick>
 80078c6:	1b40      	subs	r0, r0, r5
 80078c8:	2864      	cmp	r0, #100	; 0x64
 80078ca:	f200 8165 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078ce:	6833      	ldr	r3, [r6, #0]
 80078d0:	039f      	lsls	r7, r3, #14
 80078d2:	d5f6      	bpl.n	80078c2 <HAL_RCC_OscConfig+0x5a>
 80078d4:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078d6:	0799      	lsls	r1, r3, #30
 80078d8:	d521      	bpl.n	800791e <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078da:	4a9c      	ldr	r2, [pc, #624]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 80078dc:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078de:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80078e0:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80078e4:	f040 80a8 	bne.w	8007a38 <HAL_RCC_OscConfig+0x1d0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078e8:	4b98      	ldr	r3, [pc, #608]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	075b      	lsls	r3, r3, #29
 80078ee:	d503      	bpl.n	80078f8 <HAL_RCC_OscConfig+0x90>
 80078f0:	68e3      	ldr	r3, [r4, #12]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 80ed 	beq.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078f8:	f7fc f954 	bl	8003ba4 <HAL_GetREVID>
 80078fc:	f241 0303 	movw	r3, #4099	; 0x1003
 8007900:	4298      	cmp	r0, r3
 8007902:	f200 8189 	bhi.w	8007c18 <HAL_RCC_OscConfig+0x3b0>
 8007906:	6922      	ldr	r2, [r4, #16]
 8007908:	2a40      	cmp	r2, #64	; 0x40
 800790a:	f000 824e 	beq.w	8007daa <HAL_RCC_OscConfig+0x542>
 800790e:	498f      	ldr	r1, [pc, #572]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007910:	684b      	ldr	r3, [r1, #4]
 8007912:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007916:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800791a:	604b      	str	r3, [r1, #4]
 800791c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800791e:	06d9      	lsls	r1, r3, #27
 8007920:	d456      	bmi.n	80079d0 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007922:	071d      	lsls	r5, r3, #28
 8007924:	d517      	bpl.n	8007956 <HAL_RCC_OscConfig+0xee>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007926:	6963      	ldr	r3, [r4, #20]
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 80b4 	beq.w	8007a96 <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_LSI_ENABLE();
 800792e:	4b87      	ldr	r3, [pc, #540]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007930:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007932:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 8007934:	f042 0201 	orr.w	r2, r2, #1
 8007938:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800793a:	f7fc f91b 	bl	8003b74 <HAL_GetTick>
 800793e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007940:	e005      	b.n	800794e <HAL_RCC_OscConfig+0xe6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007942:	f7fc f917 	bl	8003b74 <HAL_GetTick>
 8007946:	1b40      	subs	r0, r0, r5
 8007948:	2802      	cmp	r0, #2
 800794a:	f200 8125 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800794e:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007950:	0798      	lsls	r0, r3, #30
 8007952:	d5f6      	bpl.n	8007942 <HAL_RCC_OscConfig+0xda>
 8007954:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007956:	069a      	lsls	r2, r3, #26
 8007958:	d517      	bpl.n	800798a <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800795a:	69a3      	ldr	r3, [r4, #24]
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 8134 	beq.w	8007bca <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_HSI48_ENABLE();
 8007962:	4b7a      	ldr	r3, [pc, #488]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007964:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007966:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 8007968:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800796c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800796e:	f7fc f901 	bl	8003b74 <HAL_GetTick>
 8007972:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007974:	e005      	b.n	8007982 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007976:	f7fc f8fd 	bl	8003b74 <HAL_GetTick>
 800797a:	1b40      	subs	r0, r0, r5
 800797c:	2802      	cmp	r0, #2
 800797e:	f200 810b 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007982:	6833      	ldr	r3, [r6, #0]
 8007984:	049f      	lsls	r7, r3, #18
 8007986:	d5f6      	bpl.n	8007976 <HAL_RCC_OscConfig+0x10e>
 8007988:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800798a:	0759      	lsls	r1, r3, #29
 800798c:	f100 80b2 	bmi.w	8007af4 <HAL_RCC_OscConfig+0x28c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007990:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007992:	b1d8      	cbz	r0, 80079cc <HAL_RCC_OscConfig+0x164>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007994:	4b6d      	ldr	r3, [pc, #436]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007996:	691a      	ldr	r2, [r3, #16]
 8007998:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800799c:	2a18      	cmp	r2, #24
 800799e:	f000 81ce 	beq.w	8007d3e <HAL_RCC_OscConfig+0x4d6>
        __HAL_RCC_PLL_DISABLE();
 80079a2:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079a4:	2802      	cmp	r0, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079a6:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80079a8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80079ac:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079ae:	f000 8161 	beq.w	8007c74 <HAL_RCC_OscConfig+0x40c>
        tickstart = HAL_GetTick();
 80079b2:	f7fc f8df 	bl	8003b74 <HAL_GetTick>
 80079b6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079b8:	e005      	b.n	80079c6 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079ba:	f7fc f8db 	bl	8003b74 <HAL_GetTick>
 80079be:	1b00      	subs	r0, r0, r4
 80079c0:	2802      	cmp	r0, #2
 80079c2:	f200 80e9 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079c6:	682b      	ldr	r3, [r5, #0]
 80079c8:	019b      	lsls	r3, r3, #6
 80079ca:	d4f6      	bmi.n	80079ba <HAL_RCC_OscConfig+0x152>
  return HAL_OK;
 80079cc:	2000      	movs	r0, #0
}
 80079ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079d0:	4a5e      	ldr	r2, [pc, #376]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 80079d2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80079d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80079da:	2b08      	cmp	r3, #8
 80079dc:	d072      	beq.n	8007ac4 <HAL_RCC_OscConfig+0x25c>
 80079de:	2b18      	cmp	r3, #24
 80079e0:	d06c      	beq.n	8007abc <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80079e2:	69e3      	ldr	r3, [r4, #28]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 8103 	beq.w	8007bf0 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 80079ea:	4b58      	ldr	r3, [pc, #352]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 80079ec:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079ee:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 80079f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80079f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80079f6:	f7fc f8bd 	bl	8003b74 <HAL_GetTick>
 80079fa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079fc:	e005      	b.n	8007a0a <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80079fe:	f7fc f8b9 	bl	8003b74 <HAL_GetTick>
 8007a02:	1b40      	subs	r0, r0, r5
 8007a04:	2802      	cmp	r0, #2
 8007a06:	f200 80c7 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a0a:	6833      	ldr	r3, [r6, #0]
 8007a0c:	05db      	lsls	r3, r3, #23
 8007a0e:	d5f6      	bpl.n	80079fe <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007a10:	f7fc f8c8 	bl	8003ba4 <HAL_GetREVID>
 8007a14:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a18:	4298      	cmp	r0, r3
 8007a1a:	f200 81e9 	bhi.w	8007df0 <HAL_RCC_OscConfig+0x588>
 8007a1e:	6a22      	ldr	r2, [r4, #32]
 8007a20:	6873      	ldr	r3, [r6, #4]
 8007a22:	2a20      	cmp	r2, #32
 8007a24:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007a28:	bf0c      	ite	eq
 8007a2a:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007a2e:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8007a32:	6073      	str	r3, [r6, #4]
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	e774      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007a38:	2b18      	cmp	r3, #24
 8007a3a:	f000 810b 	beq.w	8007c54 <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a3e:	68e2      	ldr	r2, [r4, #12]
 8007a40:	2a00      	cmp	r2, #0
 8007a42:	f000 80f3 	beq.w	8007c2c <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a46:	4941      	ldr	r1, [pc, #260]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007a48:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a4a:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a4c:	f023 0319 	bic.w	r3, r3, #25
 8007a50:	4313      	orrs	r3, r2
 8007a52:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8007a54:	f7fc f88e 	bl	8003b74 <HAL_GetTick>
 8007a58:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a5a:	e005      	b.n	8007a68 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a5c:	f7fc f88a 	bl	8003b74 <HAL_GetTick>
 8007a60:	1b40      	subs	r0, r0, r5
 8007a62:	2802      	cmp	r0, #2
 8007a64:	f200 8098 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a68:	6833      	ldr	r3, [r6, #0]
 8007a6a:	075f      	lsls	r7, r3, #29
 8007a6c:	d5f6      	bpl.n	8007a5c <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a6e:	f7fc f899 	bl	8003ba4 <HAL_GetREVID>
 8007a72:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a76:	4298      	cmp	r0, r3
 8007a78:	f200 81c3 	bhi.w	8007e02 <HAL_RCC_OscConfig+0x59a>
 8007a7c:	6922      	ldr	r2, [r4, #16]
 8007a7e:	6873      	ldr	r3, [r6, #4]
 8007a80:	2a40      	cmp	r2, #64	; 0x40
 8007a82:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007a86:	bf0c      	ite	eq
 8007a88:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8007a8c:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8007a90:	6073      	str	r3, [r6, #4]
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	e743      	b.n	800791e <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8007a96:	4b2d      	ldr	r3, [pc, #180]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007a98:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a9a:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8007a9c:	f022 0201 	bic.w	r2, r2, #1
 8007aa0:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007aa2:	f7fc f867 	bl	8003b74 <HAL_GetTick>
 8007aa6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007aa8:	e004      	b.n	8007ab4 <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007aaa:	f7fc f863 	bl	8003b74 <HAL_GetTick>
 8007aae:	1b40      	subs	r0, r0, r5
 8007ab0:	2802      	cmp	r0, #2
 8007ab2:	d871      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007ab4:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007ab6:	0799      	lsls	r1, r3, #30
 8007ab8:	d4f7      	bmi.n	8007aaa <HAL_RCC_OscConfig+0x242>
 8007aba:	e74b      	b.n	8007954 <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007abc:	f002 0203 	and.w	r2, r2, #3
 8007ac0:	2a01      	cmp	r2, #1
 8007ac2:	d18e      	bne.n	80079e2 <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007ac4:	4b21      	ldr	r3, [pc, #132]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	05da      	lsls	r2, r3, #23
 8007aca:	d552      	bpl.n	8007b72 <HAL_RCC_OscConfig+0x30a>
 8007acc:	69e3      	ldr	r3, [r4, #28]
 8007ace:	2b80      	cmp	r3, #128	; 0x80
 8007ad0:	d04f      	beq.n	8007b72 <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 8007ad2:	2001      	movs	r0, #1
}
 8007ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007ad6:	f001 0103 	and.w	r1, r1, #3
 8007ada:	2902      	cmp	r1, #2
 8007adc:	f47f aed7 	bne.w	800788e <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ae0:	4a1a      	ldr	r2, [pc, #104]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007ae2:	6812      	ldr	r2, [r2, #0]
 8007ae4:	0392      	lsls	r2, r2, #14
 8007ae6:	f57f aef6 	bpl.w	80078d6 <HAL_RCC_OscConfig+0x6e>
 8007aea:	6862      	ldr	r2, [r4, #4]
 8007aec:	2a00      	cmp	r2, #0
 8007aee:	f47f aef2 	bne.w	80078d6 <HAL_RCC_OscConfig+0x6e>
 8007af2:	e7ee      	b.n	8007ad2 <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8007af4:	4b16      	ldr	r3, [pc, #88]	; (8007b50 <HAL_RCC_OscConfig+0x2e8>)
 8007af6:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007af8:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8007afa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007afe:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007b00:	f7fc f838 	bl	8003b74 <HAL_GetTick>
 8007b04:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b06:	e004      	b.n	8007b12 <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007b08:	f7fc f834 	bl	8003b74 <HAL_GetTick>
 8007b0c:	1b40      	subs	r0, r0, r5
 8007b0e:	2864      	cmp	r0, #100	; 0x64
 8007b10:	d842      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b12:	6833      	ldr	r3, [r6, #0]
 8007b14:	05da      	lsls	r2, r3, #23
 8007b16:	d5f7      	bpl.n	8007b08 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b18:	68a3      	ldr	r3, [r4, #8]
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	f000 817a 	beq.w	8007e14 <HAL_RCC_OscConfig+0x5ac>
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f000 814b 	beq.w	8007dbc <HAL_RCC_OscConfig+0x554>
 8007b26:	2b05      	cmp	r3, #5
 8007b28:	4b08      	ldr	r3, [pc, #32]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
 8007b2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b2c:	f000 8187 	beq.w	8007e3e <HAL_RCC_OscConfig+0x5d6>
 8007b30:	f022 0201 	bic.w	r2, r2, #1
 8007b34:	671a      	str	r2, [r3, #112]	; 0x70
 8007b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b38:	f022 0204 	bic.w	r2, r2, #4
 8007b3c:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007b3e:	f7fc f819 	bl	8003b74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b42:	4e02      	ldr	r6, [pc, #8]	; (8007b4c <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b44:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007b48:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b4a:	e008      	b.n	8007b5e <HAL_RCC_OscConfig+0x2f6>
 8007b4c:	58024400 	.word	0x58024400
 8007b50:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b54:	f7fc f80e 	bl	8003b74 <HAL_GetTick>
 8007b58:	1b40      	subs	r0, r0, r5
 8007b5a:	42b8      	cmp	r0, r7
 8007b5c:	d81c      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b5e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007b60:	079b      	lsls	r3, r3, #30
 8007b62:	d5f7      	bpl.n	8007b54 <HAL_RCC_OscConfig+0x2ec>
 8007b64:	e714      	b.n	8007990 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b66:	4aae      	ldr	r2, [pc, #696]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007b68:	6813      	ldr	r3, [r2, #0]
 8007b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b6e:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b70:	e6a2      	b.n	80078b8 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b72:	f7fc f817 	bl	8003ba4 <HAL_GetREVID>
 8007b76:	f241 0303 	movw	r3, #4099	; 0x1003
 8007b7a:	4298      	cmp	r0, r3
 8007b7c:	d870      	bhi.n	8007c60 <HAL_RCC_OscConfig+0x3f8>
 8007b7e:	6a22      	ldr	r2, [r4, #32]
 8007b80:	2a20      	cmp	r2, #32
 8007b82:	f000 8153 	beq.w	8007e2c <HAL_RCC_OscConfig+0x5c4>
 8007b86:	49a6      	ldr	r1, [pc, #664]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007b88:	684b      	ldr	r3, [r1, #4]
 8007b8a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007b8e:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8007b92:	604b      	str	r3, [r1, #4]
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	e6c4      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8007b98:	2003      	movs	r0, #3
}
 8007b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b9c:	4ba0      	ldr	r3, [pc, #640]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007b9e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007ba0:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ba2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007ba6:	601a      	str	r2, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007bae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007bb0:	f7fb ffe0 	bl	8003b74 <HAL_GetTick>
 8007bb4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007bb6:	e004      	b.n	8007bc2 <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bb8:	f7fb ffdc 	bl	8003b74 <HAL_GetTick>
 8007bbc:	1b40      	subs	r0, r0, r5
 8007bbe:	2864      	cmp	r0, #100	; 0x64
 8007bc0:	d8ea      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007bc2:	6833      	ldr	r3, [r6, #0]
 8007bc4:	0398      	lsls	r0, r3, #14
 8007bc6:	d4f7      	bmi.n	8007bb8 <HAL_RCC_OscConfig+0x350>
 8007bc8:	e684      	b.n	80078d4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8007bca:	4b95      	ldr	r3, [pc, #596]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007bcc:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007bce:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8007bd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007bd4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007bd6:	f7fb ffcd 	bl	8003b74 <HAL_GetTick>
 8007bda:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007bdc:	e004      	b.n	8007be8 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007bde:	f7fb ffc9 	bl	8003b74 <HAL_GetTick>
 8007be2:	1b40      	subs	r0, r0, r5
 8007be4:	2802      	cmp	r0, #2
 8007be6:	d8d7      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007be8:	6833      	ldr	r3, [r6, #0]
 8007bea:	0498      	lsls	r0, r3, #18
 8007bec:	d4f7      	bmi.n	8007bde <HAL_RCC_OscConfig+0x376>
 8007bee:	e6cb      	b.n	8007988 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8007bf0:	4b8b      	ldr	r3, [pc, #556]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007bf2:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bf4:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8007bf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bfa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007bfc:	f7fb ffba 	bl	8003b74 <HAL_GetTick>
 8007c00:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c02:	e004      	b.n	8007c0e <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007c04:	f7fb ffb6 	bl	8003b74 <HAL_GetTick>
 8007c08:	1b40      	subs	r0, r0, r5
 8007c0a:	2802      	cmp	r0, #2
 8007c0c:	d8c4      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c0e:	6833      	ldr	r3, [r6, #0]
 8007c10:	05df      	lsls	r7, r3, #23
 8007c12:	d4f7      	bmi.n	8007c04 <HAL_RCC_OscConfig+0x39c>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	e684      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c18:	4a81      	ldr	r2, [pc, #516]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007c1a:	6921      	ldr	r1, [r4, #16]
 8007c1c:	6853      	ldr	r3, [r2, #4]
 8007c1e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007c22:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007c26:	6053      	str	r3, [r2, #4]
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	e678      	b.n	800791e <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8007c2c:	4b7c      	ldr	r3, [pc, #496]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007c2e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c30:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8007c32:	f022 0201 	bic.w	r2, r2, #1
 8007c36:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007c38:	f7fb ff9c 	bl	8003b74 <HAL_GetTick>
 8007c3c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c3e:	e004      	b.n	8007c4a <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c40:	f7fb ff98 	bl	8003b74 <HAL_GetTick>
 8007c44:	1b40      	subs	r0, r0, r5
 8007c46:	2802      	cmp	r0, #2
 8007c48:	d8a6      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c4a:	6833      	ldr	r3, [r6, #0]
 8007c4c:	0758      	lsls	r0, r3, #29
 8007c4e:	d4f7      	bmi.n	8007c40 <HAL_RCC_OscConfig+0x3d8>
 8007c50:	6823      	ldr	r3, [r4, #0]
 8007c52:	e664      	b.n	800791e <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007c54:	0792      	lsls	r2, r2, #30
 8007c56:	f47f aef2 	bne.w	8007a3e <HAL_RCC_OscConfig+0x1d6>
 8007c5a:	e645      	b.n	80078e8 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8007c5c:	2001      	movs	r0, #1
}
 8007c5e:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c60:	4a6f      	ldr	r2, [pc, #444]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007c62:	6a21      	ldr	r1, [r4, #32]
 8007c64:	68d3      	ldr	r3, [r2, #12]
 8007c66:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007c6a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007c6e:	60d3      	str	r3, [r2, #12]
 8007c70:	6823      	ldr	r3, [r4, #0]
 8007c72:	e656      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8007c74:	f7fb ff7e 	bl	8003b74 <HAL_GetTick>
 8007c78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c7a:	e004      	b.n	8007c86 <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c7c:	f7fb ff7a 	bl	8003b74 <HAL_GetTick>
 8007c80:	1b80      	subs	r0, r0, r6
 8007c82:	2802      	cmp	r0, #2
 8007c84:	d888      	bhi.n	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c86:	682b      	ldr	r3, [r5, #0]
 8007c88:	0199      	lsls	r1, r3, #6
 8007c8a:	d4f7      	bmi.n	8007c7c <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c8c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007c8e:	4b65      	ldr	r3, [pc, #404]	; (8007e24 <HAL_RCC_OscConfig+0x5bc>)
 8007c90:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007c92:	4013      	ands	r3, r2
 8007c94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007c96:	4964      	ldr	r1, [pc, #400]	; (8007e28 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c98:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c9a:	4e61      	ldr	r6, [pc, #388]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c9c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007ca0:	62ab      	str	r3, [r5, #40]	; 0x28
 8007ca2:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8007ca4:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8007ca8:	3f01      	subs	r7, #1
 8007caa:	1e50      	subs	r0, r2, #1
 8007cac:	3b01      	subs	r3, #1
 8007cae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007cb0:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8007cb4:	025b      	lsls	r3, r3, #9
 8007cb6:	0400      	lsls	r0, r0, #16
 8007cb8:	3a01      	subs	r2, #1
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007cc0:	0612      	lsls	r2, r2, #24
 8007cc2:	4303      	orrs	r3, r0
 8007cc4:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007cc8:	433b      	orrs	r3, r7
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8007cce:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cd0:	f023 0301 	bic.w	r3, r3, #1
 8007cd4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007cd6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8007cd8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007cda:	4011      	ands	r1, r2
 8007cdc:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007ce0:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007ce2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007ce4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007ce6:	f023 030c 	bic.w	r3, r3, #12
 8007cea:	4313      	orrs	r3, r2
 8007cec:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007cee:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cf0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007cf2:	f023 0302 	bic.w	r3, r3, #2
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007cfa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d00:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d02:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d08:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007d0a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d10:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8007d12:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007d14:	f043 0301 	orr.w	r3, r3, #1
 8007d18:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007d1a:	682b      	ldr	r3, [r5, #0]
 8007d1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d20:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007d22:	f7fb ff27 	bl	8003b74 <HAL_GetTick>
 8007d26:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d28:	e005      	b.n	8007d36 <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d2a:	f7fb ff23 	bl	8003b74 <HAL_GetTick>
 8007d2e:	1b00      	subs	r0, r0, r4
 8007d30:	2802      	cmp	r0, #2
 8007d32:	f63f af31 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d36:	6833      	ldr	r3, [r6, #0]
 8007d38:	019a      	lsls	r2, r3, #6
 8007d3a:	d5f6      	bpl.n	8007d2a <HAL_RCC_OscConfig+0x4c2>
 8007d3c:	e646      	b.n	80079cc <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d3e:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d42:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d44:	f43f ae43 	beq.w	80079ce <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d48:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d4c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007d4e:	428b      	cmp	r3, r1
 8007d50:	f47f aebf 	bne.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d54:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	f47f aeb9 	bne.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d60:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007d62:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8007d66:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	f47f aeb2 	bne.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d70:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8007d74:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d76:	429a      	cmp	r2, r3
 8007d78:	f47f aeab 	bne.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007d7e:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8007d82:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d84:	429a      	cmp	r2, r3
 8007d86:	f47f aea4 	bne.w	8007ad2 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d8a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007d8c:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8007d90:	3801      	subs	r0, #1
  return HAL_OK;
 8007d92:	1a28      	subs	r0, r5, r0
 8007d94:	bf18      	it	ne
 8007d96:	2001      	movne	r0, #1
}
 8007d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d9a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007d9e:	601a      	str	r2, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	e586      	b.n	80078b8 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007daa:	4a1d      	ldr	r2, [pc, #116]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007dac:	6853      	ldr	r3, [r2, #4]
 8007dae:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007db2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007db6:	6053      	str	r3, [r2, #4]
 8007db8:	6823      	ldr	r3, [r4, #0]
 8007dba:	e5b0      	b.n	800791e <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dbc:	4b18      	ldr	r3, [pc, #96]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007dbe:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dc4:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dc6:	f022 0201 	bic.w	r2, r2, #1
 8007dca:	671a      	str	r2, [r3, #112]	; 0x70
 8007dcc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007dce:	f022 0204 	bic.w	r2, r2, #4
 8007dd2:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007dd4:	f7fb fece 	bl	8003b74 <HAL_GetTick>
 8007dd8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dda:	e005      	b.n	8007de8 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ddc:	f7fb feca 	bl	8003b74 <HAL_GetTick>
 8007de0:	1b40      	subs	r0, r0, r5
 8007de2:	42b8      	cmp	r0, r7
 8007de4:	f63f aed8 	bhi.w	8007b98 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007de8:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007dea:	0798      	lsls	r0, r3, #30
 8007dec:	d4f6      	bmi.n	8007ddc <HAL_RCC_OscConfig+0x574>
 8007dee:	e5cf      	b.n	8007990 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007df0:	68f3      	ldr	r3, [r6, #12]
 8007df2:	6a22      	ldr	r2, [r4, #32]
 8007df4:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007df8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007dfc:	60f3      	str	r3, [r6, #12]
 8007dfe:	6823      	ldr	r3, [r4, #0]
 8007e00:	e58f      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e02:	6873      	ldr	r3, [r6, #4]
 8007e04:	6922      	ldr	r2, [r4, #16]
 8007e06:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e0a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007e0e:	6073      	str	r3, [r6, #4]
 8007e10:	6823      	ldr	r3, [r4, #0]
 8007e12:	e584      	b.n	800791e <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e14:	4a02      	ldr	r2, [pc, #8]	; (8007e20 <HAL_RCC_OscConfig+0x5b8>)
 8007e16:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007e18:	f043 0301 	orr.w	r3, r3, #1
 8007e1c:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e1e:	e68e      	b.n	8007b3e <HAL_RCC_OscConfig+0x2d6>
 8007e20:	58024400 	.word	0x58024400
 8007e24:	fffffc0c 	.word	0xfffffc0c
 8007e28:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007e2c:	4a08      	ldr	r2, [pc, #32]	; (8007e50 <HAL_RCC_OscConfig+0x5e8>)
 8007e2e:	6853      	ldr	r3, [r2, #4]
 8007e30:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007e34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e38:	6053      	str	r3, [r2, #4]
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	e571      	b.n	8007922 <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e3e:	f042 0204 	orr.w	r2, r2, #4
 8007e42:	671a      	str	r2, [r3, #112]	; 0x70
 8007e44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e46:	f042 0201 	orr.w	r2, r2, #1
 8007e4a:	671a      	str	r2, [r3, #112]	; 0x70
 8007e4c:	e677      	b.n	8007b3e <HAL_RCC_OscConfig+0x2d6>
 8007e4e:	bf00      	nop
 8007e50:	58024400 	.word	0x58024400

08007e54 <HAL_RCC_MCOConfig>:
{
 8007e54:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8007e58:	460d      	mov	r5, r1
 8007e5a:	b088      	sub	sp, #32
 8007e5c:	4614      	mov	r4, r2
  if(RCC_MCOx == RCC_MCO1)
 8007e5e:	bb28      	cbnz	r0, 8007eac <HAL_RCC_MCOConfig+0x58>
    MCO1_CLK_ENABLE();
 8007e60:	4e27      	ldr	r6, [pc, #156]	; (8007f00 <HAL_RCC_MCOConfig+0xac>)
 8007e62:	4603      	mov	r3, r0
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e64:	f44f 7880 	mov.w	r8, #256	; 0x100
 8007e68:	f04f 0902 	mov.w	r9, #2
    MCO1_CLK_ENABLE();
 8007e6c:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007e70:	a902      	add	r1, sp, #8
 8007e72:	4824      	ldr	r0, [pc, #144]	; (8007f04 <HAL_RCC_MCOConfig+0xb0>)
    MCO1_CLK_ENABLE();
 8007e74:	f042 0201 	orr.w	r2, r2, #1
 8007e78:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 8007e7c:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007e80:	9306      	str	r3, [sp, #24]
    MCO1_CLK_ENABLE();
 8007e82:	f002 0201 	and.w	r2, r2, #1
 8007e86:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e88:	2200      	movs	r2, #0
    MCO1_CLK_ENABLE();
 8007e8a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007e92:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007e96:	f7fe fd13 	bl	80068c0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007e9a:	6932      	ldr	r2, [r6, #16]
 8007e9c:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 8007ea0:	432a      	orrs	r2, r5
 8007ea2:	4322      	orrs	r2, r4
 8007ea4:	6132      	str	r2, [r6, #16]
}
 8007ea6:	b008      	add	sp, #32
 8007ea8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    MCO2_CLK_ENABLE();
 8007eac:	4e14      	ldr	r6, [pc, #80]	; (8007f00 <HAL_RCC_MCOConfig+0xac>)
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007eae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007eb2:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007eb4:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 8007eb6:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007eba:	f04f 0800 	mov.w	r8, #0
 8007ebe:	f04f 0903 	mov.w	r9, #3
    MCO2_CLK_ENABLE();
 8007ec2:	f043 0304 	orr.w	r3, r3, #4
 8007ec6:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8007eca:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007ece:	9206      	str	r2, [sp, #24]
    MCO2_CLK_ENABLE();
 8007ed0:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
    MCO2_CLK_ENABLE();
 8007ed8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007eda:	a902      	add	r1, sp, #8
 8007edc:	480a      	ldr	r0, [pc, #40]	; (8007f08 <HAL_RCC_MCOConfig+0xb4>)
    MCO2_CLK_ENABLE();
 8007ede:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007ee0:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007ee4:	f7fe fcec 	bl	80068c0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8007ee8:	6933      	ldr	r3, [r6, #16]
 8007eea:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8007eee:	ea43 0105 	orr.w	r1, r3, r5
 8007ef2:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8007ef6:	6131      	str	r1, [r6, #16]
}
 8007ef8:	b008      	add	sp, #32
 8007efa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007efe:	bf00      	nop
 8007f00:	58024400 	.word	0x58024400
 8007f04:	58020000 	.word	0x58020000
 8007f08:	58020800 	.word	0x58020800

08007f0c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f0c:	4a47      	ldr	r2, [pc, #284]	; (800802c <HAL_RCC_GetSysClockFreq+0x120>)
 8007f0e:	6913      	ldr	r3, [r2, #16]
 8007f10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f14:	2b10      	cmp	r3, #16
 8007f16:	d004      	beq.n	8007f22 <HAL_RCC_GetSysClockFreq+0x16>
 8007f18:	2b18      	cmp	r3, #24
 8007f1a:	d00d      	beq.n	8007f38 <HAL_RCC_GetSysClockFreq+0x2c>
 8007f1c:	b11b      	cbz	r3, 8007f26 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8007f1e:	4844      	ldr	r0, [pc, #272]	; (8008030 <HAL_RCC_GetSysClockFreq+0x124>)
 8007f20:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f22:	4844      	ldr	r0, [pc, #272]	; (8008034 <HAL_RCC_GetSysClockFreq+0x128>)
 8007f24:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f26:	6813      	ldr	r3, [r2, #0]
 8007f28:	0699      	lsls	r1, r3, #26
 8007f2a:	d54a      	bpl.n	8007fc2 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f2c:	6813      	ldr	r3, [r2, #0]
 8007f2e:	4842      	ldr	r0, [pc, #264]	; (8008038 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007f30:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007f34:	40d8      	lsrs	r0, r3
 8007f36:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f38:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8007f3a:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f3c:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    if (pllm != 0U)
 8007f40:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f44:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f48:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 8007f4a:	d038      	beq.n	8007fbe <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f4c:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f50:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f54:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f58:	fb01 f105 	mul.w	r1, r1, r5
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	ee07 1a90 	vmov	s15, r1
 8007f62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 8007f66:	d002      	beq.n	8007f6e <HAL_RCC_GetSysClockFreq+0x62>
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d02c      	beq.n	8007fc6 <HAL_RCC_GetSysClockFreq+0xba>
 8007f6c:	b393      	cbz	r3, 8007fd4 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f6e:	ee07 0a90 	vmov	s15, r0
 8007f72:	eddf 6a32 	vldr	s13, [pc, #200]	; 800803c <HAL_RCC_GetSysClockFreq+0x130>
 8007f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007f7c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007f80:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8008040 <HAL_RCC_GetSysClockFreq+0x134>
 8007f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f88:	ee06 3a90 	vmov	s13, r3
 8007f8c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007f90:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007f94:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007f98:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007f9c:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007fa0:	4b22      	ldr	r3, [pc, #136]	; (800802c <HAL_RCC_GetSysClockFreq+0x120>)
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007fa8:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007faa:	ee07 3a90 	vmov	s15, r3
 8007fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fba:	ee17 0a90 	vmov	r0, s15
}
 8007fbe:	bc30      	pop	{r4, r5}
 8007fc0:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007fc2:	481d      	ldr	r0, [pc, #116]	; (8008038 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8007fc4:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fc6:	ee07 0a90 	vmov	s15, r0
 8007fca:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8008044 <HAL_RCC_GetSysClockFreq+0x138>
 8007fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fd2:	e7d2      	b.n	8007f7a <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fd4:	6813      	ldr	r3, [r2, #0]
 8007fd6:	069b      	lsls	r3, r3, #26
 8007fd8:	d520      	bpl.n	800801c <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fda:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fdc:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fe0:	4915      	ldr	r1, [pc, #84]	; (8008038 <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fe2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fe6:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fee:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ff0:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ff2:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008040 <HAL_RCC_GetSysClockFreq+0x134>
 8007ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ffa:	ee06 1a10 	vmov	s12, r1
 8007ffe:	ee06 3a90 	vmov	s13, r3
 8008002:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8008006:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800800a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800800e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008012:	eee7 6a05 	vfma.f32	s13, s14, s10
 8008016:	ee66 6a26 	vmul.f32	s13, s12, s13
 800801a:	e7c1      	b.n	8007fa0 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800801c:	ee07 0a90 	vmov	s15, r0
 8008020:	eddf 6a09 	vldr	s13, [pc, #36]	; 8008048 <HAL_RCC_GetSysClockFreq+0x13c>
 8008024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008028:	e7a7      	b.n	8007f7a <HAL_RCC_GetSysClockFreq+0x6e>
 800802a:	bf00      	nop
 800802c:	58024400 	.word	0x58024400
 8008030:	003d0900 	.word	0x003d0900
 8008034:	017d7840 	.word	0x017d7840
 8008038:	03d09000 	.word	0x03d09000
 800803c:	4a742400 	.word	0x4a742400
 8008040:	39000000 	.word	0x39000000
 8008044:	4bbebc20 	.word	0x4bbebc20
 8008048:	4c742400 	.word	0x4c742400

0800804c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800804c:	2800      	cmp	r0, #0
 800804e:	f000 810e 	beq.w	800826e <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008052:	4a8d      	ldr	r2, [pc, #564]	; (8008288 <HAL_RCC_ClockConfig+0x23c>)
 8008054:	6813      	ldr	r3, [r2, #0]
 8008056:	f003 030f 	and.w	r3, r3, #15
 800805a:	428b      	cmp	r3, r1
{
 800805c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008060:	4604      	mov	r4, r0
 8008062:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008064:	d20c      	bcs.n	8008080 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008066:	6813      	ldr	r3, [r2, #0]
 8008068:	f023 030f 	bic.w	r3, r3, #15
 800806c:	430b      	orrs	r3, r1
 800806e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008070:	6813      	ldr	r3, [r2, #0]
 8008072:	f003 030f 	and.w	r3, r3, #15
 8008076:	428b      	cmp	r3, r1
 8008078:	d002      	beq.n	8008080 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800807a:	2001      	movs	r0, #1
}
 800807c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	075f      	lsls	r7, r3, #29
 8008084:	d50b      	bpl.n	800809e <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008086:	4981      	ldr	r1, [pc, #516]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 8008088:	6920      	ldr	r0, [r4, #16]
 800808a:	698a      	ldr	r2, [r1, #24]
 800808c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008090:	4290      	cmp	r0, r2
 8008092:	d904      	bls.n	800809e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008094:	698a      	ldr	r2, [r1, #24]
 8008096:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800809a:	4302      	orrs	r2, r0
 800809c:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800809e:	071e      	lsls	r6, r3, #28
 80080a0:	d50b      	bpl.n	80080ba <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80080a2:	497a      	ldr	r1, [pc, #488]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80080a4:	6960      	ldr	r0, [r4, #20]
 80080a6:	69ca      	ldr	r2, [r1, #28]
 80080a8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80080ac:	4290      	cmp	r0, r2
 80080ae:	d904      	bls.n	80080ba <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80080b0:	69ca      	ldr	r2, [r1, #28]
 80080b2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80080b6:	4302      	orrs	r2, r0
 80080b8:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080ba:	06d8      	lsls	r0, r3, #27
 80080bc:	d50b      	bpl.n	80080d6 <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80080be:	4973      	ldr	r1, [pc, #460]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80080c0:	69a0      	ldr	r0, [r4, #24]
 80080c2:	69ca      	ldr	r2, [r1, #28]
 80080c4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80080c8:	4290      	cmp	r0, r2
 80080ca:	d904      	bls.n	80080d6 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80080cc:	69ca      	ldr	r2, [r1, #28]
 80080ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080d2:	4302      	orrs	r2, r0
 80080d4:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80080d6:	0699      	lsls	r1, r3, #26
 80080d8:	d50b      	bpl.n	80080f2 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80080da:	496c      	ldr	r1, [pc, #432]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80080dc:	69e0      	ldr	r0, [r4, #28]
 80080de:	6a0a      	ldr	r2, [r1, #32]
 80080e0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80080e4:	4290      	cmp	r0, r2
 80080e6:	d904      	bls.n	80080f2 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80080e8:	6a0a      	ldr	r2, [r1, #32]
 80080ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80080ee:	4302      	orrs	r2, r0
 80080f0:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080f2:	079a      	lsls	r2, r3, #30
 80080f4:	f140 80ad 	bpl.w	8008252 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80080f8:	4864      	ldr	r0, [pc, #400]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80080fa:	68e1      	ldr	r1, [r4, #12]
 80080fc:	6982      	ldr	r2, [r0, #24]
 80080fe:	f002 020f 	and.w	r2, r2, #15
 8008102:	4291      	cmp	r1, r2
 8008104:	d904      	bls.n	8008110 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008106:	6982      	ldr	r2, [r0, #24]
 8008108:	f022 020f 	bic.w	r2, r2, #15
 800810c:	430a      	orrs	r2, r1
 800810e:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008110:	07d8      	lsls	r0, r3, #31
 8008112:	d531      	bpl.n	8008178 <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008114:	4a5d      	ldr	r2, [pc, #372]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 8008116:	68a1      	ldr	r1, [r4, #8]
 8008118:	6993      	ldr	r3, [r2, #24]
 800811a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800811e:	430b      	orrs	r3, r1
 8008120:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008122:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008124:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008126:	2902      	cmp	r1, #2
 8008128:	f000 80a3 	beq.w	8008272 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800812c:	2903      	cmp	r1, #3
 800812e:	f000 809a 	beq.w	8008266 <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008132:	2901      	cmp	r1, #1
 8008134:	f000 80a3 	beq.w	800827e <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008138:	0758      	lsls	r0, r3, #29
 800813a:	d59e      	bpl.n	800807a <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800813c:	4a53      	ldr	r2, [pc, #332]	; (800828c <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800813e:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008142:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008144:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008146:	f023 0307 	bic.w	r3, r3, #7
 800814a:	430b      	orrs	r3, r1
 800814c:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 800814e:	f7fb fd11 	bl	8003b74 <HAL_GetTick>
 8008152:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008154:	e005      	b.n	8008162 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008156:	f7fb fd0d 	bl	8003b74 <HAL_GetTick>
 800815a:	1b80      	subs	r0, r0, r6
 800815c:	4540      	cmp	r0, r8
 800815e:	f200 808c 	bhi.w	800827a <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	6862      	ldr	r2, [r4, #4]
 8008166:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800816a:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800816e:	d1f2      	bne.n	8008156 <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	0799      	lsls	r1, r3, #30
 8008174:	d506      	bpl.n	8008184 <HAL_RCC_ClockConfig+0x138>
 8008176:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008178:	4844      	ldr	r0, [pc, #272]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 800817a:	6982      	ldr	r2, [r0, #24]
 800817c:	f002 020f 	and.w	r2, r2, #15
 8008180:	428a      	cmp	r2, r1
 8008182:	d86a      	bhi.n	800825a <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008184:	4940      	ldr	r1, [pc, #256]	; (8008288 <HAL_RCC_ClockConfig+0x23c>)
 8008186:	680a      	ldr	r2, [r1, #0]
 8008188:	f002 020f 	and.w	r2, r2, #15
 800818c:	42aa      	cmp	r2, r5
 800818e:	d90a      	bls.n	80081a6 <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008190:	680a      	ldr	r2, [r1, #0]
 8008192:	f022 020f 	bic.w	r2, r2, #15
 8008196:	432a      	orrs	r2, r5
 8008198:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800819a:	680a      	ldr	r2, [r1, #0]
 800819c:	f002 020f 	and.w	r2, r2, #15
 80081a0:	42aa      	cmp	r2, r5
 80081a2:	f47f af6a 	bne.w	800807a <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80081a6:	075a      	lsls	r2, r3, #29
 80081a8:	d50b      	bpl.n	80081c2 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80081aa:	4938      	ldr	r1, [pc, #224]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80081ac:	6920      	ldr	r0, [r4, #16]
 80081ae:	698a      	ldr	r2, [r1, #24]
 80081b0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80081b4:	4290      	cmp	r0, r2
 80081b6:	d204      	bcs.n	80081c2 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80081b8:	698a      	ldr	r2, [r1, #24]
 80081ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80081be:	4302      	orrs	r2, r0
 80081c0:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081c2:	071f      	lsls	r7, r3, #28
 80081c4:	d50b      	bpl.n	80081de <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80081c6:	4931      	ldr	r1, [pc, #196]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80081c8:	6960      	ldr	r0, [r4, #20]
 80081ca:	69ca      	ldr	r2, [r1, #28]
 80081cc:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80081d0:	4290      	cmp	r0, r2
 80081d2:	d204      	bcs.n	80081de <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80081d4:	69ca      	ldr	r2, [r1, #28]
 80081d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80081da:	4302      	orrs	r2, r0
 80081dc:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081de:	06de      	lsls	r6, r3, #27
 80081e0:	d50b      	bpl.n	80081fa <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80081e2:	492a      	ldr	r1, [pc, #168]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 80081e4:	69a0      	ldr	r0, [r4, #24]
 80081e6:	69ca      	ldr	r2, [r1, #28]
 80081e8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80081ec:	4290      	cmp	r0, r2
 80081ee:	d204      	bcs.n	80081fa <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80081f0:	69ca      	ldr	r2, [r1, #28]
 80081f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80081f6:	4302      	orrs	r2, r0
 80081f8:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80081fa:	069d      	lsls	r5, r3, #26
 80081fc:	d50b      	bpl.n	8008216 <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80081fe:	4a23      	ldr	r2, [pc, #140]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 8008200:	69e1      	ldr	r1, [r4, #28]
 8008202:	6a13      	ldr	r3, [r2, #32]
 8008204:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008208:	4299      	cmp	r1, r3
 800820a:	d204      	bcs.n	8008216 <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800820c:	6a13      	ldr	r3, [r2, #32]
 800820e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008212:	430b      	orrs	r3, r1
 8008214:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008216:	f7ff fe79 	bl	8007f0c <HAL_RCC_GetSysClockFreq>
 800821a:	4b1c      	ldr	r3, [pc, #112]	; (800828c <HAL_RCC_ClockConfig+0x240>)
 800821c:	4602      	mov	r2, r0
 800821e:	481c      	ldr	r0, [pc, #112]	; (8008290 <HAL_RCC_ClockConfig+0x244>)
 8008220:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008222:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008224:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8008228:	4d1a      	ldr	r5, [pc, #104]	; (8008294 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800822a:	f003 030f 	and.w	r3, r3, #15
 800822e:	4c1a      	ldr	r4, [pc, #104]	; (8008298 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008230:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008232:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008234:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 8008238:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800823a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 800823e:	4d17      	ldr	r5, [pc, #92]	; (800829c <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008240:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008242:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8008246:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008248:	6023      	str	r3, [r4, #0]
}
 800824a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 800824e:	f7fb bc2f 	b.w	8003ab0 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008252:	07da      	lsls	r2, r3, #31
 8008254:	f53f af5e 	bmi.w	8008114 <HAL_RCC_ClockConfig+0xc8>
 8008258:	e794      	b.n	8008184 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800825a:	6982      	ldr	r2, [r0, #24]
 800825c:	f022 020f 	bic.w	r2, r2, #15
 8008260:	4311      	orrs	r1, r2
 8008262:	6181      	str	r1, [r0, #24]
 8008264:	e78e      	b.n	8008184 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008266:	019f      	lsls	r7, r3, #6
 8008268:	f53f af68 	bmi.w	800813c <HAL_RCC_ClockConfig+0xf0>
 800826c:	e705      	b.n	800807a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800826e:	2001      	movs	r0, #1
}
 8008270:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008272:	039b      	lsls	r3, r3, #14
 8008274:	f53f af62 	bmi.w	800813c <HAL_RCC_ClockConfig+0xf0>
 8008278:	e6ff      	b.n	800807a <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800827a:	2003      	movs	r0, #3
 800827c:	e6fe      	b.n	800807c <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800827e:	05de      	lsls	r6, r3, #23
 8008280:	f53f af5c 	bmi.w	800813c <HAL_RCC_ClockConfig+0xf0>
 8008284:	e6f9      	b.n	800807a <HAL_RCC_ClockConfig+0x2e>
 8008286:	bf00      	nop
 8008288:	52002000 	.word	0x52002000
 800828c:	58024400 	.word	0x58024400
 8008290:	08017b6c 	.word	0x08017b6c
 8008294:	2400028c 	.word	0x2400028c
 8008298:	24000284 	.word	0x24000284
 800829c:	24000280 	.word	0x24000280

080082a0 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082a0:	4a18      	ldr	r2, [pc, #96]	; (8008304 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082a2:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082a4:	6913      	ldr	r3, [r2, #16]
 80082a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082aa:	2b10      	cmp	r3, #16
 80082ac:	d01a      	beq.n	80082e4 <HAL_RCC_GetHCLKFreq+0x44>
 80082ae:	2b18      	cmp	r3, #24
 80082b0:	d023      	beq.n	80082fa <HAL_RCC_GetHCLKFreq+0x5a>
 80082b2:	b1cb      	cbz	r3, 80082e8 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 80082b4:	4814      	ldr	r0, [pc, #80]	; (8008308 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082b6:	4b13      	ldr	r3, [pc, #76]	; (8008304 <HAL_RCC_GetHCLKFreq+0x64>)
 80082b8:	4914      	ldr	r1, [pc, #80]	; (800830c <HAL_RCC_GetHCLKFreq+0x6c>)
 80082ba:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082bc:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082be:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082c2:	4c13      	ldr	r4, [pc, #76]	; (8008310 <HAL_RCC_GetHCLKFreq+0x70>)
 80082c4:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80082c8:	4d12      	ldr	r5, [pc, #72]	; (8008314 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082ca:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082cc:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082ce:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082d2:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082d6:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082da:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 80082de:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082e0:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082e4:	480c      	ldr	r0, [pc, #48]	; (8008318 <HAL_RCC_GetHCLKFreq+0x78>)
 80082e6:	e7e6      	b.n	80082b6 <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082e8:	6813      	ldr	r3, [r2, #0]
 80082ea:	069b      	lsls	r3, r3, #26
 80082ec:	d508      	bpl.n	8008300 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082ee:	6812      	ldr	r2, [r2, #0]
 80082f0:	480a      	ldr	r0, [pc, #40]	; (800831c <HAL_RCC_GetHCLKFreq+0x7c>)
 80082f2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80082f6:	40d0      	lsrs	r0, r2
 80082f8:	e7dd      	b.n	80082b6 <HAL_RCC_GetHCLKFreq+0x16>
 80082fa:	f7ff fa31 	bl	8007760 <HAL_RCC_GetSysClockFreq.part.0>
 80082fe:	e7da      	b.n	80082b6 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008300:	4806      	ldr	r0, [pc, #24]	; (800831c <HAL_RCC_GetHCLKFreq+0x7c>)
 8008302:	e7d8      	b.n	80082b6 <HAL_RCC_GetHCLKFreq+0x16>
 8008304:	58024400 	.word	0x58024400
 8008308:	003d0900 	.word	0x003d0900
 800830c:	08017b6c 	.word	0x08017b6c
 8008310:	24000284 	.word	0x24000284
 8008314:	24000280 	.word	0x24000280
 8008318:	017d7840 	.word	0x017d7840
 800831c:	03d09000 	.word	0x03d09000

08008320 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008320:	4a1c      	ldr	r2, [pc, #112]	; (8008394 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008322:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008324:	6913      	ldr	r3, [r2, #16]
 8008326:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800832a:	2b10      	cmp	r3, #16
 800832c:	d021      	beq.n	8008372 <HAL_RCC_GetPCLK1Freq+0x52>
 800832e:	2b18      	cmp	r3, #24
 8008330:	d02a      	beq.n	8008388 <HAL_RCC_GetPCLK1Freq+0x68>
 8008332:	b303      	cbz	r3, 8008376 <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008334:	4818      	ldr	r0, [pc, #96]	; (8008398 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008336:	4a17      	ldr	r2, [pc, #92]	; (8008394 <HAL_RCC_GetPCLK1Freq+0x74>)
 8008338:	4918      	ldr	r1, [pc, #96]	; (800839c <HAL_RCC_GetPCLK1Freq+0x7c>)
 800833a:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800833c:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800833e:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8008342:	4d17      	ldr	r5, [pc, #92]	; (80083a0 <HAL_RCC_GetPCLK1Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008344:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008348:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800834a:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800834c:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008350:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008354:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008356:	4c13      	ldr	r4, [pc, #76]	; (80083a4 <HAL_RCC_GetPCLK1Freq+0x84>)
 8008358:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800835c:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800835e:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008360:	69d2      	ldr	r2, [r2, #28]
 8008362:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8008366:	5c88      	ldrb	r0, [r1, r2]
 8008368:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800836c:	fa23 f000 	lsr.w	r0, r3, r0
 8008370:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008372:	480d      	ldr	r0, [pc, #52]	; (80083a8 <HAL_RCC_GetPCLK1Freq+0x88>)
 8008374:	e7df      	b.n	8008336 <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008376:	6813      	ldr	r3, [r2, #0]
 8008378:	069b      	lsls	r3, r3, #26
 800837a:	d508      	bpl.n	800838e <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800837c:	6813      	ldr	r3, [r2, #0]
 800837e:	480b      	ldr	r0, [pc, #44]	; (80083ac <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008380:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008384:	40d8      	lsrs	r0, r3
 8008386:	e7d6      	b.n	8008336 <HAL_RCC_GetPCLK1Freq+0x16>
 8008388:	f7ff f9ea 	bl	8007760 <HAL_RCC_GetSysClockFreq.part.0>
 800838c:	e7d3      	b.n	8008336 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800838e:	4807      	ldr	r0, [pc, #28]	; (80083ac <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008390:	e7d1      	b.n	8008336 <HAL_RCC_GetPCLK1Freq+0x16>
 8008392:	bf00      	nop
 8008394:	58024400 	.word	0x58024400
 8008398:	003d0900 	.word	0x003d0900
 800839c:	08017b6c 	.word	0x08017b6c
 80083a0:	24000280 	.word	0x24000280
 80083a4:	24000284 	.word	0x24000284
 80083a8:	017d7840 	.word	0x017d7840
 80083ac:	03d09000 	.word	0x03d09000

080083b0 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083b0:	4a1c      	ldr	r2, [pc, #112]	; (8008424 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083b2:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083b4:	6913      	ldr	r3, [r2, #16]
 80083b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083ba:	2b10      	cmp	r3, #16
 80083bc:	d021      	beq.n	8008402 <HAL_RCC_GetPCLK2Freq+0x52>
 80083be:	2b18      	cmp	r3, #24
 80083c0:	d02a      	beq.n	8008418 <HAL_RCC_GetPCLK2Freq+0x68>
 80083c2:	b303      	cbz	r3, 8008406 <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 80083c4:	4818      	ldr	r0, [pc, #96]	; (8008428 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083c6:	4a17      	ldr	r2, [pc, #92]	; (8008424 <HAL_RCC_GetPCLK2Freq+0x74>)
 80083c8:	4918      	ldr	r1, [pc, #96]	; (800842c <HAL_RCC_GetPCLK2Freq+0x7c>)
 80083ca:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083cc:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083ce:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 80083d2:	4d17      	ldr	r5, [pc, #92]	; (8008430 <HAL_RCC_GetPCLK2Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083d4:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083d8:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083da:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083dc:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083e0:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083e4:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083e6:	4c13      	ldr	r4, [pc, #76]	; (8008434 <HAL_RCC_GetPCLK2Freq+0x84>)
 80083e8:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80083ec:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083ee:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80083f0:	69d2      	ldr	r2, [r2, #28]
 80083f2:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80083f6:	5c88      	ldrb	r0, [r1, r2]
 80083f8:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80083fc:	fa23 f000 	lsr.w	r0, r3, r0
 8008400:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008402:	480d      	ldr	r0, [pc, #52]	; (8008438 <HAL_RCC_GetPCLK2Freq+0x88>)
 8008404:	e7df      	b.n	80083c6 <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008406:	6813      	ldr	r3, [r2, #0]
 8008408:	069b      	lsls	r3, r3, #26
 800840a:	d508      	bpl.n	800841e <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800840c:	6813      	ldr	r3, [r2, #0]
 800840e:	480b      	ldr	r0, [pc, #44]	; (800843c <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008410:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008414:	40d8      	lsrs	r0, r3
 8008416:	e7d6      	b.n	80083c6 <HAL_RCC_GetPCLK2Freq+0x16>
 8008418:	f7ff f9a2 	bl	8007760 <HAL_RCC_GetSysClockFreq.part.0>
 800841c:	e7d3      	b.n	80083c6 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800841e:	4807      	ldr	r0, [pc, #28]	; (800843c <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008420:	e7d1      	b.n	80083c6 <HAL_RCC_GetPCLK2Freq+0x16>
 8008422:	bf00      	nop
 8008424:	58024400 	.word	0x58024400
 8008428:	003d0900 	.word	0x003d0900
 800842c:	08017b6c 	.word	0x08017b6c
 8008430:	24000280 	.word	0x24000280
 8008434:	24000284 	.word	0x24000284
 8008438:	017d7840 	.word	0x017d7840
 800843c:	03d09000 	.word	0x03d09000

08008440 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008440:	4a3b      	ldr	r2, [pc, #236]	; (8008530 <RCCEx_PLL2_Config+0xf0>)
{
 8008442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008444:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008446:	f003 0303 	and.w	r3, r3, #3
 800844a:	2b03      	cmp	r3, #3
 800844c:	d069      	beq.n	8008522 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800844e:	6813      	ldr	r3, [r2, #0]
 8008450:	4606      	mov	r6, r0
 8008452:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008454:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8008456:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800845a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800845c:	f7fb fb8a 	bl	8003b74 <HAL_GetTick>
 8008460:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008462:	e004      	b.n	800846e <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008464:	f7fb fb86 	bl	8003b74 <HAL_GetTick>
 8008468:	1b43      	subs	r3, r0, r5
 800846a:	2b02      	cmp	r3, #2
 800846c:	d857      	bhi.n	800851e <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	011a      	lsls	r2, r3, #4
 8008472:	d4f7      	bmi.n	8008464 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008474:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008476:	6832      	ldr	r2, [r6, #0]
 8008478:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800847c:	492d      	ldr	r1, [pc, #180]	; (8008534 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800847e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008482:	62a3      	str	r3, [r4, #40]	; 0x28
 8008484:	6875      	ldr	r5, [r6, #4]
 8008486:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800848a:	3d01      	subs	r5, #1
 800848c:	1e50      	subs	r0, r2, #1
 800848e:	3b01      	subs	r3, #1
 8008490:	6932      	ldr	r2, [r6, #16]
 8008492:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008496:	025b      	lsls	r3, r3, #9
 8008498:	0400      	lsls	r0, r0, #16
 800849a:	3a01      	subs	r2, #1
 800849c:	b29b      	uxth	r3, r3
 800849e:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80084a2:	0612      	lsls	r2, r2, #24
 80084a4:	4303      	orrs	r3, r0
 80084a6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80084aa:	432b      	orrs	r3, r5
 80084ac:	4313      	orrs	r3, r2
 80084ae:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80084b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084b2:	6972      	ldr	r2, [r6, #20]
 80084b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80084b8:	4313      	orrs	r3, r2
 80084ba:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80084bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084be:	69b2      	ldr	r2, [r6, #24]
 80084c0:	f023 0320 	bic.w	r3, r3, #32
 80084c4:	4313      	orrs	r3, r2
 80084c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80084c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084ca:	f023 0310 	bic.w	r3, r3, #16
 80084ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80084d0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80084d2:	69f3      	ldr	r3, [r6, #28]
 80084d4:	4011      	ands	r1, r2
 80084d6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80084da:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80084dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084de:	f043 0310 	orr.w	r3, r3, #16
 80084e2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80084e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80084e6:	b1f7      	cbz	r7, 8008526 <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80084e8:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80084ea:	bf0c      	ite	eq
 80084ec:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80084f0:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80084f4:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80084f6:	4b0e      	ldr	r3, [pc, #56]	; (8008530 <RCCEx_PLL2_Config+0xf0>)
 80084f8:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084fa:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 80084fc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008500:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008502:	f7fb fb37 	bl	8003b74 <HAL_GetTick>
 8008506:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008508:	e004      	b.n	8008514 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800850a:	f7fb fb33 	bl	8003b74 <HAL_GetTick>
 800850e:	1b00      	subs	r0, r0, r4
 8008510:	2802      	cmp	r0, #2
 8008512:	d804      	bhi.n	800851e <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	011b      	lsls	r3, r3, #4
 8008518:	d5f7      	bpl.n	800850a <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 800851a:	2000      	movs	r0, #0
}
 800851c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800851e:	2003      	movs	r0, #3
}
 8008520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008522:	2001      	movs	r0, #1
}
 8008524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008526:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800852a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800852c:	e7e3      	b.n	80084f6 <RCCEx_PLL2_Config+0xb6>
 800852e:	bf00      	nop
 8008530:	58024400 	.word	0x58024400
 8008534:	ffff0007 	.word	0xffff0007

08008538 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008538:	4a3b      	ldr	r2, [pc, #236]	; (8008628 <RCCEx_PLL3_Config+0xf0>)
{
 800853a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800853c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800853e:	f003 0303 	and.w	r3, r3, #3
 8008542:	2b03      	cmp	r3, #3
 8008544:	d069      	beq.n	800861a <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008546:	6813      	ldr	r3, [r2, #0]
 8008548:	4606      	mov	r6, r0
 800854a:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800854c:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 800854e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008552:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008554:	f7fb fb0e 	bl	8003b74 <HAL_GetTick>
 8008558:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800855a:	e004      	b.n	8008566 <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800855c:	f7fb fb0a 	bl	8003b74 <HAL_GetTick>
 8008560:	1b43      	subs	r3, r0, r5
 8008562:	2b02      	cmp	r3, #2
 8008564:	d857      	bhi.n	8008616 <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	009a      	lsls	r2, r3, #2
 800856a:	d4f7      	bmi.n	800855c <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800856c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800856e:	6832      	ldr	r2, [r6, #0]
 8008570:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008574:	492d      	ldr	r1, [pc, #180]	; (800862c <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008576:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800857a:	62a3      	str	r3, [r4, #40]	; 0x28
 800857c:	6875      	ldr	r5, [r6, #4]
 800857e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008582:	3d01      	subs	r5, #1
 8008584:	1e50      	subs	r0, r2, #1
 8008586:	3b01      	subs	r3, #1
 8008588:	6932      	ldr	r2, [r6, #16]
 800858a:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800858e:	025b      	lsls	r3, r3, #9
 8008590:	0400      	lsls	r0, r0, #16
 8008592:	3a01      	subs	r2, #1
 8008594:	b29b      	uxth	r3, r3
 8008596:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800859a:	0612      	lsls	r2, r2, #24
 800859c:	4303      	orrs	r3, r0
 800859e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80085a2:	432b      	orrs	r3, r5
 80085a4:	4313      	orrs	r3, r2
 80085a6:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80085a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085aa:	6972      	ldr	r2, [r6, #20]
 80085ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80085b0:	4313      	orrs	r3, r2
 80085b2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80085b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085b6:	69b2      	ldr	r2, [r6, #24]
 80085b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085bc:	4313      	orrs	r3, r2
 80085be:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80085c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80085c8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80085ca:	69f3      	ldr	r3, [r6, #28]
 80085cc:	4011      	ands	r1, r2
 80085ce:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80085d2:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80085d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085da:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80085dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80085de:	b1f7      	cbz	r7, 800861e <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80085e0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80085e2:	bf0c      	ite	eq
 80085e4:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80085e8:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80085ec:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80085ee:	4b0e      	ldr	r3, [pc, #56]	; (8008628 <RCCEx_PLL3_Config+0xf0>)
 80085f0:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085f2:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 80085f4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80085f8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80085fa:	f7fb fabb 	bl	8003b74 <HAL_GetTick>
 80085fe:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008600:	e004      	b.n	800860c <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008602:	f7fb fab7 	bl	8003b74 <HAL_GetTick>
 8008606:	1b00      	subs	r0, r0, r4
 8008608:	2802      	cmp	r0, #2
 800860a:	d804      	bhi.n	8008616 <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	d5f7      	bpl.n	8008602 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8008612:	2000      	movs	r0, #0
}
 8008614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008616:	2003      	movs	r0, #3
}
 8008618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800861a:	2001      	movs	r0, #1
}
 800861c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800861e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008622:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008624:	e7e3      	b.n	80085ee <RCCEx_PLL3_Config+0xb6>
 8008626:	bf00      	nop
 8008628:	58024400 	.word	0x58024400
 800862c:	ffff0007 	.word	0xffff0007

08008630 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008634:	6803      	ldr	r3, [r0, #0]
{
 8008636:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008638:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 800863c:	d01c      	beq.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800863e:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8008640:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008644:	f000 84ba 	beq.w	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008648:	d823      	bhi.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800864a:	2a00      	cmp	r2, #0
 800864c:	f000 83dc 	beq.w	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8008650:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008654:	d120      	bne.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008656:	2102      	movs	r1, #2
 8008658:	3004      	adds	r0, #4
 800865a:	f7ff fef1 	bl	8008440 <RCCEx_PLL2_Config>
 800865e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008660:	2e00      	cmp	r6, #0
 8008662:	f040 849f 	bne.w	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8008666:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008668:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800866a:	48ab      	ldr	r0, [pc, #684]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800866c:	2600      	movs	r6, #0
 800866e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008670:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008674:	430a      	orrs	r2, r1
 8008676:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008678:	05dd      	lsls	r5, r3, #23
 800867a:	d511      	bpl.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 800867c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800867e:	2a04      	cmp	r2, #4
 8008680:	f200 851c 	bhi.w	80090bc <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 8008684:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008688:	0476046f 	.word	0x0476046f
 800868c:	02d40486 	.word	0x02d40486
 8008690:	02d4      	.short	0x02d4
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008692:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008696:	d0e8      	beq.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008698:	05dd      	lsls	r5, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 800869a:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800869e:	d4ed      	bmi.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80086a0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80086a2:	0598      	lsls	r0, r3, #22
 80086a4:	d51b      	bpl.n	80086de <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 80086a6:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80086a8:	2a80      	cmp	r2, #128	; 0x80
 80086aa:	f000 8453 	beq.w	8008f54 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80086ae:	f200 80ec 	bhi.w	800888a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80086b2:	2a00      	cmp	r2, #0
 80086b4:	f000 83a2 	beq.w	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80086b8:	2a40      	cmp	r2, #64	; 0x40
 80086ba:	f040 80ed 	bne.w	8008898 <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086be:	2100      	movs	r1, #0
 80086c0:	1d20      	adds	r0, r4, #4
 80086c2:	f7ff febd 	bl	8008440 <RCCEx_PLL2_Config>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80086ca:	2d00      	cmp	r5, #0
 80086cc:	f040 8386 	bne.w	8008ddc <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80086d0:	4991      	ldr	r1, [pc, #580]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80086d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086d4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80086d6:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 80086da:	4302      	orrs	r2, r0
 80086dc:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80086de:	0559      	lsls	r1, r3, #21
 80086e0:	d51f      	bpl.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 80086e2:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 80086e6:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80086ea:	f000 844a 	beq.w	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80086ee:	f200 80d6 	bhi.w	800889e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80086f2:	2a00      	cmp	r2, #0
 80086f4:	f000 837c 	beq.w	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80086f8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80086fc:	f040 80d7 	bne.w	80088ae <HAL_RCCEx_PeriphCLKConfig+0x27e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008700:	2100      	movs	r1, #0
 8008702:	1d20      	adds	r0, r4, #4
 8008704:	f7ff fe9c 	bl	8008440 <RCCEx_PLL2_Config>
 8008708:	6823      	ldr	r3, [r4, #0]
 800870a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800870c:	2d00      	cmp	r5, #0
 800870e:	f040 8367 	bne.w	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008712:	4981      	ldr	r1, [pc, #516]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008714:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008718:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800871a:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800871e:	4302      	orrs	r2, r0
 8008720:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008722:	051a      	lsls	r2, r3, #20
 8008724:	d51f      	bpl.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008726:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 800872a:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 800872e:	f000 843c 	beq.w	8008faa <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8008732:	f200 80bf 	bhi.w	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8008736:	2a00      	cmp	r2, #0
 8008738:	f000 836c 	beq.w	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 800873c:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008740:	f040 80c0 	bne.w	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x294>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008744:	2100      	movs	r1, #0
 8008746:	1d20      	adds	r0, r4, #4
 8008748:	f7ff fe7a 	bl	8008440 <RCCEx_PLL2_Config>
 800874c:	6823      	ldr	r3, [r4, #0]
 800874e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008750:	2d00      	cmp	r5, #0
 8008752:	f040 833f 	bne.w	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008756:	4970      	ldr	r1, [pc, #448]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008758:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800875c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800875e:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008762:	4302      	orrs	r2, r0
 8008764:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008766:	019f      	lsls	r7, r3, #6
 8008768:	d518      	bpl.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 800876a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800876c:	2a20      	cmp	r2, #32
 800876e:	f000 8392 	beq.w	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x866>
 8008772:	f200 80aa 	bhi.w	80088ca <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8008776:	b13a      	cbz	r2, 8008788 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008778:	2a10      	cmp	r2, #16
 800877a:	f040 80a9 	bne.w	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800877e:	4966      	ldr	r1, [pc, #408]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008780:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008782:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008786:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008788:	2d00      	cmp	r5, #0
 800878a:	f040 8366 	bne.w	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x82a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800878e:	4962      	ldr	r1, [pc, #392]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008790:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008792:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008794:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008798:	4302      	orrs	r2, r0
 800879a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800879c:	04d8      	lsls	r0, r3, #19
 800879e:	d51d      	bpl.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 80087a0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80087a2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80087a6:	f000 83cd 	beq.w	8008f44 <HAL_RCCEx_PeriphCLKConfig+0x914>
 80087aa:	f200 8094 	bhi.w	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80087ae:	2a00      	cmp	r2, #0
 80087b0:	f000 8318 	beq.w	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80087b4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80087b8:	f040 8095 	bne.w	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80087bc:	2100      	movs	r1, #0
 80087be:	1d20      	adds	r0, r4, #4
 80087c0:	f7ff fe3e 	bl	8008440 <RCCEx_PLL2_Config>
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80087c8:	2d00      	cmp	r5, #0
 80087ca:	f040 8305 	bne.w	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80087ce:	4952      	ldr	r1, [pc, #328]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80087d0:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80087d2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80087d4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087d8:	4302      	orrs	r2, r0
 80087da:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80087dc:	0499      	lsls	r1, r3, #18
 80087de:	d51a      	bpl.n	8008816 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi45ClockSelection)
 80087e0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80087e2:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80087e6:	f000 8398 	beq.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 80087ea:	d87f      	bhi.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80087ec:	b14a      	cbz	r2, 8008802 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80087ee:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80087f2:	f040 8083 	bne.w	80088fc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80087f6:	2101      	movs	r1, #1
 80087f8:	1d20      	adds	r0, r4, #4
 80087fa:	f7ff fe21 	bl	8008440 <RCCEx_PLL2_Config>
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008802:	2d00      	cmp	r5, #0
 8008804:	f040 832b 	bne.w	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008808:	4943      	ldr	r1, [pc, #268]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800880a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800880c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800880e:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008812:	4302      	orrs	r2, r0
 8008814:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008816:	045a      	lsls	r2, r3, #17
 8008818:	d51b      	bpl.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->Spi6ClockSelection)
 800881a:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800881e:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008822:	f000 834a 	beq.w	8008eba <HAL_RCCEx_PeriphCLKConfig+0x88a>
 8008826:	d86c      	bhi.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008828:	b142      	cbz	r2, 800883c <HAL_RCCEx_PeriphCLKConfig+0x20c>
 800882a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800882e:	d170      	bne.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008830:	2101      	movs	r1, #1
 8008832:	1d20      	adds	r0, r4, #4
 8008834:	f7ff fe04 	bl	8008440 <RCCEx_PLL2_Config>
 8008838:	6823      	ldr	r3, [r4, #0]
 800883a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800883c:	2d00      	cmp	r5, #0
 800883e:	f040 8302 	bne.w	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008842:	4935      	ldr	r1, [pc, #212]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008844:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008848:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800884a:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800884e:	4302      	orrs	r2, r0
 8008850:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008852:	041f      	lsls	r7, r3, #16
 8008854:	d50d      	bpl.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->FdcanClockSelection)
 8008856:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008858:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800885c:	f000 834b 	beq.w	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8008860:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008864:	f000 81f0 	beq.w	8008c48 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008868:	2a00      	cmp	r2, #0
 800886a:	f000 81f3 	beq.w	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800886e:	2601      	movs	r6, #1
 8008870:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008872:	01d8      	lsls	r0, r3, #7
 8008874:	d55c      	bpl.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 8008876:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008878:	2a03      	cmp	r2, #3
 800887a:	f200 8425 	bhi.w	80090c8 <HAL_RCCEx_PeriphCLKConfig+0xa98>
 800887e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008882:	0053      	.short	0x0053
 8008884:	004d0313 	.word	0x004d0313
 8008888:	0053      	.short	0x0053
    switch(PeriphClkInit->Sai23ClockSelection)
 800888a:	2ac0      	cmp	r2, #192	; 0xc0
 800888c:	f43f af1d 	beq.w	80086ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008890:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008894:	f43f af19 	beq.w	80086ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008898:	2601      	movs	r6, #1
 800889a:	4635      	mov	r5, r6
 800889c:	e71f      	b.n	80086de <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 800889e:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 80088a2:	f43f af33 	beq.w	800870c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80088a6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80088aa:	f43f af2f 	beq.w	800870c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80088ae:	2601      	movs	r6, #1
 80088b0:	4635      	mov	r5, r6
 80088b2:	e736      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4BClockSelection)
 80088b4:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 80088b8:	f43f af4a 	beq.w	8008750 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80088bc:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80088c0:	f43f af46 	beq.w	8008750 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80088c4:	2601      	movs	r6, #1
 80088c6:	4635      	mov	r5, r6
 80088c8:	e74d      	b.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 80088ca:	2a30      	cmp	r2, #48	; 0x30
 80088cc:	f43f af5c 	beq.w	8008788 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80088d0:	2601      	movs	r6, #1
 80088d2:	4635      	mov	r5, r6
 80088d4:	e762      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80088d6:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 80088da:	f43f af75 	beq.w	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80088de:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80088e2:	f43f af71 	beq.w	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80088e6:	2601      	movs	r6, #1
 80088e8:	4635      	mov	r5, r6
 80088ea:	e777      	b.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 80088ec:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80088f0:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 80088f4:	d085      	beq.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80088f6:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 80088fa:	d082      	beq.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80088fc:	2601      	movs	r6, #1
 80088fe:	4635      	mov	r5, r6
 8008900:	e789      	b.n	8008816 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008902:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008906:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800890a:	d097      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x20c>
 800890c:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008910:	d094      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008912:	2601      	movs	r6, #1
 8008914:	4635      	mov	r5, r6
 8008916:	e79c      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008918:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800891c:	2102      	movs	r1, #2
 800891e:	1d20      	adds	r0, r4, #4
 8008920:	f7ff fd8e 	bl	8008440 <RCCEx_PLL2_Config>
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008928:	2d00      	cmp	r5, #0
 800892a:	f000 828e 	beq.w	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800892e:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008930:	0259      	lsls	r1, r3, #9
 8008932:	f100 8208 	bmi.w	8008d46 <HAL_RCCEx_PeriphCLKConfig+0x716>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008936:	07df      	lsls	r7, r3, #31
 8008938:	d539      	bpl.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Usart16ClockSelection)
 800893a:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800893c:	2a28      	cmp	r2, #40	; 0x28
 800893e:	f200 8174 	bhi.w	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x5fa>
 8008942:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008946:	0030      	.short	0x0030
 8008948:	01720172 	.word	0x01720172
 800894c:	01720172 	.word	0x01720172
 8008950:	01720172 	.word	0x01720172
 8008954:	03580172 	.word	0x03580172
 8008958:	01720172 	.word	0x01720172
 800895c:	01720172 	.word	0x01720172
 8008960:	01720172 	.word	0x01720172
 8008964:	00290172 	.word	0x00290172
 8008968:	01720172 	.word	0x01720172
 800896c:	01720172 	.word	0x01720172
 8008970:	01720172 	.word	0x01720172
 8008974:	00300172 	.word	0x00300172
 8008978:	01720172 	.word	0x01720172
 800897c:	01720172 	.word	0x01720172
 8008980:	01720172 	.word	0x01720172
 8008984:	00300172 	.word	0x00300172
 8008988:	01720172 	.word	0x01720172
 800898c:	01720172 	.word	0x01720172
 8008990:	01720172 	.word	0x01720172
 8008994:	00300172 	.word	0x00300172
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008998:	2101      	movs	r1, #1
 800899a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800899e:	f7ff fdcb 	bl	8008538 <RCCEx_PLL3_Config>
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089a6:	2d00      	cmp	r5, #0
 80089a8:	f000 826b 	beq.w	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80089ac:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80089ae:	0798      	lsls	r0, r3, #30
 80089b0:	d516      	bpl.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80089b2:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80089b4:	2a05      	cmp	r2, #5
 80089b6:	f200 8384 	bhi.w	80090c2 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80089ba:	e8df f012 	tbh	[pc, r2, lsl #1]
 80089be:	000d      	.short	0x000d
 80089c0:	00060308 	.word	0x00060308
 80089c4:	000d000d 	.word	0x000d000d
 80089c8:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089ca:	2101      	movs	r1, #1
 80089cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80089d0:	f7ff fdb2 	bl	8008538 <RCCEx_PLL3_Config>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089d8:	2d00      	cmp	r5, #0
 80089da:	f000 822c 	beq.w	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x806>
 80089de:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80089e0:	0759      	lsls	r1, r3, #29
 80089e2:	d517      	bpl.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80089e4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80089e8:	2a05      	cmp	r2, #5
 80089ea:	f200 8370 	bhi.w	80090ce <HAL_RCCEx_PeriphCLKConfig+0xa9e>
 80089ee:	e8df f012 	tbh	[pc, r2, lsl #1]
 80089f2:	000d      	.short	0x000d
 80089f4:	000602f8 	.word	0x000602f8
 80089f8:	000d000d 	.word	0x000d000d
 80089fc:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089fe:	2101      	movs	r1, #1
 8008a00:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a04:	f7ff fd98 	bl	8008538 <RCCEx_PLL3_Config>
 8008a08:	6823      	ldr	r3, [r4, #0]
 8008a0a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a0c:	2d00      	cmp	r5, #0
 8008a0e:	f000 8209 	beq.w	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8008a12:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a14:	069a      	lsls	r2, r3, #26
 8008a16:	d51d      	bpl.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008a18:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8008a1c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008a20:	f000 8271 	beq.w	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8008a24:	f200 8121 	bhi.w	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x63a>
 8008a28:	b14a      	cbz	r2, 8008a3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008a2a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008a2e:	f040 8126 	bne.w	8008c7e <HAL_RCCEx_PeriphCLKConfig+0x64e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a32:	2100      	movs	r1, #0
 8008a34:	1d20      	adds	r0, r4, #4
 8008a36:	f7ff fd03 	bl	8008440 <RCCEx_PLL2_Config>
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a3e:	2d00      	cmp	r5, #0
 8008a40:	f040 8213 	bne.w	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a44:	49b9      	ldr	r1, [pc, #740]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008a46:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008a4a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008a4c:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008a50:	4302      	orrs	r2, r0
 8008a52:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a54:	065f      	lsls	r7, r3, #25
 8008a56:	d51d      	bpl.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x464>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008a58:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8008a5c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8008a60:	f000 823f 	beq.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8008a64:	f200 8129 	bhi.w	8008cba <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8008a68:	b14a      	cbz	r2, 8008a7e <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008a6a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008a6e:	f040 812e 	bne.w	8008cce <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a72:	2100      	movs	r1, #0
 8008a74:	1d20      	adds	r0, r4, #4
 8008a76:	f7ff fce3 	bl	8008440 <RCCEx_PLL2_Config>
 8008a7a:	6823      	ldr	r3, [r4, #0]
 8008a7c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a7e:	2d00      	cmp	r5, #0
 8008a80:	f040 81ef 	bne.w	8008e62 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a84:	49a9      	ldr	r1, [pc, #676]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008a86:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8008a8a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008a8c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8008a90:	4302      	orrs	r2, r0
 8008a92:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008a94:	0618      	lsls	r0, r3, #24
 8008a96:	d51d      	bpl.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008a98:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8008a9c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008aa0:	f000 8215 	beq.w	8008ece <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8008aa4:	f200 80fc 	bhi.w	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x670>
 8008aa8:	b14a      	cbz	r2, 8008abe <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008aaa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008aae:	f040 8101 	bne.w	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x684>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	1d20      	adds	r0, r4, #4
 8008ab6:	f7ff fcc3 	bl	8008440 <RCCEx_PLL2_Config>
 8008aba:	6823      	ldr	r3, [r4, #0]
 8008abc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	f040 81d1 	bne.w	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008ac4:	4999      	ldr	r1, [pc, #612]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008ac6:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008aca:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008acc:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008ad0:	4302      	orrs	r2, r0
 8008ad2:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008ad4:	0719      	lsls	r1, r3, #28
 8008ad6:	d50b      	bpl.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008ad8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008adc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008ae0:	f000 8225 	beq.w	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008ae4:	4891      	ldr	r0, [pc, #580]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008ae6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008ae8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008aec:	430a      	orrs	r2, r1
 8008aee:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008af0:	06da      	lsls	r2, r3, #27
 8008af2:	d50b      	bpl.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008af4:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008af8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008afc:	f000 82b2 	beq.w	8009064 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008b00:	488a      	ldr	r0, [pc, #552]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b02:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008b04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008b0c:	031f      	lsls	r7, r3, #12
 8008b0e:	d50e      	bpl.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    switch(PeriphClkInit->AdcClockSelection)
 8008b10:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8008b14:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008b18:	f000 80f2 	beq.w	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008b1c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008b20:	f000 80f5 	beq.w	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8008b24:	2900      	cmp	r1, #0
 8008b26:	f000 828b 	beq.w	8009040 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 8008b2a:	2601      	movs	r6, #1
 8008b2c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008b2e:	0358      	lsls	r0, r3, #13
 8008b30:	d50f      	bpl.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->UsbClockSelection)
 8008b32:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8008b36:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008b3a:	f000 80cb 	beq.w	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8008b3e:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008b42:	f000 80ce 	beq.w	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8008b46:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008b4a:	f000 8282 	beq.w	8009052 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8008b4e:	2601      	movs	r6, #1
 8008b50:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008b52:	03d9      	lsls	r1, r3, #15
 8008b54:	d517      	bpl.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008b56:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008b58:	2a00      	cmp	r2, #0
 8008b5a:	f000 825f 	beq.w	800901c <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 8008b5e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008b62:	f040 8132 	bne.w	8008dca <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008b66:	2102      	movs	r1, #2
 8008b68:	1d20      	adds	r0, r4, #4
 8008b6a:	f7ff fc69 	bl	8008440 <RCCEx_PLL2_Config>
 8008b6e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b70:	6823      	ldr	r3, [r4, #0]
 8008b72:	2d00      	cmp	r5, #0
 8008b74:	f040 818d 	bne.w	8008e92 <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008b78:	496c      	ldr	r1, [pc, #432]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b7a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008b7c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008b7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b82:	4302      	orrs	r2, r0
 8008b84:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008b86:	009a      	lsls	r2, r3, #2
 8008b88:	f100 80d2 	bmi.w	8008d30 <HAL_RCCEx_PeriphCLKConfig+0x700>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008b8c:	039f      	lsls	r7, r3, #14
 8008b8e:	d43f      	bmi.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 8008b90:	1e30      	subs	r0, r6, #0
 8008b92:	bf18      	it	ne
 8008b94:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008b96:	02de      	lsls	r6, r3, #11
 8008b98:	d506      	bpl.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008b9a:	4964      	ldr	r1, [pc, #400]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b9c:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8008b9e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008ba0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008ba4:	432a      	orrs	r2, r5
 8008ba6:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008ba8:	00dd      	lsls	r5, r3, #3
 8008baa:	d507      	bpl.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0x58c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008bac:	495f      	ldr	r1, [pc, #380]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bae:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8008bb2:	690a      	ldr	r2, [r1, #16]
 8008bb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008bb8:	432a      	orrs	r2, r5
 8008bba:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008bbc:	0299      	lsls	r1, r3, #10
 8008bbe:	d506      	bpl.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x59e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008bc0:	495a      	ldr	r1, [pc, #360]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bc2:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8008bc4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008bc6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008bca:	432a      	orrs	r2, r5
 8008bcc:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008bce:	005a      	lsls	r2, r3, #1
 8008bd0:	d509      	bpl.n	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008bd2:	4a56      	ldr	r2, [pc, #344]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bd4:	6911      	ldr	r1, [r2, #16]
 8008bd6:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008bda:	6111      	str	r1, [r2, #16]
 8008bdc:	6911      	ldr	r1, [r2, #16]
 8008bde:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8008be2:	4329      	orrs	r1, r5
 8008be4:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	da06      	bge.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008bea:	4950      	ldr	r1, [pc, #320]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bec:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8008bee:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008bf0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008bf4:	432a      	orrs	r2, r5
 8008bf6:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008bf8:	021b      	lsls	r3, r3, #8
 8008bfa:	d507      	bpl.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008bfc:	4a4b      	ldr	r2, [pc, #300]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bfe:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008c02:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008c04:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008c08:	430b      	orrs	r3, r1
 8008c0a:	6553      	str	r3, [r2, #84]	; 0x54
}
 8008c0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8008c10:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8008c12:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008c16:	f000 820a 	beq.w	800902e <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 8008c1a:	d933      	bls.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8008c1c:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8008c20:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008c24:	d030      	beq.n	8008c88 <HAL_RCCEx_PeriphCLKConfig+0x658>
 8008c26:	2001      	movs	r0, #1
 8008c28:	e7b5      	b.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008c2a:	2601      	movs	r6, #1
 8008c2c:	4635      	mov	r5, r6
 8008c2e:	e6be      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008c30:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	f040 80cc 	bne.w	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008c38:	493c      	ldr	r1, [pc, #240]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c3c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008c3e:	f022 0207 	bic.w	r2, r2, #7
 8008c42:	4302      	orrs	r2, r0
 8008c44:	650a      	str	r2, [r1, #80]	; 0x50
 8008c46:	e52c      	b.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008c48:	2101      	movs	r1, #1
 8008c4a:	1d20      	adds	r0, r4, #4
 8008c4c:	f7ff fbf8 	bl	8008440 <RCCEx_PLL2_Config>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c54:	2d00      	cmp	r5, #0
 8008c56:	f040 80e3 	bne.w	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008c5a:	4934      	ldr	r1, [pc, #208]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c5c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008c5e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008c60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008c64:	4302      	orrs	r2, r0
 8008c66:	650a      	str	r2, [r1, #80]	; 0x50
 8008c68:	e603      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008c6a:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008c6e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008c72:	f43f aee4 	beq.w	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c76:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008c7a:	f43f aee0 	beq.w	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c7e:	2601      	movs	r6, #1
 8008c80:	4635      	mov	r5, r6
 8008c82:	e6e7      	b.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->RngClockSelection)
 8008c84:	2a00      	cmp	r2, #0
 8008c86:	d1ce      	bne.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if(ret == HAL_OK)
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	d1cc      	bne.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008c8c:	4d27      	ldr	r5, [pc, #156]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c8e:	1e30      	subs	r0, r6, #0
 8008c90:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8008c92:	bf18      	it	ne
 8008c94:	2001      	movne	r0, #1
 8008c96:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8008c9a:	430a      	orrs	r2, r1
 8008c9c:	656a      	str	r2, [r5, #84]	; 0x54
 8008c9e:	e77a      	b.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008ca0:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008ca4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008ca8:	f43f af09 	beq.w	8008abe <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008cac:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8008cb0:	f43f af05 	beq.w	8008abe <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008cb4:	2601      	movs	r6, #1
 8008cb6:	4635      	mov	r5, r6
 8008cb8:	e70c      	b.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008cba:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8008cbe:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008cc2:	f43f aedc 	beq.w	8008a7e <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008cc6:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008cca:	f43f aed8 	beq.w	8008a7e <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008cce:	2601      	movs	r6, #1
 8008cd0:	4635      	mov	r5, r6
 8008cd2:	e6df      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x464>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008cd4:	2101      	movs	r1, #1
 8008cd6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008cda:	f7ff fc2d 	bl	8008538 <RCCEx_PLL3_Config>
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ce2:	2d00      	cmp	r5, #0
 8008ce4:	f040 80c8 	bne.w	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ce8:	4910      	ldr	r1, [pc, #64]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008cea:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008cee:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008cf0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008cf4:	4302      	orrs	r2, r0
 8008cf6:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008cf8:	03d9      	lsls	r1, r3, #15
 8008cfa:	f57f af44 	bpl.w	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008cfe:	e72a      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x526>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008d00:	2102      	movs	r1, #2
 8008d02:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d06:	f7ff fc17 	bl	8008538 <RCCEx_PLL3_Config>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d0e:	2d00      	cmp	r5, #0
 8008d10:	f040 80ad 	bne.w	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d14:	4905      	ldr	r1, [pc, #20]	; (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008d16:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8008d1a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d1c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008d20:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d22:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d24:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d26:	f57f af14 	bpl.w	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008d2a:	e702      	b.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008d2c:	58024400 	.word	0x58024400
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008d30:	2102      	movs	r1, #2
 8008d32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d36:	f7ff fbff 	bl	8008538 <RCCEx_PLL3_Config>
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	f43f af25 	beq.w	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x55c>
      status=HAL_ERROR;
 8008d42:	2601      	movs	r6, #1
 8008d44:	e722      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d46:	4bb3      	ldr	r3, [pc, #716]	; (8009014 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8008d48:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d4a:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d50:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008d52:	f7fa ff0f 	bl	8003b74 <HAL_GetTick>
 8008d56:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d58:	e005      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x736>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d5a:	f7fa ff0b 	bl	8003b74 <HAL_GetTick>
 8008d5e:	1bc0      	subs	r0, r0, r7
 8008d60:	2864      	cmp	r0, #100	; 0x64
 8008d62:	f200 8152 	bhi.w	800900a <HAL_RCCEx_PeriphCLKConfig+0x9da>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d66:	f8d8 3000 	ldr.w	r3, [r8]
 8008d6a:	05da      	lsls	r2, r3, #23
 8008d6c:	d5f5      	bpl.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0x72a>
    if(ret == HAL_OK)
 8008d6e:	2d00      	cmp	r5, #0
 8008d70:	f040 81a1 	bne.w	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xa86>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008d74:	4aa8      	ldr	r2, [pc, #672]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d76:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8008d7a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008d7c:	4059      	eors	r1, r3
 8008d7e:	f411 7f40 	tst.w	r1, #768	; 0x300
 8008d82:	d00b      	beq.n	8008d9c <HAL_RCCEx_PeriphCLKConfig+0x76c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d84:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d86:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d88:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d8c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8008d90:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008d92:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8008d94:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8008d98:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8008d9a:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008d9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008da0:	f000 816b 	beq.w	800907a <HAL_RCCEx_PeriphCLKConfig+0xa4a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008da4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008da8:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008dac:	f000 8179 	beq.w	80090a2 <HAL_RCCEx_PeriphCLKConfig+0xa72>
 8008db0:	4999      	ldr	r1, [pc, #612]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008db2:	690a      	ldr	r2, [r1, #16]
 8008db4:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8008db8:	610a      	str	r2, [r1, #16]
 8008dba:	4a97      	ldr	r2, [pc, #604]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008dc0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008dc2:	430b      	orrs	r3, r1
 8008dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	e5b5      	b.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008dca:	2601      	movs	r6, #1
 8008dcc:	4635      	mov	r5, r6
 8008dce:	e6da      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008dd0:	462e      	mov	r6, r5
 8008dd2:	e466      	b.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8008dd4:	462e      	mov	r6, r5
 8008dd6:	e4c6      	b.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008dd8:	462e      	mov	r6, r5
 8008dda:	e4ff      	b.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8008ddc:	462e      	mov	r6, r5
 8008dde:	e47e      	b.n	80086de <HAL_RCCEx_PeriphCLKConfig+0xae>
 8008de0:	462e      	mov	r6, r5
 8008de2:	e49e      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008de4:	498c      	ldr	r1, [pc, #560]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008de6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008de8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008dec:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008dee:	e4eb      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008df0:	4989      	ldr	r1, [pc, #548]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008df2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008df4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008df8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008dfa:	e487      	b.n	800870c <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dfc:	4986      	ldr	r1, [pc, #536]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008dfe:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e00:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e04:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008e06:	e460      	b.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e08:	4883      	ldr	r0, [pc, #524]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e0a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008e0c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008e10:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8008e12:	e42a      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e14:	4980      	ldr	r1, [pc, #512]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e16:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e18:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e1c:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008e1e:	e497      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008e20:	462e      	mov	r6, r5
 8008e22:	e526      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e24:	497c      	ldr	r1, [pc, #496]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e26:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008e2a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008e2c:	f022 0207 	bic.w	r2, r2, #7
 8008e30:	4302      	orrs	r2, r0
 8008e32:	658a      	str	r2, [r1, #88]	; 0x58
 8008e34:	e5ee      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008e36:	4978      	ldr	r1, [pc, #480]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e38:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008e3a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008e3c:	f022 0207 	bic.w	r2, r2, #7
 8008e40:	4302      	orrs	r2, r0
 8008e42:	654a      	str	r2, [r1, #84]	; 0x54
 8008e44:	e5cc      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8008e46:	462e      	mov	r6, r5
 8008e48:	e503      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008e4a:	4973      	ldr	r1, [pc, #460]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e4c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8008e4e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008e50:	f022 0203 	bic.w	r2, r2, #3
 8008e54:	4302      	orrs	r2, r0
 8008e56:	64ca      	str	r2, [r1, #76]	; 0x4c
 8008e58:	e56a      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008e5a:	462e      	mov	r6, r5
 8008e5c:	e49e      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008e5e:	462e      	mov	r6, r5
 8008e60:	e4d9      	b.n	8008816 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8008e62:	462e      	mov	r6, r5
 8008e64:	e616      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8008e66:	462e      	mov	r6, r5
 8008e68:	e634      	b.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8008e6a:	462e      	mov	r6, r5
 8008e6c:	e5f2      	b.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008e6e:	0358      	lsls	r0, r3, #13
 8008e70:	462e      	mov	r6, r5
 8008e72:	f57f ae6e 	bpl.w	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008e76:	e65c      	b.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x502>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e78:	03d9      	lsls	r1, r3, #15
 8008e7a:	462e      	mov	r6, r5
 8008e7c:	f57f ae83 	bpl.w	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008e80:	e669      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008e82:	4965      	ldr	r1, [pc, #404]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e84:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8008e86:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008e88:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8008e8c:	4302      	orrs	r2, r0
 8008e8e:	654a      	str	r2, [r1, #84]	; 0x54
 8008e90:	e58d      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008e92:	462e      	mov	r6, r5
 8008e94:	e677      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x556>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e96:	2102      	movs	r1, #2
 8008e98:	1d20      	adds	r0, r4, #4
 8008e9a:	f7ff fad1 	bl	8008440 <RCCEx_PLL2_Config>
 8008e9e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ea0:	6823      	ldr	r3, [r4, #0]
 8008ea2:	2d00      	cmp	r5, #0
 8008ea4:	d1d9      	bne.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x82a>
 8008ea6:	e472      	b.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ea8:	495b      	ldr	r1, [pc, #364]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008eaa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008eac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008eb0:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008eb2:	2d00      	cmp	r5, #0
 8008eb4:	f47f ad3b 	bne.w	800892e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8008eb8:	e7c7      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x81a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008eba:	2101      	movs	r1, #1
 8008ebc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ec0:	f7ff fb3a 	bl	8008538 <RCCEx_PLL3_Config>
 8008ec4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ec6:	6823      	ldr	r3, [r4, #0]
 8008ec8:	2d00      	cmp	r5, #0
 8008eca:	d1bc      	bne.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8008ecc:	e4b9      	b.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ece:	2102      	movs	r1, #2
 8008ed0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ed4:	f7ff fb30 	bl	8008538 <RCCEx_PLL3_Config>
 8008ed8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	2d00      	cmp	r5, #0
 8008ede:	d1c2      	bne.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x836>
 8008ee0:	e5f0      	b.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0x494>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ee2:	2102      	movs	r1, #2
 8008ee4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ee8:	f7ff fb26 	bl	8008538 <RCCEx_PLL3_Config>
 8008eec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008eee:	6823      	ldr	r3, [r4, #0]
 8008ef0:	2d00      	cmp	r5, #0
 8008ef2:	d1b6      	bne.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8008ef4:	e5c6      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x454>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ef6:	4948      	ldr	r1, [pc, #288]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008ef8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008efa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008efe:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008f00:	2d00      	cmp	r5, #0
 8008f02:	d18d      	bne.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8008f04:	e6a9      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x62a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008f06:	2102      	movs	r1, #2
 8008f08:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f0c:	f7ff fb14 	bl	8008538 <RCCEx_PLL3_Config>
 8008f10:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	2d00      	cmp	r5, #0
 8008f16:	d1a8      	bne.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x83a>
 8008f18:	e594      	b.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x414>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f20:	f7ff fb0a 	bl	8008538 <RCCEx_PLL3_Config>
 8008f24:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f26:	6823      	ldr	r3, [r4, #0]
 8008f28:	2d00      	cmp	r5, #0
 8008f2a:	d198      	bne.n	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8008f2c:	e46c      	b.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008f2e:	2102      	movs	r1, #2
 8008f30:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f34:	f7ff fb00 	bl	8008538 <RCCEx_PLL3_Config>
 8008f38:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008f3c:	b100      	cbz	r0, 8008f40 <HAL_RCCEx_PeriphCLKConfig+0x910>
          status = HAL_ERROR;
 8008f3e:	2601      	movs	r6, #1
 8008f40:	6823      	ldr	r3, [r4, #0]
 8008f42:	e5cf      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f44:	2100      	movs	r1, #0
 8008f46:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f4a:	f7ff faf5 	bl	8008538 <RCCEx_PLL3_Config>
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	4605      	mov	r5, r0
      break;
 8008f52:	e439      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f54:	2100      	movs	r1, #0
 8008f56:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f5a:	f7ff faed 	bl	8008538 <RCCEx_PLL3_Config>
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	4605      	mov	r5, r0
      break;
 8008f62:	f7ff bbb2 	b.w	80086ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f66:	492c      	ldr	r1, [pc, #176]	; (8009018 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8008f68:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f6a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008f6c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008f70:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008f72:	e65e      	b.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f74:	2100      	movs	r1, #0
 8008f76:	1d20      	adds	r0, r4, #4
 8008f78:	f7ff fa62 	bl	8008440 <RCCEx_PLL2_Config>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	4605      	mov	r5, r0
      break;
 8008f80:	e657      	b.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f82:	2100      	movs	r1, #0
 8008f84:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f88:	f7ff fad6 	bl	8008538 <RCCEx_PLL3_Config>
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	4605      	mov	r5, r0
      break;
 8008f90:	f7ff bbbc 	b.w	800870c <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f94:	2100      	movs	r1, #0
 8008f96:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f9a:	f7ff facd 	bl	8008538 <RCCEx_PLL3_Config>
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	4605      	mov	r5, r0
      break;
 8008fa2:	e646      	b.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	f7ff bb67 	b.w	8008678 <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008faa:	2100      	movs	r1, #0
 8008fac:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008fb0:	f7ff fac2 	bl	8008538 <RCCEx_PLL3_Config>
 8008fb4:	6823      	ldr	r3, [r4, #0]
 8008fb6:	4605      	mov	r5, r0
      break;
 8008fb8:	f7ff bbca 	b.w	8008750 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008fbc:	2102      	movs	r1, #2
 8008fbe:	3024      	adds	r0, #36	; 0x24
 8008fc0:	f7ff faba 	bl	8008538 <RCCEx_PLL3_Config>
 8008fc4:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008fc6:	2e00      	cmp	r6, #0
 8008fc8:	f43f ab4d 	beq.w	8008666 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8008fcc:	e7ea      	b.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fce:	2101      	movs	r1, #1
 8008fd0:	1d20      	adds	r0, r4, #4
 8008fd2:	f7ff fa35 	bl	8008440 <RCCEx_PLL2_Config>
 8008fd6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	2d00      	cmp	r5, #0
 8008fdc:	f47f acff 	bne.w	80089de <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8008fe0:	e729      	b.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	1d20      	adds	r0, r4, #4
 8008fe6:	f7ff fa2b 	bl	8008440 <RCCEx_PLL2_Config>
 8008fea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fec:	6823      	ldr	r3, [r4, #0]
 8008fee:	2d00      	cmp	r5, #0
 8008ff0:	f47f ad0f 	bne.w	8008a12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8008ff4:	e716      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008ff6:	2101      	movs	r1, #1
 8008ff8:	1d20      	adds	r0, r4, #4
 8008ffa:	f7ff fa21 	bl	8008440 <RCCEx_PLL2_Config>
 8008ffe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	2d00      	cmp	r5, #0
 8009004:	f47f acd2 	bne.w	80089ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8009008:	e73b      	b.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x852>
            ret = HAL_TIMEOUT;
 800900a:	2603      	movs	r6, #3
 800900c:	6823      	ldr	r3, [r4, #0]
 800900e:	4635      	mov	r5, r6
 8009010:	e491      	b.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8009012:	bf00      	nop
 8009014:	58024800 	.word	0x58024800
 8009018:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800901c:	492d      	ldr	r1, [pc, #180]	; (80090d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800901e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009020:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009024:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009026:	2d00      	cmp	r5, #0
 8009028:	f47f af33 	bne.w	8008e92 <HAL_RCCEx_PeriphCLKConfig+0x862>
 800902c:	e5a4      	b.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800902e:	4829      	ldr	r0, [pc, #164]	; (80090d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009030:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009032:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009036:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8009038:	2d00      	cmp	r5, #0
 800903a:	f47f adf4 	bne.w	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 800903e:	e625      	b.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009040:	1d20      	adds	r0, r4, #4
 8009042:	f7ff f9fd 	bl	8008440 <RCCEx_PLL2_Config>
 8009046:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	2d00      	cmp	r5, #0
 800904c:	f47f af0f 	bne.w	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8009050:	e660      	b.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009052:	4920      	ldr	r1, [pc, #128]	; (80090d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009054:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009056:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800905a:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800905c:	2d00      	cmp	r5, #0
 800905e:	f47f af0b 	bne.w	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8009062:	e641      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009064:	2102      	movs	r1, #2
 8009066:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800906a:	f7ff fa65 	bl	8008538 <RCCEx_PLL3_Config>
 800906e:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8009072:	b100      	cbz	r0, 8009076 <HAL_RCCEx_PeriphCLKConfig+0xa46>
        status = HAL_ERROR;
 8009074:	2601      	movs	r6, #1
 8009076:	6823      	ldr	r3, [r4, #0]
 8009078:	e542      	b.n	8008b00 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        tickstart = HAL_GetTick();
 800907a:	f7fa fd7b 	bl	8003b74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800907e:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80090d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009082:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8009086:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009088:	e004      	b.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0xa64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800908a:	f7fa fd73 	bl	8003b74 <HAL_GetTick>
 800908e:	1bc0      	subs	r0, r0, r7
 8009090:	4548      	cmp	r0, r9
 8009092:	d8ba      	bhi.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x9da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009094:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8009098:	079b      	lsls	r3, r3, #30
 800909a:	d5f6      	bpl.n	800908a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
 800909c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80090a0:	e680      	b.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x774>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090a2:	480c      	ldr	r0, [pc, #48]	; (80090d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80090a4:	4a0c      	ldr	r2, [pc, #48]	; (80090d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 80090a6:	6901      	ldr	r1, [r0, #16]
 80090a8:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80090ac:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 80090b0:	430a      	orrs	r2, r1
 80090b2:	6102      	str	r2, [r0, #16]
 80090b4:	e681      	b.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80090b6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80090b8:	462e      	mov	r6, r5
 80090ba:	e43c      	b.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Sai1ClockSelection)
 80090bc:	2601      	movs	r6, #1
 80090be:	f7ff baef 	b.w	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80090c2:	2601      	movs	r6, #1
 80090c4:	4635      	mov	r5, r6
 80090c6:	e48b      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FmcClockSelection)
 80090c8:	2601      	movs	r6, #1
 80090ca:	4635      	mov	r5, r6
 80090cc:	e430      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80090ce:	2601      	movs	r6, #1
 80090d0:	4635      	mov	r5, r6
 80090d2:	e49f      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80090d4:	58024400 	.word	0x58024400
 80090d8:	00ffffcf 	.word	0x00ffffcf

080090dc <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80090dc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80090de:	f7ff f8df 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
 80090e2:	4b05      	ldr	r3, [pc, #20]	; (80090f8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80090e4:	4a05      	ldr	r2, [pc, #20]	; (80090fc <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80090e6:	6a1b      	ldr	r3, [r3, #32]
 80090e8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80090ec:	5cd3      	ldrb	r3, [r2, r3]
 80090ee:	f003 031f 	and.w	r3, r3, #31
}
 80090f2:	40d8      	lsrs	r0, r3
 80090f4:	bd08      	pop	{r3, pc}
 80090f6:	bf00      	nop
 80090f8:	58024400 	.word	0x58024400
 80090fc:	08017b6c 	.word	0x08017b6c

08009100 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009100:	4b4f      	ldr	r3, [pc, #316]	; (8009240 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8009102:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009104:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009106:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009108:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800910a:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800910e:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009112:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 8009114:	d05c      	beq.n	80091d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009116:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800911a:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800911e:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009122:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009126:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009128:	ee07 4a90 	vmov	s15, r4
 800912c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009130:	d003      	beq.n	800913a <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 8009132:	2902      	cmp	r1, #2
 8009134:	d075      	beq.n	8009222 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 8009136:	2900      	cmp	r1, #0
 8009138:	d04f      	beq.n	80091da <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800913a:	ee07 2a90 	vmov	s15, r2
 800913e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009244 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8009142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009148:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800914c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009248 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009154:	ee06 3a90 	vmov	s13, r3
 8009158:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800915c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009160:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009164:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009168:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800916c:	4a34      	ldr	r2, [pc, #208]	; (8009240 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800916e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009172:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009174:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009178:	ee07 3a10 	vmov	s14, r3
 800917c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009180:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009182:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800918a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800918e:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009192:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009194:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009198:	ee07 3a10 	vmov	s14, r3
 800919c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80091a0:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091ac:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80091b0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80091b2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80091b6:	ee07 3a90 	vmov	s15, r3
 80091ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091be:	ee77 7a86 	vadd.f32	s15, s15, s12
 80091c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091c6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80091ca:	ed80 7a02 	vstr	s14, [r0, #8]
}
 80091ce:	4770      	bx	lr
 80091d0:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80091d2:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80091d6:	6082      	str	r2, [r0, #8]
}
 80091d8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091da:	6819      	ldr	r1, [r3, #0]
 80091dc:	0689      	lsls	r1, r1, #26
 80091de:	d527      	bpl.n	8009230 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091e0:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091e2:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091e6:	4a19      	ldr	r2, [pc, #100]	; (800924c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091e8:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091ec:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091f6:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091f8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009248 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80091fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009200:	ee06 2a10 	vmov	s12, r2
 8009204:	ee06 3a90 	vmov	s13, r3
 8009208:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 800920c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009210:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009214:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009218:	eee7 6a05 	vfma.f32	s13, s14, s10
 800921c:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009220:	e7a4      	b.n	800916c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009222:	ee07 2a90 	vmov	s15, r2
 8009226:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009250 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800922a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800922e:	e78a      	b.n	8009146 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009230:	ee07 2a90 	vmov	s15, r2
 8009234:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009254 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 8009238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800923c:	e783      	b.n	8009146 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800923e:	bf00      	nop
 8009240:	58024400 	.word	0x58024400
 8009244:	4a742400 	.word	0x4a742400
 8009248:	39000000 	.word	0x39000000
 800924c:	03d09000 	.word	0x03d09000
 8009250:	4bbebc20 	.word	0x4bbebc20
 8009254:	4c742400 	.word	0x4c742400

08009258 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009258:	4b4f      	ldr	r3, [pc, #316]	; (8009398 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800925a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800925c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800925e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009260:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 8009262:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009266:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800926a:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 800926c:	d05c      	beq.n	8009328 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800926e:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009272:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009276:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800927a:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 800927e:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009280:	ee07 4a90 	vmov	s15, r4
 8009284:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009288:	d003      	beq.n	8009292 <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800928a:	2902      	cmp	r1, #2
 800928c:	d075      	beq.n	800937a <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 800928e:	2900      	cmp	r1, #0
 8009290:	d04f      	beq.n	8009332 <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009292:	ee07 2a90 	vmov	s15, r2
 8009296:	eddf 6a41 	vldr	s13, [pc, #260]	; 800939c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800929a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800929e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092a0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80092a4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 80092a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ac:	ee06 3a90 	vmov	s13, r3
 80092b0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80092b4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80092b8:	ee76 6a85 	vadd.f32	s13, s13, s10
 80092bc:	eee7 6a25 	vfma.f32	s13, s14, s11
 80092c0:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80092c4:	4a34      	ldr	r2, [pc, #208]	; (8009398 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 80092c6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80092ca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80092cc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80092d0:	ee07 3a10 	vmov	s14, r3
 80092d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80092d8:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80092da:	ee37 7a06 	vadd.f32	s14, s14, s12
 80092de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092e6:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80092ea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80092ec:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80092f0:	ee07 3a10 	vmov	s14, r3
 80092f4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80092f8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80092fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009304:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009308:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800930a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800930e:	ee07 3a90 	vmov	s15, r3
 8009312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009316:	ee77 7a86 	vadd.f32	s15, s15, s12
 800931a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800931e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009322:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009326:	4770      	bx	lr
 8009328:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800932a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800932e:	6082      	str	r2, [r0, #8]
}
 8009330:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009332:	6819      	ldr	r1, [r3, #0]
 8009334:	0689      	lsls	r1, r1, #26
 8009336:	d527      	bpl.n	8009388 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009338:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800933a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800933e:	4a19      	ldr	r2, [pc, #100]	; (80093a4 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009340:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009344:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800934c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800934e:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009350:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009358:	ee06 2a10 	vmov	s12, r2
 800935c:	ee06 3a90 	vmov	s13, r3
 8009360:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009364:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009368:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800936c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009370:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009374:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009378:	e7a4      	b.n	80092c4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800937a:	ee07 2a90 	vmov	s15, r2
 800937e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8009382:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009386:	e78a      	b.n	800929e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009388:	ee07 2a90 	vmov	s15, r2
 800938c:	eddf 6a07 	vldr	s13, [pc, #28]	; 80093ac <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8009390:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009394:	e783      	b.n	800929e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8009396:	bf00      	nop
 8009398:	58024400 	.word	0x58024400
 800939c:	4a742400 	.word	0x4a742400
 80093a0:	39000000 	.word	0x39000000
 80093a4:	03d09000 	.word	0x03d09000
 80093a8:	4bbebc20 	.word	0x4bbebc20
 80093ac:	4c742400 	.word	0x4c742400

080093b0 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093b0:	4b4f      	ldr	r3, [pc, #316]	; (80094f0 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 80093b2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093b4:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80093b6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093b8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 80093ba:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80093be:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093c2:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 80093c4:	d05c      	beq.n	8009480 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093c6:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093ca:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093ce:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093d2:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80093d6:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093d8:	ee07 4a90 	vmov	s15, r4
 80093dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80093e0:	d07e      	beq.n	80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80093e2:	2902      	cmp	r1, #2
 80093e4:	d075      	beq.n	80094d2 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 80093e6:	2900      	cmp	r1, #0
 80093e8:	d04f      	beq.n	800948a <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093ea:	ee07 2a90 	vmov	s15, r2
 80093ee:	eddf 6a41 	vldr	s13, [pc, #260]	; 80094f4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80093f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80093fc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80094f8 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009404:	ee06 3a90 	vmov	s13, r3
 8009408:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800940c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009410:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009414:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009418:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800941c:	4a34      	ldr	r2, [pc, #208]	; (80094f0 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 800941e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009422:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009424:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009428:	ee07 3a10 	vmov	s14, r3
 800942c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009430:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009432:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009436:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800943a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800943e:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009442:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009444:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009448:	ee07 3a10 	vmov	s14, r3
 800944c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009450:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009458:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800945c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009460:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009462:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009466:	ee07 3a90 	vmov	s15, r3
 800946a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800946e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009476:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800947a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800947e:	4770      	bx	lr
 8009480:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009482:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009486:	6082      	str	r2, [r0, #8]
}
 8009488:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800948a:	6819      	ldr	r1, [r3, #0]
 800948c:	0689      	lsls	r1, r1, #26
 800948e:	d5ac      	bpl.n	80093ea <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009490:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009492:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009496:	4a19      	ldr	r2, [pc, #100]	; (80094fc <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009498:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800949c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80094a6:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094a8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80094f8 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 80094ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b0:	ee06 2a10 	vmov	s12, r2
 80094b4:	ee06 3a90 	vmov	s13, r3
 80094b8:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80094bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80094c0:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80094c4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80094c8:	eee7 6a05 	vfma.f32	s13, s14, s10
 80094cc:	ee66 6a26 	vmul.f32	s13, s12, s13
 80094d0:	e7a4      	b.n	800941c <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094d2:	ee07 2a90 	vmov	s15, r2
 80094d6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009500 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 80094da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094de:	e78a      	b.n	80093f6 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094e0:	ee07 2a90 	vmov	s15, r2
 80094e4:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009504 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 80094e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094ec:	e783      	b.n	80093f6 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80094ee:	bf00      	nop
 80094f0:	58024400 	.word	0x58024400
 80094f4:	4c742400 	.word	0x4c742400
 80094f8:	39000000 	.word	0x39000000
 80094fc:	03d09000 	.word	0x03d09000
 8009500:	4bbebc20 	.word	0x4bbebc20
 8009504:	4a742400 	.word	0x4a742400

08009508 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009508:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 800950c:	b500      	push	{lr}
 800950e:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009510:	d077      	beq.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009512:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009516:	d02e      	beq.n	8009576 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009518:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800951c:	f000 80cf 	beq.w	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009520:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009524:	f000 8080 	beq.w	8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009528:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800952c:	d05a      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800952e:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009532:	f000 8105 	beq.w	8009740 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009536:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800953a:	f000 8110 	beq.w	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800953e:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009542:	f000 80e2 	beq.w	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009546:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800954a:	d13a      	bne.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800954c:	4ba9      	ldr	r3, [pc, #676]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800954e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009550:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009554:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009558:	f000 808e 	beq.w	8009678 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 800955c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009560:	f000 812e 	beq.w	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009564:	bb6b      	cbnz	r3, 80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009566:	4aa3      	ldr	r2, [pc, #652]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 8009568:	4ba3      	ldr	r3, [pc, #652]	; (80097f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800956a:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 800956c:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009570:	bf18      	it	ne
 8009572:	4618      	movne	r0, r3
 8009574:	e042      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8009576:	4a9f      	ldr	r2, [pc, #636]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009578:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800957a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 800957e:	2b80      	cmp	r3, #128	; 0x80
 8009580:	f000 8098 	beq.w	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009584:	d921      	bls.n	80095ca <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 8009586:	2bc0      	cmp	r3, #192	; 0xc0
 8009588:	d037      	beq.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800958a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800958e:	d118      	bne.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009590:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009592:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009594:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009598:	0749      	lsls	r1, r1, #29
 800959a:	d502      	bpl.n	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 80ae 	beq.w	80096fe <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095a2:	4a94      	ldr	r2, [pc, #592]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095a4:	6812      	ldr	r2, [r2, #0]
 80095a6:	05d0      	lsls	r0, r2, #23
 80095a8:	d503      	bpl.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80095aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80095ae:	f000 80fb 	beq.w	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095b2:	4a90      	ldr	r2, [pc, #576]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095b4:	6812      	ldr	r2, [r2, #0]
 80095b6:	0391      	lsls	r1, r2, #14
 80095b8:	d503      	bpl.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80095ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80095be:	f000 80bd 	beq.w	800973c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 80095c2:	2000      	movs	r0, #0
}
 80095c4:	b005      	add	sp, #20
 80095c6:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d04b      	beq.n	8009666 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80095ce:	2b40      	cmp	r3, #64	; 0x40
 80095d0:	d1f7      	bne.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095d2:	6810      	ldr	r0, [r2, #0]
 80095d4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80095d8:	d010      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095da:	a801      	add	r0, sp, #4
 80095dc:	f7ff fd90 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80095e0:	9801      	ldr	r0, [sp, #4]
 80095e2:	e00b      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80095e4:	4a83      	ldr	r2, [pc, #524]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095e6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80095e8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 80095ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095f0:	d060      	beq.n	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80095f2:	d936      	bls.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 80095f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80095f8:	d178      	bne.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 80095fa:	4880      	ldr	r0, [pc, #512]	; (80097fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 80095fc:	b005      	add	sp, #20
 80095fe:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009602:	4b7c      	ldr	r3, [pc, #496]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009606:	f003 0307 	and.w	r3, r3, #7
 800960a:	2b04      	cmp	r3, #4
 800960c:	d8d9      	bhi.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800960e:	a201      	add	r2, pc, #4	; (adr r2, 8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8009610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009614:	08009679 	.word	0x08009679
 8009618:	0800969d 	.word	0x0800969d
 800961c:	08009689 	.word	0x08009689
 8009620:	080095fb 	.word	0x080095fb
 8009624:	08009685 	.word	0x08009685
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009628:	4a72      	ldr	r2, [pc, #456]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800962a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800962c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009630:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009634:	d03e      	beq.n	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009636:	d937      	bls.n	80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009638:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800963c:	d0dd      	beq.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800963e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009642:	d1be      	bne.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009644:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009646:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009648:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800964c:	0752      	lsls	r2, r2, #29
 800964e:	d5a8      	bpl.n	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009650:	2b00      	cmp	r3, #0
 8009652:	d1a6      	bne.n	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009654:	4b67      	ldr	r3, [pc, #412]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009656:	486a      	ldr	r0, [pc, #424]	; (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800965e:	40d8      	lsrs	r0, r3
 8009660:	e7cc      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009662:	2b00      	cmp	r3, #0
 8009664:	d146      	bne.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009666:	6810      	ldr	r0, [r2, #0]
 8009668:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800966c:	d0c6      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800966e:	a801      	add	r0, sp, #4
 8009670:	f7ff fe9e 	bl	80093b0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009674:	9802      	ldr	r0, [sp, #8]
 8009676:	e7c1      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009678:	4b5e      	ldr	r3, [pc, #376]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800967a:	6818      	ldr	r0, [r3, #0]
 800967c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009680:	d0bc      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009682:	e7f4      	b.n	800966e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009684:	4a5b      	ldr	r2, [pc, #364]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009686:	e783      	b.n	8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009688:	4b5a      	ldr	r3, [pc, #360]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800968a:	6818      	ldr	r0, [r3, #0]
 800968c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009690:	d0b4      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009692:	a801      	add	r0, sp, #4
 8009694:	f7ff fde0 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009698:	9801      	ldr	r0, [sp, #4]
 800969a:	e7af      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800969c:	4b55      	ldr	r3, [pc, #340]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800969e:	6818      	ldr	r0, [r3, #0]
 80096a0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80096a4:	d0aa      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80096a6:	e798      	b.n	80095da <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d0dc      	beq.n	8009666 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80096ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80096b0:	d08f      	beq.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80096b2:	e786      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096b4:	6810      	ldr	r0, [r2, #0]
 80096b6:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80096ba:	d09f      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80096bc:	e7e9      	b.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80096be:	4a4d      	ldr	r2, [pc, #308]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80096c0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80096c2:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80096c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096ca:	d0f3      	beq.n	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80096cc:	d806      	bhi.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d0c9      	beq.n	8009666 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80096d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096d6:	f43f af7c 	beq.w	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80096da:	e772      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80096dc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80096e0:	d08b      	beq.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80096e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096e6:	f43f af53 	beq.w	8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 80096ea:	e76a      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 80096ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096f0:	d0a8      	beq.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80096f2:	e766      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80096f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096f8:	f43f af6b 	beq.w	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80096fc:	e761      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80096fe:	6813      	ldr	r3, [r2, #0]
 8009700:	483f      	ldr	r0, [pc, #252]	; (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009702:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009706:	40d8      	lsrs	r0, r3
 8009708:	e778      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800970a:	4a3a      	ldr	r2, [pc, #232]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800970c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800970e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009712:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009716:	d066      	beq.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009718:	d82f      	bhi.n	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800971a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800971e:	d04f      	beq.n	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009720:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009724:	d131      	bne.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009726:	4b33      	ldr	r3, [pc, #204]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009728:	6818      	ldr	r0, [r3, #0]
 800972a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800972e:	f43f af65 	beq.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009732:	a801      	add	r0, sp, #4
 8009734:	f7ff fd90 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009738:	9802      	ldr	r0, [sp, #8]
 800973a:	e75f      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 800973c:	482e      	ldr	r0, [pc, #184]	; (80097f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800973e:	e75d      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009740:	4a2c      	ldr	r2, [pc, #176]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009742:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009744:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800974c:	d02e      	beq.n	80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 800974e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009752:	f43f af77 	beq.w	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009756:	2b00      	cmp	r3, #0
 8009758:	f47f af33 	bne.w	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800975c:	e739      	b.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800975e:	4b25      	ldr	r3, [pc, #148]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009760:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8009762:	03d2      	lsls	r2, r2, #15
 8009764:	d589      	bpl.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009766:	6818      	ldr	r0, [r3, #0]
 8009768:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800976c:	f43f af46 	beq.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009770:	a801      	add	r0, sp, #4
 8009772:	f7ff fcc5 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009776:	9803      	ldr	r0, [sp, #12]
 8009778:	e740      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 800977a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800977e:	d02a      	beq.n	80097d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 8009780:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009784:	f43f aeef 	beq.w	8009566 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8009788:	e71b      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800978a:	2b00      	cmp	r3, #0
 800978c:	f47f af19 	bne.w	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009790:	f7fe fd86 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
 8009794:	4b17      	ldr	r3, [pc, #92]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009796:	4a1b      	ldr	r2, [pc, #108]	; (8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800979e:	5cd3      	ldrb	r3, [r2, r3]
 80097a0:	f003 031f 	and.w	r3, r3, #31
 80097a4:	40d8      	lsrs	r0, r3
          break;
 80097a6:	e729      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 80097a8:	4817      	ldr	r0, [pc, #92]	; (8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80097aa:	e727      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80097ac:	6810      	ldr	r0, [r2, #0]
 80097ae:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80097b2:	f43f af23 	beq.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097b6:	a801      	add	r0, sp, #4
 80097b8:	f7ff fd4e 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80097bc:	9803      	ldr	r0, [sp, #12]
 80097be:	e71d      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097c0:	4b0c      	ldr	r3, [pc, #48]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80097c2:	6818      	ldr	r0, [r3, #0]
 80097c4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80097c8:	f43f af18 	beq.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097cc:	a801      	add	r0, sp, #4
 80097ce:	f7ff fc97 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80097d2:	9802      	ldr	r0, [sp, #8]
 80097d4:	e712      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80097d6:	4a07      	ldr	r2, [pc, #28]	; (80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 80097d8:	4b0b      	ldr	r3, [pc, #44]	; (8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80097da:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 80097dc:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80097e0:	bf18      	it	ne
 80097e2:	4618      	movne	r0, r3
 80097e4:	e70a      	b.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80097e6:	6810      	ldr	r0, [r2, #0]
 80097e8:	f010 0004 	ands.w	r0, r0, #4
 80097ec:	f43f af06 	beq.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80097f0:	e730      	b.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 80097f2:	bf00      	nop
 80097f4:	58024400 	.word	0x58024400
 80097f8:	017d7840 	.word	0x017d7840
 80097fc:	00bb8000 	.word	0x00bb8000
 8009800:	03d09000 	.word	0x03d09000
 8009804:	08017b6c 	.word	0x08017b6c
 8009808:	003d0900 	.word	0x003d0900

0800980c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800980c:	2800      	cmp	r0, #0
 800980e:	f000 809c 	beq.w	800994a <HAL_TIM_Base_Init+0x13e>
{
 8009812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009814:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009818:	4604      	mov	r4, r0
 800981a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800981e:	2b00      	cmp	r3, #0
 8009820:	d075      	beq.n	800990e <HAL_TIM_Base_Init+0x102>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009822:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009824:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009826:	494a      	ldr	r1, [pc, #296]	; (8009950 <HAL_TIM_Base_Init+0x144>)
 8009828:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800982c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009830:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8009834:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009836:	fab1 f181 	clz	r1, r1
 800983a:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800983e:	d026      	beq.n	800988e <HAL_TIM_Base_Init+0x82>
 8009840:	bb29      	cbnz	r1, 800988e <HAL_TIM_Base_Init+0x82>
 8009842:	4844      	ldr	r0, [pc, #272]	; (8009954 <HAL_TIM_Base_Init+0x148>)
 8009844:	4282      	cmp	r2, r0
 8009846:	d022      	beq.n	800988e <HAL_TIM_Base_Init+0x82>
 8009848:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800984c:	4282      	cmp	r2, r0
 800984e:	d01e      	beq.n	800988e <HAL_TIM_Base_Init+0x82>
 8009850:	4f41      	ldr	r7, [pc, #260]	; (8009958 <HAL_TIM_Base_Init+0x14c>)
 8009852:	4d42      	ldr	r5, [pc, #264]	; (800995c <HAL_TIM_Base_Init+0x150>)
 8009854:	1bd7      	subs	r7, r2, r7
 8009856:	42aa      	cmp	r2, r5
 8009858:	fab7 f787 	clz	r7, r7
 800985c:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8009860:	d05a      	beq.n	8009918 <HAL_TIM_Base_Init+0x10c>
 8009862:	2f00      	cmp	r7, #0
 8009864:	d158      	bne.n	8009918 <HAL_TIM_Base_Init+0x10c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009866:	483e      	ldr	r0, [pc, #248]	; (8009960 <HAL_TIM_Base_Init+0x154>)
 8009868:	493e      	ldr	r1, [pc, #248]	; (8009964 <HAL_TIM_Base_Init+0x158>)
 800986a:	428a      	cmp	r2, r1
 800986c:	bf18      	it	ne
 800986e:	4282      	cmpne	r2, r0
 8009870:	d05d      	beq.n	800992e <HAL_TIM_Base_Init+0x122>
 8009872:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009876:	428a      	cmp	r2, r1
 8009878:	d059      	beq.n	800992e <HAL_TIM_Base_Init+0x122>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800987a:	69a1      	ldr	r1, [r4, #24]
 800987c:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009880:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009882:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009884:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009886:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009888:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800988a:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800988c:	e023      	b.n	80098d6 <HAL_TIM_Base_Init+0xca>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800988e:	4f32      	ldr	r7, [pc, #200]	; (8009958 <HAL_TIM_Base_Init+0x14c>)
 8009890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009894:	68a5      	ldr	r5, [r4, #8]
 8009896:	1bd7      	subs	r7, r2, r7
 8009898:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800989a:	fab7 f787 	clz	r7, r7
 800989e:	097f      	lsrs	r7, r7, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098a0:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80098a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098a6:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098a8:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098aa:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80098ac:	6860      	ldr	r0, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098b2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80098b4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098b6:	62d6      	str	r6, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80098b8:	6290      	str	r0, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098ba:	b951      	cbnz	r1, 80098d2 <HAL_TIM_Base_Init+0xc6>
 80098bc:	b94f      	cbnz	r7, 80098d2 <HAL_TIM_Base_Init+0xc6>
 80098be:	4928      	ldr	r1, [pc, #160]	; (8009960 <HAL_TIM_Base_Init+0x154>)
 80098c0:	4b28      	ldr	r3, [pc, #160]	; (8009964 <HAL_TIM_Base_Init+0x158>)
 80098c2:	429a      	cmp	r2, r3
 80098c4:	bf18      	it	ne
 80098c6:	428a      	cmpne	r2, r1
 80098c8:	d003      	beq.n	80098d2 <HAL_TIM_Base_Init+0xc6>
 80098ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ce:	429a      	cmp	r2, r3
 80098d0:	d101      	bne.n	80098d6 <HAL_TIM_Base_Init+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098d2:	6963      	ldr	r3, [r4, #20]
 80098d4:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098d6:	2301      	movs	r3, #1
  return HAL_OK;
 80098d8:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 80098da:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098dc:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80098e4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80098e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80098ec:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80098f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098f8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80098fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009900:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009904:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009908:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800990c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800990e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009912:	f7f9 fef3 	bl	80036fc <HAL_TIM_Base_MspInit>
 8009916:	e784      	b.n	8009822 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009918:	4810      	ldr	r0, [pc, #64]	; (800995c <HAL_TIM_Base_Init+0x150>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800991a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800991e:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009920:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8009922:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009926:	d0bb      	beq.n	80098a0 <HAL_TIM_Base_Init+0x94>
 8009928:	2f00      	cmp	r7, #0
 800992a:	d1b9      	bne.n	80098a0 <HAL_TIM_Base_Init+0x94>
 800992c:	e79b      	b.n	8009866 <HAL_TIM_Base_Init+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800992e:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009934:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009936:	430b      	orrs	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009938:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800993a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800993c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009940:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009942:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009944:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009946:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009948:	e7b9      	b.n	80098be <HAL_TIM_Base_Init+0xb2>
    return HAL_ERROR;
 800994a:	2001      	movs	r0, #1
}
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	40010000 	.word	0x40010000
 8009954:	40000400 	.word	0x40000400
 8009958:	40010400 	.word	0x40010400
 800995c:	40000c00 	.word	0x40000c00
 8009960:	40014000 	.word	0x40014000
 8009964:	40014400 	.word	0x40014400

08009968 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009968:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800996c:	2b01      	cmp	r3, #1
 800996e:	d138      	bne.n	80099e2 <HAL_TIM_Base_Start+0x7a>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009970:	6802      	ldr	r2, [r0, #0]
 8009972:	4b21      	ldr	r3, [pc, #132]	; (80099f8 <HAL_TIM_Base_Start+0x90>)
 8009974:	4921      	ldr	r1, [pc, #132]	; (80099fc <HAL_TIM_Base_Start+0x94>)
 8009976:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800997a:	bf18      	it	ne
 800997c:	429a      	cmpne	r2, r3
 800997e:	bf0c      	ite	eq
 8009980:	2301      	moveq	r3, #1
 8009982:	2300      	movne	r3, #0
{
 8009984:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009986:	428a      	cmp	r2, r1
 8009988:	bf08      	it	eq
 800998a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800998e:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009990:	4c1b      	ldr	r4, [pc, #108]	; (8009a00 <HAL_TIM_Base_Start+0x98>)
 8009992:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  htim->State = HAL_TIM_STATE_BUSY;
 8009996:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800999a:	42a2      	cmp	r2, r4
 800999c:	bf08      	it	eq
 800999e:	f043 0301 	orreq.w	r3, r3, #1
 80099a2:	4818      	ldr	r0, [pc, #96]	; (8009a04 <HAL_TIM_Base_Start+0x9c>)
 80099a4:	4282      	cmp	r2, r0
 80099a6:	bf08      	it	eq
 80099a8:	f043 0301 	orreq.w	r3, r3, #1
 80099ac:	428a      	cmp	r2, r1
 80099ae:	bf08      	it	eq
 80099b0:	f043 0301 	orreq.w	r3, r3, #1
 80099b4:	b933      	cbnz	r3, 80099c4 <HAL_TIM_Base_Start+0x5c>
 80099b6:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 80099ba:	1a10      	subs	r0, r2, r0
 80099bc:	fab0 f080 	clz	r0, r0
 80099c0:	0940      	lsrs	r0, r0, #5
 80099c2:	b198      	cbz	r0, 80099ec <HAL_TIM_Base_Start+0x84>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099c4:	6891      	ldr	r1, [r2, #8]
 80099c6:	4b10      	ldr	r3, [pc, #64]	; (8009a08 <HAL_TIM_Base_Start+0xa0>)
 80099c8:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ca:	2b06      	cmp	r3, #6
 80099cc:	d00b      	beq.n	80099e6 <HAL_TIM_Base_Start+0x7e>
 80099ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099d2:	d008      	beq.n	80099e6 <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 80099d4:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 80099d6:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	6013      	str	r3, [r2, #0]
}
 80099de:	bc30      	pop	{r4, r5}
 80099e0:	4770      	bx	lr
    return HAL_ERROR;
 80099e2:	2001      	movs	r0, #1
}
 80099e4:	4770      	bx	lr
  return HAL_OK;
 80099e6:	2000      	movs	r0, #0
}
 80099e8:	bc30      	pop	{r4, r5}
 80099ea:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80099ec:	6813      	ldr	r3, [r2, #0]
 80099ee:	f043 0301 	orr.w	r3, r3, #1
 80099f2:	6013      	str	r3, [r2, #0]
 80099f4:	e7f3      	b.n	80099de <HAL_TIM_Base_Start+0x76>
 80099f6:	bf00      	nop
 80099f8:	40010000 	.word	0x40010000
 80099fc:	40000400 	.word	0x40000400
 8009a00:	40000800 	.word	0x40000800
 8009a04:	40000c00 	.word	0x40000c00
 8009a08:	00010007 	.word	0x00010007

08009a0c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	f000 80cf 	beq.w	8009bb0 <HAL_TIM_Encoder_Init+0x1a4>
{
 8009a12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009a16:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009a1a:	460d      	mov	r5, r1
 8009a1c:	4604      	mov	r4, r0
 8009a1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f000 80a5 	beq.w	8009b72 <HAL_TIM_Encoder_Init+0x166>
  htim->State = HAL_TIM_STATE_BUSY;
 8009a28:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	4a61      	ldr	r2, [pc, #388]	; (8009bb4 <HAL_TIM_Encoder_Init+0x1a8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009a2e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a36:	4960      	ldr	r1, [pc, #384]	; (8009bb8 <HAL_TIM_Encoder_Init+0x1ac>)
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a38:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a3a:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a3e:	ea02 0200 	and.w	r2, r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a42:	fab1 f181 	clz	r1, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a46:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a48:	ea4f 1151 	mov.w	r1, r1, lsr #5
  tmpcr1 = TIMx->CR1;
 8009a4c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a4e:	d02b      	beq.n	8009aa8 <HAL_TIM_Encoder_Init+0x9c>
 8009a50:	bb51      	cbnz	r1, 8009aa8 <HAL_TIM_Encoder_Init+0x9c>
 8009a52:	485a      	ldr	r0, [pc, #360]	; (8009bbc <HAL_TIM_Encoder_Init+0x1b0>)
 8009a54:	4283      	cmp	r3, r0
 8009a56:	d027      	beq.n	8009aa8 <HAL_TIM_Encoder_Init+0x9c>
 8009a58:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009a5c:	4283      	cmp	r3, r0
 8009a5e:	d023      	beq.n	8009aa8 <HAL_TIM_Encoder_Init+0x9c>
 8009a60:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 8009a64:	4e56      	ldr	r6, [pc, #344]	; (8009bc0 <HAL_TIM_Encoder_Init+0x1b4>)
 8009a66:	eba3 0c00 	sub.w	ip, r3, r0
 8009a6a:	42b3      	cmp	r3, r6
 8009a6c:	fabc fc8c 	clz	ip, ip
 8009a70:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8009a74:	f000 8082 	beq.w	8009b7c <HAL_TIM_Encoder_Init+0x170>
 8009a78:	f1bc 0f00 	cmp.w	ip, #0
 8009a7c:	d17e      	bne.n	8009b7c <HAL_TIM_Encoder_Init+0x170>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a7e:	4851      	ldr	r0, [pc, #324]	; (8009bc4 <HAL_TIM_Encoder_Init+0x1b8>)
 8009a80:	4951      	ldr	r1, [pc, #324]	; (8009bc8 <HAL_TIM_Encoder_Init+0x1bc>)
 8009a82:	428b      	cmp	r3, r1
 8009a84:	bf18      	it	ne
 8009a86:	4283      	cmpne	r3, r0
 8009a88:	f000 8084 	beq.w	8009b94 <HAL_TIM_Encoder_Init+0x188>
 8009a8c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009a90:	428b      	cmp	r3, r1
 8009a92:	d07f      	beq.n	8009b94 <HAL_TIM_Encoder_Init+0x188>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a94:	69a1      	ldr	r1, [r4, #24]
 8009a96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a9a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a9c:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8009a9e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009aa0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009aa2:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009aa4:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009aa6:	e027      	b.n	8009af8 <HAL_TIM_Encoder_Init+0xec>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009aa8:	4848      	ldr	r0, [pc, #288]	; (8009bcc <HAL_TIM_Encoder_Init+0x1c0>)
 8009aaa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009aae:	68a6      	ldr	r6, [r4, #8]
 8009ab0:	eba3 0c00 	sub.w	ip, r3, r0
 8009ab4:	4332      	orrs	r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ab6:	fabc fc8c 	clz	ip, ip
 8009aba:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009abe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ac0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ac4:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ac6:	4332      	orrs	r2, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ac8:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009aca:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ad0:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009ad2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ad4:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009ad6:	629e      	str	r6, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ad8:	b961      	cbnz	r1, 8009af4 <HAL_TIM_Encoder_Init+0xe8>
 8009ada:	f1bc 0f00 	cmp.w	ip, #0
 8009ade:	d109      	bne.n	8009af4 <HAL_TIM_Encoder_Init+0xe8>
 8009ae0:	4938      	ldr	r1, [pc, #224]	; (8009bc4 <HAL_TIM_Encoder_Init+0x1b8>)
 8009ae2:	4a39      	ldr	r2, [pc, #228]	; (8009bc8 <HAL_TIM_Encoder_Init+0x1bc>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	bf18      	it	ne
 8009ae8:	428b      	cmpne	r3, r1
 8009aea:	d003      	beq.n	8009af4 <HAL_TIM_Encoder_Init+0xe8>
 8009aec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d101      	bne.n	8009af8 <HAL_TIM_Encoder_Init+0xec>
    TIMx->RCR = Structure->RepetitionCounter;
 8009af4:	6962      	ldr	r2, [r4, #20]
 8009af6:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009af8:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 8009afa:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009afc:	69af      	ldr	r7, [r5, #24]
  return HAL_OK;
 8009afe:	2000      	movs	r0, #0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b00:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b04:	68aa      	ldr	r2, [r5, #8]
  TIMx->EGR = TIM_EGR_UG;
 8009b06:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b08:	ea42 2907 	orr.w	r9, r2, r7, lsl #8
  tmpsmcr = htim->Instance->SMCR;
 8009b0c:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b10:	69ea      	ldr	r2, [r5, #28]
  tmpccmr1 = htim->Instance->CCMR1;
 8009b12:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009b14:	4f2e      	ldr	r7, [pc, #184]	; (8009bd0 <HAL_TIM_Encoder_Init+0x1c4>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b16:	ea4e 2202 	orr.w	r2, lr, r2, lsl #8
 8009b1a:	f8d5 a020 	ldr.w	sl, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009b1e:	400f      	ands	r7, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b20:	68e9      	ldr	r1, [r5, #12]
  tmpsmcr |= sConfig->EncoderMode;
 8009b22:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b26:	4311      	orrs	r1, r2
  tmpccer = htim->Instance->CCER;
 8009b28:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b2a:	ea49 0707 	orr.w	r7, r9, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b2e:	f8d5 9014 	ldr.w	r9, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b32:	f022 08aa 	bic.w	r8, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b36:	686a      	ldr	r2, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b38:	4d26      	ldr	r5, [pc, #152]	; (8009bd4 <HAL_TIM_Encoder_Init+0x1c8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b3a:	ea41 310a 	orr.w	r1, r1, sl, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b3e:	ea42 1209 	orr.w	r2, r2, r9, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8009b42:	ea4c 0c0e 	orr.w	ip, ip, lr
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b46:	403d      	ands	r5, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b48:	ea42 0208 	orr.w	r2, r2, r8
  htim->Instance->SMCR = tmpsmcr;
 8009b4c:	f8c3 c008 	str.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b50:	4329      	orrs	r1, r5
  htim->Instance->CCMR1 = tmpccmr1;
 8009b52:	6199      	str	r1, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8009b54:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b56:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b5a:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b5e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b62:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b66:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8009b6a:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8009b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    htim->Lock = HAL_UNLOCKED;
 8009b72:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8009b76:	f7f9 fd83 	bl	8003680 <HAL_TIM_Encoder_MspInit>
 8009b7a:	e755      	b.n	8009a28 <HAL_TIM_Encoder_Init+0x1c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b7c:	4810      	ldr	r0, [pc, #64]	; (8009bc0 <HAL_TIM_Encoder_Init+0x1b4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009b82:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b84:	4283      	cmp	r3, r0
    tmpcr1 |= Structure->CounterMode;
 8009b86:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b8a:	d098      	beq.n	8009abe <HAL_TIM_Encoder_Init+0xb2>
 8009b8c:	f1bc 0f00 	cmp.w	ip, #0
 8009b90:	d195      	bne.n	8009abe <HAL_TIM_Encoder_Init+0xb2>
 8009b92:	e774      	b.n	8009a7e <HAL_TIM_Encoder_Init+0x72>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b94:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b9a:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b9c:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b9e:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009ba0:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ba2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ba6:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009ba8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009baa:	62de      	str	r6, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009bac:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009bae:	e797      	b.n	8009ae0 <HAL_TIM_Encoder_Init+0xd4>
    return HAL_ERROR;
 8009bb0:	2001      	movs	r0, #1
}
 8009bb2:	4770      	bx	lr
 8009bb4:	fffebff8 	.word	0xfffebff8
 8009bb8:	40010000 	.word	0x40010000
 8009bbc:	40000400 	.word	0x40000400
 8009bc0:	40000c00 	.word	0x40000c00
 8009bc4:	40014000 	.word	0x40014000
 8009bc8:	40014400 	.word	0x40014400
 8009bcc:	40010400 	.word	0x40010400
 8009bd0:	fffffcfc 	.word	0xfffffcfc
 8009bd4:	ffff0303 	.word	0xffff0303

08009bd8 <HAL_TIM_Encoder_Start>:
{
 8009bd8:	b430      	push	{r4, r5}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009bda:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009bde:	f890 403f 	ldrb.w	r4, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009be2:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009be6:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009be8:	f890 5045 	ldrb.w	r5, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009bec:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 8009bee:	b9c1      	cbnz	r1, 8009c22 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d13d      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
 8009bf4:	2a01      	cmp	r2, #1
 8009bf6:	d13b      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009bf8:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bfa:	2302      	movs	r3, #2
 8009bfc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c00:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c04:	6a13      	ldr	r3, [r2, #32]
 8009c06:	f023 0301 	bic.w	r3, r3, #1
 8009c0a:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c0c:	6a13      	ldr	r3, [r2, #32]
 8009c0e:	f043 0301 	orr.w	r3, r3, #1
 8009c12:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 8009c14:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8009c16:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8009c18:	f043 0301 	orr.w	r3, r3, #1
}
 8009c1c:	bc30      	pop	{r4, r5}
  __HAL_TIM_ENABLE(htim);
 8009c1e:	6013      	str	r3, [r2, #0]
}
 8009c20:	4770      	bx	lr
  else if (Channel == TIM_CHANNEL_2)
 8009c22:	2904      	cmp	r1, #4
 8009c24:	b2e4      	uxtb	r4, r4
 8009c26:	b2ed      	uxtb	r5, r5
 8009c28:	d025      	beq.n	8009c76 <HAL_TIM_Encoder_Start+0x9e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d120      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
 8009c2e:	2c01      	cmp	r4, #1
 8009c30:	d11e      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c32:	2a01      	cmp	r2, #1
 8009c34:	d11c      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
 8009c36:	2d01      	cmp	r5, #1
 8009c38:	d11a      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c3a:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009c3c:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c3e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c42:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c46:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c4a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009c4e:	6a13      	ldr	r3, [r2, #32]
 8009c50:	f023 0301 	bic.w	r3, r3, #1
 8009c54:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c56:	6a13      	ldr	r3, [r2, #32]
 8009c58:	f043 0301 	orr.w	r3, r3, #1
 8009c5c:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 8009c5e:	6a13      	ldr	r3, [r2, #32]
 8009c60:	f023 0310 	bic.w	r3, r3, #16
 8009c64:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c66:	6a13      	ldr	r3, [r2, #32]
 8009c68:	f043 0310 	orr.w	r3, r3, #16
 8009c6c:	6213      	str	r3, [r2, #32]
}
 8009c6e:	e7d1      	b.n	8009c14 <HAL_TIM_Encoder_Start+0x3c>
      return HAL_ERROR;
 8009c70:	2001      	movs	r0, #1
}
 8009c72:	bc30      	pop	{r4, r5}
 8009c74:	4770      	bx	lr
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c76:	2c01      	cmp	r4, #1
 8009c78:	d1fa      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
 8009c7a:	2d01      	cmp	r5, #1
 8009c7c:	d1f8      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c7e:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009c80:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c82:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c86:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009c8a:	e7e8      	b.n	8009c5e <HAL_TIM_Encoder_Start+0x86>

08009c8c <HAL_TIM_PeriodElapsedCallback>:
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop

08009c90 <HAL_TIM_OC_DelayElapsedCallback>:
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop

08009c94 <HAL_TIM_IC_CaptureCallback>:
 8009c94:	4770      	bx	lr
 8009c96:	bf00      	nop

08009c98 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009c98:	4770      	bx	lr
 8009c9a:	bf00      	nop

08009c9c <HAL_TIM_TriggerCallback>:
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop

08009ca0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ca0:	6803      	ldr	r3, [r0, #0]
 8009ca2:	691a      	ldr	r2, [r3, #16]
 8009ca4:	0791      	lsls	r1, r2, #30
{
 8009ca6:	b510      	push	{r4, lr}
 8009ca8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009caa:	d502      	bpl.n	8009cb2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009cac:	68da      	ldr	r2, [r3, #12]
 8009cae:	0792      	lsls	r2, r2, #30
 8009cb0:	d468      	bmi.n	8009d84 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009cb2:	691a      	ldr	r2, [r3, #16]
 8009cb4:	0752      	lsls	r2, r2, #29
 8009cb6:	d502      	bpl.n	8009cbe <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009cb8:	68da      	ldr	r2, [r3, #12]
 8009cba:	0750      	lsls	r0, r2, #29
 8009cbc:	d44f      	bmi.n	8009d5e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009cbe:	691a      	ldr	r2, [r3, #16]
 8009cc0:	0711      	lsls	r1, r2, #28
 8009cc2:	d502      	bpl.n	8009cca <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cc4:	68da      	ldr	r2, [r3, #12]
 8009cc6:	0712      	lsls	r2, r2, #28
 8009cc8:	d437      	bmi.n	8009d3a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	06d0      	lsls	r0, r2, #27
 8009cce:	d502      	bpl.n	8009cd6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cd0:	68da      	ldr	r2, [r3, #12]
 8009cd2:	06d1      	lsls	r1, r2, #27
 8009cd4:	d41e      	bmi.n	8009d14 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cd6:	691a      	ldr	r2, [r3, #16]
 8009cd8:	07d2      	lsls	r2, r2, #31
 8009cda:	d502      	bpl.n	8009ce2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009cdc:	68da      	ldr	r2, [r3, #12]
 8009cde:	07d0      	lsls	r0, r2, #31
 8009ce0:	d469      	bmi.n	8009db6 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ce2:	691a      	ldr	r2, [r3, #16]
 8009ce4:	0611      	lsls	r1, r2, #24
 8009ce6:	d502      	bpl.n	8009cee <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ce8:	68da      	ldr	r2, [r3, #12]
 8009cea:	0612      	lsls	r2, r2, #24
 8009cec:	d46b      	bmi.n	8009dc6 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009cee:	691a      	ldr	r2, [r3, #16]
 8009cf0:	05d0      	lsls	r0, r2, #23
 8009cf2:	d502      	bpl.n	8009cfa <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009cf4:	68da      	ldr	r2, [r3, #12]
 8009cf6:	0611      	lsls	r1, r2, #24
 8009cf8:	d46d      	bmi.n	8009dd6 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009cfa:	691a      	ldr	r2, [r3, #16]
 8009cfc:	0652      	lsls	r2, r2, #25
 8009cfe:	d502      	bpl.n	8009d06 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	0650      	lsls	r0, r2, #25
 8009d04:	d46f      	bmi.n	8009de6 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009d06:	691a      	ldr	r2, [r3, #16]
 8009d08:	0691      	lsls	r1, r2, #26
 8009d0a:	d502      	bpl.n	8009d12 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009d0c:	68da      	ldr	r2, [r3, #12]
 8009d0e:	0692      	lsls	r2, r2, #26
 8009d10:	d449      	bmi.n	8009da6 <HAL_TIM_IRQHandler+0x106>
}
 8009d12:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d14:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d18:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8009d1a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d1c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d1e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d20:	69db      	ldr	r3, [r3, #28]
 8009d22:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009d26:	d16f      	bne.n	8009e08 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d28:	f7ff ffb2 	bl	8009c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f7ff ffb3 	bl	8009c98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d32:	2200      	movs	r2, #0
 8009d34:	6823      	ldr	r3, [r4, #0]
 8009d36:	7722      	strb	r2, [r4, #28]
 8009d38:	e7cd      	b.n	8009cd6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d3a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d3e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8009d40:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d42:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d44:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d46:	69db      	ldr	r3, [r3, #28]
 8009d48:	079b      	lsls	r3, r3, #30
 8009d4a:	d15a      	bne.n	8009e02 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d4c:	f7ff ffa0 	bl	8009c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d50:	4620      	mov	r0, r4
 8009d52:	f7ff ffa1 	bl	8009c98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d56:	2200      	movs	r2, #0
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	7722      	strb	r2, [r4, #28]
 8009d5c:	e7b5      	b.n	8009cca <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d5e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d62:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009d64:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d66:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d68:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d6a:	699b      	ldr	r3, [r3, #24]
 8009d6c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009d70:	d144      	bne.n	8009dfc <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d72:	f7ff ff8d 	bl	8009c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d76:	4620      	mov	r0, r4
 8009d78:	f7ff ff8e 	bl	8009c98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	7722      	strb	r2, [r4, #28]
 8009d82:	e79c      	b.n	8009cbe <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d84:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d88:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d8a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d8c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	0799      	lsls	r1, r3, #30
 8009d92:	d130      	bne.n	8009df6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d94:	f7ff ff7c 	bl	8009c90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f7ff ff7d 	bl	8009c98 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d9e:	2200      	movs	r2, #0
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	7722      	strb	r2, [r4, #28]
 8009da4:	e785      	b.n	8009cb2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009da6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8009daa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009dac:	611a      	str	r2, [r3, #16]
}
 8009dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8009db2:	f000 b881 	b.w	8009eb8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009db6:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8009dba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009dbc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009dbe:	f7ff ff65 	bl	8009c8c <HAL_TIM_PeriodElapsedCallback>
 8009dc2:	6823      	ldr	r3, [r4, #0]
 8009dc4:	e78d      	b.n	8009ce2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dc6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8009dca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dcc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009dce:	f000 f875 	bl	8009ebc <HAL_TIMEx_BreakCallback>
 8009dd2:	6823      	ldr	r3, [r4, #0]
 8009dd4:	e78b      	b.n	8009cee <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009dd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8009dda:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009ddc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009dde:	f000 f86f 	bl	8009ec0 <HAL_TIMEx_Break2Callback>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	e789      	b.n	8009cfa <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009de6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8009dea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dec:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009dee:	f7ff ff55 	bl	8009c9c <HAL_TIM_TriggerCallback>
 8009df2:	6823      	ldr	r3, [r4, #0]
 8009df4:	e787      	b.n	8009d06 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8009df6:	f7ff ff4d 	bl	8009c94 <HAL_TIM_IC_CaptureCallback>
 8009dfa:	e7d0      	b.n	8009d9e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8009dfc:	f7ff ff4a 	bl	8009c94 <HAL_TIM_IC_CaptureCallback>
 8009e00:	e7bc      	b.n	8009d7c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8009e02:	f7ff ff47 	bl	8009c94 <HAL_TIM_IC_CaptureCallback>
 8009e06:	e7a6      	b.n	8009d56 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8009e08:	f7ff ff44 	bl	8009c94 <HAL_TIM_IC_CaptureCallback>
 8009e0c:	e791      	b.n	8009d32 <HAL_TIM_IRQHandler+0x92>
 8009e0e:	bf00      	nop

08009e10 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d042      	beq.n	8009e9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e18:	4602      	mov	r2, r0
 8009e1a:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e1c:	6813      	ldr	r3, [r2, #0]
{
 8009e1e:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e20:	4d20      	ldr	r5, [pc, #128]	; (8009ea4 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009e22:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e26:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8009e28:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009e2a:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e2c:	d020      	beq.n	8009e70 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009e2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009e32:	42ab      	cmp	r3, r5
 8009e34:	d01c      	beq.n	8009e70 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e36:	4d1c      	ldr	r5, [pc, #112]	; (8009ea8 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e38:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e3c:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e3e:	42ab      	cmp	r3, r5
 8009e40:	bf18      	it	ne
 8009e42:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8009e46:	4f19      	ldr	r7, [pc, #100]	; (8009eac <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e48:	ea40 0006 	orr.w	r0, r0, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e4c:	4e18      	ldr	r6, [pc, #96]	; (8009eb0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8009e4e:	bf0c      	ite	eq
 8009e50:	2501      	moveq	r5, #1
 8009e52:	2500      	movne	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8009e54:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e56:	42bb      	cmp	r3, r7
 8009e58:	bf08      	it	eq
 8009e5a:	f045 0501 	orreq.w	r5, r5, #1
 8009e5e:	42b3      	cmp	r3, r6
 8009e60:	bf08      	it	eq
 8009e62:	f045 0501 	orreq.w	r5, r5, #1
 8009e66:	b965      	cbnz	r5, 8009e82 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009e68:	4812      	ldr	r0, [pc, #72]	; (8009eb4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009e6a:	4283      	cmp	r3, r0
 8009e6c:	d009      	beq.n	8009e82 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009e6e:	e00d      	b.n	8009e8c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e70:	e9d1 5600 	ldrd	r5, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e74:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e78:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e7a:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e7e:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8009e80:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e82:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e84:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e88:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e8a:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8009e8c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8009e8e:	2101      	movs	r1, #1

  return HAL_OK;
 8009e90:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8009e92:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009e96:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8009e9a:	bcf0      	pop	{r4, r5, r6, r7}
 8009e9c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009e9e:	2002      	movs	r0, #2
}
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop
 8009ea4:	40010000 	.word	0x40010000
 8009ea8:	40000400 	.word	0x40000400
 8009eac:	40000800 	.word	0x40000800
 8009eb0:	40000c00 	.word	0x40000c00
 8009eb4:	40001800 	.word	0x40001800

08009eb8 <HAL_TIMEx_CommutCallback>:
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop

08009ebc <HAL_TIMEx_BreakCallback>:
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop

08009ec0 <HAL_TIMEx_Break2Callback>:
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop

08009ec4 <HAL_UART_TxCpltCallback>:
 8009ec4:	4770      	bx	lr
 8009ec6:	bf00      	nop

08009ec8 <HAL_UART_ErrorCallback>:
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop

08009ecc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ecc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ece:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009ed6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009eda:	f7ff fff5 	bl	8009ec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ede:	bd08      	pop	{r3, pc}

08009ee0 <HAL_UARTEx_RxEventCallback>:
}
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop

08009ee4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ee4:	6802      	ldr	r2, [r0, #0]
{
 8009ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009eea:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009eec:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ef0:	6815      	ldr	r5, [r2, #0]
{
 8009ef2:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009ef4:	4233      	tst	r3, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ef6:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8009ef8:	d027      	beq.n	8009f4a <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009efa:	48a8      	ldr	r0, [pc, #672]	; (800a19c <HAL_UART_IRQHandler+0x2b8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009efc:	4ea8      	ldr	r6, [pc, #672]	; (800a1a0 <HAL_UART_IRQHandler+0x2bc>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009efe:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009f00:	402e      	ands	r6, r5
 8009f02:	4306      	orrs	r6, r0
 8009f04:	d16b      	bne.n	8009fde <HAL_UART_IRQHandler+0xfa>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f06:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009f08:	2801      	cmp	r0, #1
 8009f0a:	d02c      	beq.n	8009f66 <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f0c:	02de      	lsls	r6, r3, #11
 8009f0e:	d502      	bpl.n	8009f16 <HAL_UART_IRQHandler+0x32>
 8009f10:	0248      	lsls	r0, r1, #9
 8009f12:	f100 80ee 	bmi.w	800a0f2 <HAL_UART_IRQHandler+0x20e>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009f16:	061f      	lsls	r7, r3, #24
 8009f18:	d506      	bpl.n	8009f28 <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f1a:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009f1e:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f22:	4301      	orrs	r1, r0
 8009f24:	f040 80dd 	bne.w	800a0e2 <HAL_UART_IRQHandler+0x1fe>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009f28:	065e      	lsls	r6, r3, #25
 8009f2a:	d502      	bpl.n	8009f32 <HAL_UART_IRQHandler+0x4e>
 8009f2c:	0668      	lsls	r0, r5, #25
 8009f2e:	f100 80ec 	bmi.w	800a10a <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009f32:	0219      	lsls	r1, r3, #8
 8009f34:	d502      	bpl.n	8009f3c <HAL_UART_IRQHandler+0x58>
 8009f36:	006a      	lsls	r2, r5, #1
 8009f38:	f100 80f4 	bmi.w	800a124 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009f3c:	01db      	lsls	r3, r3, #7
 8009f3e:	d502      	bpl.n	8009f46 <HAL_UART_IRQHandler+0x62>
 8009f40:	2d00      	cmp	r5, #0
 8009f42:	f2c0 811f 	blt.w	800a184 <HAL_UART_IRQHandler+0x2a0>
}
 8009f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f4a:	069e      	lsls	r6, r3, #26
 8009f4c:	d5db      	bpl.n	8009f06 <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009f4e:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009f52:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 8009f56:	433e      	orrs	r6, r7
 8009f58:	d0d5      	beq.n	8009f06 <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 8009f5a:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d0f2      	beq.n	8009f46 <HAL_UART_IRQHandler+0x62>
}
 8009f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f64:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009f66:	06d8      	lsls	r0, r3, #27
 8009f68:	d5d0      	bpl.n	8009f0c <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009f6a:	06ef      	lsls	r7, r5, #27
 8009f6c:	d5ce      	bpl.n	8009f0c <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f6e:	2310      	movs	r3, #16
 8009f70:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f72:	6893      	ldr	r3, [r2, #8]
 8009f74:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8009f78:	f000 80e0 	beq.w	800a13c <HAL_UART_IRQHandler+0x258>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009f7c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009f7e:	6801      	ldr	r1, [r0, #0]
 8009f80:	684b      	ldr	r3, [r1, #4]
 8009f82:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d0de      	beq.n	8009f46 <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f88:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8009f8c:	4299      	cmp	r1, r3
 8009f8e:	d9da      	bls.n	8009f46 <HAL_UART_IRQHandler+0x62>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f90:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 8009f92:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f96:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8009f9a:	d018      	beq.n	8009fce <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f9c:	6813      	ldr	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f9e:	2100      	movs	r1, #0
          huart->RxState = HAL_UART_STATE_READY;
 8009fa0:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fa2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009fa6:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fa8:	6893      	ldr	r3, [r2, #8]
 8009faa:	f023 0301 	bic.w	r3, r3, #1
 8009fae:	6093      	str	r3, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fb0:	6893      	ldr	r3, [r2, #8]
 8009fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fb6:	6093      	str	r3, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8009fb8:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fbc:	66e1      	str	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fbe:	6813      	ldr	r3, [r2, #0]
 8009fc0:	f023 0310 	bic.w	r3, r3, #16
 8009fc4:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fc6:	f7fb fecf 	bl	8005d68 <HAL_DMA_Abort>
 8009fca:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009fd2:	4620      	mov	r0, r4
 8009fd4:	1ac9      	subs	r1, r1, r3
 8009fd6:	b289      	uxth	r1, r1
 8009fd8:	f7ff ff82 	bl	8009ee0 <HAL_UARTEx_RxEventCallback>
 8009fdc:	e7b3      	b.n	8009f46 <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fde:	07df      	lsls	r7, r3, #31
 8009fe0:	d509      	bpl.n	8009ff6 <HAL_UART_IRQHandler+0x112>
 8009fe2:	05ee      	lsls	r6, r5, #23
 8009fe4:	d507      	bpl.n	8009ff6 <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fe6:	2601      	movs	r6, #1
 8009fe8:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fea:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8009fee:	f046 0601 	orr.w	r6, r6, #1
 8009ff2:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ff6:	079f      	lsls	r7, r3, #30
 8009ff8:	d566      	bpl.n	800a0c8 <HAL_UART_IRQHandler+0x1e4>
 8009ffa:	07ce      	lsls	r6, r1, #31
 8009ffc:	d509      	bpl.n	800a012 <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009ffe:	2602      	movs	r6, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a000:	075f      	lsls	r7, r3, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a002:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a004:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a008:	f046 0604 	orr.w	r6, r6, #4
 800a00c:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a010:	d45e      	bmi.n	800a0d0 <HAL_UART_IRQHandler+0x1ec>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a012:	071e      	lsls	r6, r3, #28
 800a014:	d50b      	bpl.n	800a02e <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a016:	f005 0620 	and.w	r6, r5, #32
 800a01a:	4330      	orrs	r0, r6
 800a01c:	d007      	beq.n	800a02e <HAL_UART_IRQHandler+0x14a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a01e:	2008      	movs	r0, #8
 800a020:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a022:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a026:	f040 0008 	orr.w	r0, r0, #8
 800a02a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a02e:	0518      	lsls	r0, r3, #20
 800a030:	d50a      	bpl.n	800a048 <HAL_UART_IRQHandler+0x164>
 800a032:	016f      	lsls	r7, r5, #5
 800a034:	d508      	bpl.n	800a048 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a036:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a03a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a03c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a040:	f040 0020 	orr.w	r0, r0, #32
 800a044:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a048:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a04c:	2800      	cmp	r0, #0
 800a04e:	f43f af7a 	beq.w	8009f46 <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a052:	069e      	lsls	r6, r3, #26
 800a054:	d506      	bpl.n	800a064 <HAL_UART_IRQHandler+0x180>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a056:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a05a:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800a05e:	ea55 0301 	orrs.w	r3, r5, r1
 800a062:	d164      	bne.n	800a12e <HAL_UART_IRQHandler+0x24a>
      errorcode = huart->ErrorCode;
 800a064:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a068:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a06a:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a06e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a072:	431d      	orrs	r5, r3
 800a074:	f000 808b 	beq.w	800a18e <HAL_UART_IRQHandler+0x2aa>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a078:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a07a:	4b4a      	ldr	r3, [pc, #296]	; (800a1a4 <HAL_UART_IRQHandler+0x2c0>)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a07c:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800a080:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a082:	6891      	ldr	r1, [r2, #8]
 800a084:	400b      	ands	r3, r1
 800a086:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a088:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d103      	bne.n	800a096 <HAL_UART_IRQHandler+0x1b2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a08e:	6813      	ldr	r3, [r2, #0]
 800a090:	f023 0310 	bic.w	r3, r3, #16
 800a094:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800a096:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a098:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800a09a:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a09e:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0a0:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 800a0a2:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0a4:	064d      	lsls	r5, r1, #25
 800a0a6:	d52c      	bpl.n	800a102 <HAL_UART_IRQHandler+0x21e>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0a8:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a0aa:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0b0:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a0b2:	b330      	cbz	r0, 800a102 <HAL_UART_IRQHandler+0x21e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a0b4:	4b3c      	ldr	r3, [pc, #240]	; (800a1a8 <HAL_UART_IRQHandler+0x2c4>)
 800a0b6:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a0b8:	f7fb ffd6 	bl	8006068 <HAL_DMA_Abort_IT>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	f43f af42 	beq.w	8009f46 <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0c2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a0c4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a0c6:	e74b      	b.n	8009f60 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0c8:	075e      	lsls	r6, r3, #29
 800a0ca:	d5a2      	bpl.n	800a012 <HAL_UART_IRQHandler+0x12e>
 800a0cc:	07cf      	lsls	r7, r1, #31
 800a0ce:	d5a0      	bpl.n	800a012 <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a0d0:	2604      	movs	r6, #4
 800a0d2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0d4:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a0d8:	f046 0602 	orr.w	r6, r6, #2
 800a0dc:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800a0e0:	e797      	b.n	800a012 <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 800a0e2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	f43f af2e 	beq.w	8009f46 <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 800a0ea:	4620      	mov	r0, r4
}
 800a0ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800a0f0:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a0f2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800a0f6:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a0f8:	6213      	str	r3, [r2, #32]
}
 800a0fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800a0fe:	f000 bbf1 	b.w	800a8e4 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800a102:	4620      	mov	r0, r4
 800a104:	f7ff fee0 	bl	8009ec8 <HAL_UART_ErrorCallback>
 800a108:	e71d      	b.n	8009f46 <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a10a:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a10c:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a10e:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a110:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a112:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a116:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a118:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800a11c:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800a11e:	f7ff fed1 	bl	8009ec4 <HAL_UART_TxCpltCallback>
    return;
 800a122:	e710      	b.n	8009f46 <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a124:	4620      	mov	r0, r4
}
 800a126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a12a:	f000 bbdf 	b.w	800a8ec <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 800a12e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800a130:	2b00      	cmp	r3, #0
 800a132:	d097      	beq.n	800a064 <HAL_UART_IRQHandler+0x180>
          huart->RxISR(huart);
 800a134:	4620      	mov	r0, r4
 800a136:	4798      	blx	r3
 800a138:	6822      	ldr	r2, [r4, #0]
 800a13a:	e793      	b.n	800a064 <HAL_UART_IRQHandler+0x180>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a13c:	f8b4 505e 	ldrh.w	r5, [r4, #94]	; 0x5e
 800a140:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800a144:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a148:	1b49      	subs	r1, r1, r5
      if ((huart->RxXferCount > 0U)
 800a14a:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a14c:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a14e:	2800      	cmp	r0, #0
 800a150:	f43f aef9 	beq.w	8009f46 <HAL_UART_IRQHandler+0x62>
 800a154:	2900      	cmp	r1, #0
 800a156:	f43f aef6 	beq.w	8009f46 <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a15a:	6816      	ldr	r6, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 800a15c:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a15e:	4d11      	ldr	r5, [pc, #68]	; (800a1a4 <HAL_UART_IRQHandler+0x2c0>)
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a160:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a162:	f426 7690 	bic.w	r6, r6, #288	; 0x120
 800a166:	6016      	str	r6, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a168:	6896      	ldr	r6, [r2, #8]
 800a16a:	4035      	ands	r5, r6
 800a16c:	6095      	str	r5, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800a16e:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a172:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a174:	6815      	ldr	r5, [r2, #0]
        huart->RxISR = NULL;
 800a176:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a178:	f025 0510 	bic.w	r5, r5, #16
 800a17c:	6015      	str	r5, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a17e:	f7ff feaf 	bl	8009ee0 <HAL_UARTEx_RxEventCallback>
 800a182:	e6e0      	b.n	8009f46 <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a184:	4620      	mov	r0, r4
}
 800a186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a18a:	f000 bbad 	b.w	800a8e8 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 800a18e:	4620      	mov	r0, r4
 800a190:	f7ff fe9a 	bl	8009ec8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a194:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 800a198:	e6d5      	b.n	8009f46 <HAL_UART_IRQHandler+0x62>
 800a19a:	bf00      	nop
 800a19c:	10000001 	.word	0x10000001
 800a1a0:	04000120 	.word	0x04000120
 800a1a4:	effffffe 	.word	0xeffffffe
 800a1a8:	08009ecd 	.word	0x08009ecd

0800a1ac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a1ac:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a1ae:	07da      	lsls	r2, r3, #31
{
 800a1b0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a1b2:	d506      	bpl.n	800a1c2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a1b4:	6801      	ldr	r1, [r0, #0]
 800a1b6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a1b8:	684a      	ldr	r2, [r1, #4]
 800a1ba:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a1be:	4322      	orrs	r2, r4
 800a1c0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1c2:	079c      	lsls	r4, r3, #30
 800a1c4:	d506      	bpl.n	800a1d4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1c6:	6801      	ldr	r1, [r0, #0]
 800a1c8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a1ca:	684a      	ldr	r2, [r1, #4]
 800a1cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a1d0:	4322      	orrs	r2, r4
 800a1d2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1d4:	0759      	lsls	r1, r3, #29
 800a1d6:	d506      	bpl.n	800a1e6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1d8:	6801      	ldr	r1, [r0, #0]
 800a1da:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a1dc:	684a      	ldr	r2, [r1, #4]
 800a1de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a1e2:	4322      	orrs	r2, r4
 800a1e4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a1e6:	071a      	lsls	r2, r3, #28
 800a1e8:	d506      	bpl.n	800a1f8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a1ea:	6801      	ldr	r1, [r0, #0]
 800a1ec:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a1ee:	684a      	ldr	r2, [r1, #4]
 800a1f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a1f4:	4322      	orrs	r2, r4
 800a1f6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a1f8:	06dc      	lsls	r4, r3, #27
 800a1fa:	d506      	bpl.n	800a20a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a1fc:	6801      	ldr	r1, [r0, #0]
 800a1fe:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a200:	688a      	ldr	r2, [r1, #8]
 800a202:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a206:	4322      	orrs	r2, r4
 800a208:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a20a:	0699      	lsls	r1, r3, #26
 800a20c:	d506      	bpl.n	800a21c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a20e:	6801      	ldr	r1, [r0, #0]
 800a210:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a212:	688a      	ldr	r2, [r1, #8]
 800a214:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a218:	4322      	orrs	r2, r4
 800a21a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a21c:	065a      	lsls	r2, r3, #25
 800a21e:	d50a      	bpl.n	800a236 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a220:	6801      	ldr	r1, [r0, #0]
 800a222:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a224:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a226:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a22a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a22e:	ea42 0204 	orr.w	r2, r2, r4
 800a232:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a234:	d00b      	beq.n	800a24e <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a236:	061b      	lsls	r3, r3, #24
 800a238:	d506      	bpl.n	800a248 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a23a:	6802      	ldr	r2, [r0, #0]
 800a23c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a23e:	6853      	ldr	r3, [r2, #4]
 800a240:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a244:	430b      	orrs	r3, r1
 800a246:	6053      	str	r3, [r2, #4]
}
 800a248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a24c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a24e:	684a      	ldr	r2, [r1, #4]
 800a250:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a252:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800a256:	4322      	orrs	r2, r4
 800a258:	604a      	str	r2, [r1, #4]
 800a25a:	e7ec      	b.n	800a236 <UART_AdvFeatureConfig+0x8a>

0800a25c <UART_CheckIdleState>:
{
 800a25c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a25e:	2300      	movs	r3, #0
{
 800a260:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a262:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800a266:	f7f9 fc85 	bl	8003b74 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a26a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a26c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	0711      	lsls	r1, r2, #28
 800a272:	d40d      	bmi.n	800a290 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a274:	681a      	ldr	r2, [r3, #0]
 800a276:	0752      	lsls	r2, r2, #29
 800a278:	d431      	bmi.n	800a2de <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800a27c:	2220      	movs	r2, #32
  return HAL_OK;
 800a27e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800a280:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a284:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a288:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a28c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a290:	69da      	ldr	r2, [r3, #28]
 800a292:	0292      	lsls	r2, r2, #10
 800a294:	d4ee      	bmi.n	800a274 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a296:	f7f9 fc6d 	bl	8003b74 <HAL_GetTick>
 800a29a:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a29c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a29e:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a2a2:	d22d      	bcs.n	800a300 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	0750      	lsls	r0, r2, #29
 800a2a8:	d5f2      	bpl.n	800a290 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2aa:	69da      	ldr	r2, [r3, #28]
 800a2ac:	0511      	lsls	r1, r2, #20
 800a2ae:	d5ef      	bpl.n	800a290 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800a2b4:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800a2b6:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a2b8:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2ba:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2bc:	6819      	ldr	r1, [r3, #0]
 800a2be:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800a2c2:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2c4:	6899      	ldr	r1, [r3, #8]
 800a2c6:	f021 0101 	bic.w	r1, r1, #1
 800a2ca:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800a2cc:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a2d0:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a2d4:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2d8:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 800a2dc:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	0258      	lsls	r0, r3, #9
 800a2e2:	d4ca      	bmi.n	800a27a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2e4:	f7f9 fc46 	bl	8003b74 <HAL_GetTick>
 800a2e8:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2ea:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2ec:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a2f0:	d206      	bcs.n	800a300 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	0751      	lsls	r1, r2, #29
 800a2f6:	d5f2      	bpl.n	800a2de <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2f8:	69da      	ldr	r2, [r3, #28]
 800a2fa:	0512      	lsls	r2, r2, #20
 800a2fc:	d5ef      	bpl.n	800a2de <UART_CheckIdleState+0x82>
 800a2fe:	e7d7      	b.n	800a2b0 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a300:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800a302:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800a304:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a306:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a308:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a30c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a30e:	689a      	ldr	r2, [r3, #8]
 800a310:	f022 0201 	bic.w	r2, r2, #1
 800a314:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800a316:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a31a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a31e:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 800a322:	bd38      	pop	{r3, r4, r5, pc}

0800a324 <HAL_UART_Init>:
  if (huart == NULL)
 800a324:	2800      	cmp	r0, #0
 800a326:	f000 8198 	beq.w	800a65a <HAL_UART_Init+0x336>
  if (huart->gState == HAL_UART_STATE_RESET)
 800a32a:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800a32e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a332:	4604      	mov	r4, r0
 800a334:	b086      	sub	sp, #24
  if (huart->gState == HAL_UART_STATE_RESET)
 800a336:	2b00      	cmp	r3, #0
 800a338:	d05f      	beq.n	800a3fa <HAL_UART_Init+0xd6>
  __HAL_UART_DISABLE(huart);
 800a33a:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a33c:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a33e:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800a340:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a344:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800a346:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a348:	432a      	orrs	r2, r5
 800a34a:	6965      	ldr	r5, [r4, #20]
  __HAL_UART_DISABLE(huart);
 800a34c:	f020 0001 	bic.w	r0, r0, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a350:	49cb      	ldr	r1, [pc, #812]	; (800a680 <HAL_UART_Init+0x35c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a352:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a354:	68e6      	ldr	r6, [r4, #12]
  __HAL_UART_DISABLE(huart);
 800a356:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a358:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a35a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a35c:	4302      	orrs	r2, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a35e:	69a7      	ldr	r7, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a360:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a362:	4dc8      	ldr	r5, [pc, #800]	; (800a684 <HAL_UART_Init+0x360>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a364:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a366:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a368:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a370:	ea42 0206 	orr.w	r2, r2, r6
 800a374:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a376:	d045      	beq.n	800a404 <HAL_UART_Init+0xe0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a378:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800a37a:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a37c:	49c2      	ldr	r1, [pc, #776]	; (800a688 <HAL_UART_Init+0x364>)
    tmpreg |= huart->Init.OneBitSampling;
 800a37e:	433a      	orrs	r2, r7
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a380:	4ec2      	ldr	r6, [pc, #776]	; (800a68c <HAL_UART_Init+0x368>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a382:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a384:	6a65      	ldr	r5, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a386:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a388:	ea42 0201 	orr.w	r2, r2, r1
 800a38c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a38e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a390:	f022 020f 	bic.w	r2, r2, #15
 800a394:	ea42 0205 	orr.w	r2, r2, r5
 800a398:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a39a:	d025      	beq.n	800a3e8 <HAL_UART_Init+0xc4>
 800a39c:	4abc      	ldr	r2, [pc, #752]	; (800a690 <HAL_UART_Init+0x36c>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	f000 808c 	beq.w	800a4bc <HAL_UART_Init+0x198>
 800a3a4:	4abb      	ldr	r2, [pc, #748]	; (800a694 <HAL_UART_Init+0x370>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	f000 8159 	beq.w	800a65e <HAL_UART_Init+0x33a>
 800a3ac:	4aba      	ldr	r2, [pc, #744]	; (800a698 <HAL_UART_Init+0x374>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	f000 813f 	beq.w	800a632 <HAL_UART_Init+0x30e>
 800a3b4:	4ab9      	ldr	r2, [pc, #740]	; (800a69c <HAL_UART_Init+0x378>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	f000 81fa 	beq.w	800a7b0 <HAL_UART_Init+0x48c>
 800a3bc:	4ab8      	ldr	r2, [pc, #736]	; (800a6a0 <HAL_UART_Init+0x37c>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	f000 8265 	beq.w	800a88e <HAL_UART_Init+0x56a>
 800a3c4:	4ab7      	ldr	r2, [pc, #732]	; (800a6a4 <HAL_UART_Init+0x380>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	f000 826b 	beq.w	800a8a2 <HAL_UART_Init+0x57e>
 800a3cc:	4ab6      	ldr	r2, [pc, #728]	; (800a6a8 <HAL_UART_Init+0x384>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	f000 8251 	beq.w	800a876 <HAL_UART_Init+0x552>
  huart->NbRxDataToProcess = 1;
 800a3d4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a3d8:	2300      	movs	r3, #0
    return HAL_ERROR;
 800a3da:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 800a3dc:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a3de:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 800a3e2:	b006      	add	sp, #24
 800a3e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3e8:	4bb0      	ldr	r3, [pc, #704]	; (800a6ac <HAL_UART_Init+0x388>)
 800a3ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3f0:	2b28      	cmp	r3, #40	; 0x28
 800a3f2:	d8ef      	bhi.n	800a3d4 <HAL_UART_Init+0xb0>
 800a3f4:	4aae      	ldr	r2, [pc, #696]	; (800a6b0 <HAL_UART_Init+0x38c>)
 800a3f6:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a3f8:	e068      	b.n	800a4cc <HAL_UART_Init+0x1a8>
    huart->Lock = HAL_UNLOCKED;
 800a3fa:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800a3fe:	f7f9 f9a1 	bl	8003744 <HAL_UART_MspInit>
 800a402:	e79a      	b.n	800a33a <HAL_UART_Init+0x16>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a404:	6899      	ldr	r1, [r3, #8]
 800a406:	4aa0      	ldr	r2, [pc, #640]	; (800a688 <HAL_UART_Init+0x364>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a408:	48a8      	ldr	r0, [pc, #672]	; (800a6ac <HAL_UART_Init+0x388>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a40a:	400a      	ands	r2, r1
 800a40c:	433a      	orrs	r2, r7
 800a40e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a412:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a414:	f022 020f 	bic.w	r2, r2, #15
 800a418:	430a      	orrs	r2, r1
 800a41a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a41c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800a41e:	f003 0307 	and.w	r3, r3, #7
 800a422:	2b05      	cmp	r3, #5
 800a424:	d8d6      	bhi.n	800a3d4 <HAL_UART_Init+0xb0>
 800a426:	4aa3      	ldr	r2, [pc, #652]	; (800a6b4 <HAL_UART_Init+0x390>)
 800a428:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800a42a:	2b20      	cmp	r3, #32
 800a42c:	f200 8121 	bhi.w	800a672 <HAL_UART_Init+0x34e>
 800a430:	2b01      	cmp	r3, #1
 800a432:	d9cf      	bls.n	800a3d4 <HAL_UART_Init+0xb0>
 800a434:	3b02      	subs	r3, #2
 800a436:	2b1e      	cmp	r3, #30
 800a438:	d8cc      	bhi.n	800a3d4 <HAL_UART_Init+0xb0>
 800a43a:	a201      	add	r2, pc, #4	; (adr r2, 800a440 <HAL_UART_Init+0x11c>)
 800a43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a440:	0800a837 	.word	0x0800a837
 800a444:	0800a3d5 	.word	0x0800a3d5
 800a448:	0800a82d 	.word	0x0800a82d
 800a44c:	0800a3d5 	.word	0x0800a3d5
 800a450:	0800a3d5 	.word	0x0800a3d5
 800a454:	0800a3d5 	.word	0x0800a3d5
 800a458:	0800a81d 	.word	0x0800a81d
 800a45c:	0800a3d5 	.word	0x0800a3d5
 800a460:	0800a3d5 	.word	0x0800a3d5
 800a464:	0800a3d5 	.word	0x0800a3d5
 800a468:	0800a3d5 	.word	0x0800a3d5
 800a46c:	0800a3d5 	.word	0x0800a3d5
 800a470:	0800a3d5 	.word	0x0800a3d5
 800a474:	0800a3d5 	.word	0x0800a3d5
 800a478:	0800a809 	.word	0x0800a809
 800a47c:	0800a3d5 	.word	0x0800a3d5
 800a480:	0800a3d5 	.word	0x0800a3d5
 800a484:	0800a3d5 	.word	0x0800a3d5
 800a488:	0800a3d5 	.word	0x0800a3d5
 800a48c:	0800a3d5 	.word	0x0800a3d5
 800a490:	0800a3d5 	.word	0x0800a3d5
 800a494:	0800a3d5 	.word	0x0800a3d5
 800a498:	0800a3d5 	.word	0x0800a3d5
 800a49c:	0800a3d5 	.word	0x0800a3d5
 800a4a0:	0800a3d5 	.word	0x0800a3d5
 800a4a4:	0800a3d5 	.word	0x0800a3d5
 800a4a8:	0800a3d5 	.word	0x0800a3d5
 800a4ac:	0800a3d5 	.word	0x0800a3d5
 800a4b0:	0800a3d5 	.word	0x0800a3d5
 800a4b4:	0800a3d5 	.word	0x0800a3d5
 800a4b8:	0800a5cf 	.word	0x0800a5cf
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4bc:	4b7b      	ldr	r3, [pc, #492]	; (800a6ac <HAL_UART_Init+0x388>)
 800a4be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4c0:	f003 0307 	and.w	r3, r3, #7
 800a4c4:	2b05      	cmp	r3, #5
 800a4c6:	d885      	bhi.n	800a3d4 <HAL_UART_Init+0xb0>
 800a4c8:	4a7b      	ldr	r2, [pc, #492]	; (800a6b8 <HAL_UART_Init+0x394>)
 800a4ca:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4cc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a4d0:	f000 80fe 	beq.w	800a6d0 <HAL_UART_Init+0x3ac>
    switch (clocksource)
 800a4d4:	2b20      	cmp	r3, #32
 800a4d6:	f200 80ba 	bhi.w	800a64e <HAL_UART_Init+0x32a>
 800a4da:	2b20      	cmp	r3, #32
 800a4dc:	f63f af7a 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a4e0:	a201      	add	r2, pc, #4	; (adr r2, 800a4e8 <HAL_UART_Init+0x1c4>)
 800a4e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4e6:	bf00      	nop
 800a4e8:	0800a803 	.word	0x0800a803
 800a4ec:	0800a7fd 	.word	0x0800a7fd
 800a4f0:	0800a3d5 	.word	0x0800a3d5
 800a4f4:	0800a3d5 	.word	0x0800a3d5
 800a4f8:	0800a7f3 	.word	0x0800a7f3
 800a4fc:	0800a3d5 	.word	0x0800a3d5
 800a500:	0800a3d5 	.word	0x0800a3d5
 800a504:	0800a3d5 	.word	0x0800a3d5
 800a508:	0800a7d9 	.word	0x0800a7d9
 800a50c:	0800a3d5 	.word	0x0800a3d5
 800a510:	0800a3d5 	.word	0x0800a3d5
 800a514:	0800a3d5 	.word	0x0800a3d5
 800a518:	0800a3d5 	.word	0x0800a3d5
 800a51c:	0800a3d5 	.word	0x0800a3d5
 800a520:	0800a3d5 	.word	0x0800a3d5
 800a524:	0800a3d5 	.word	0x0800a3d5
 800a528:	0800a7c5 	.word	0x0800a7c5
 800a52c:	0800a3d5 	.word	0x0800a3d5
 800a530:	0800a3d5 	.word	0x0800a3d5
 800a534:	0800a3d5 	.word	0x0800a3d5
 800a538:	0800a3d5 	.word	0x0800a3d5
 800a53c:	0800a3d5 	.word	0x0800a3d5
 800a540:	0800a3d5 	.word	0x0800a3d5
 800a544:	0800a3d5 	.word	0x0800a3d5
 800a548:	0800a3d5 	.word	0x0800a3d5
 800a54c:	0800a3d5 	.word	0x0800a3d5
 800a550:	0800a3d5 	.word	0x0800a3d5
 800a554:	0800a3d5 	.word	0x0800a3d5
 800a558:	0800a3d5 	.word	0x0800a3d5
 800a55c:	0800a3d5 	.word	0x0800a3d5
 800a560:	0800a3d5 	.word	0x0800a3d5
 800a564:	0800a3d5 	.word	0x0800a3d5
 800a568:	0800a56d 	.word	0x0800a56d
        pclk = (uint32_t) CSI_VALUE;
 800a56c:	4853      	ldr	r0, [pc, #332]	; (800a6bc <HAL_UART_Init+0x398>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a56e:	4b54      	ldr	r3, [pc, #336]	; (800a6c0 <HAL_UART_Init+0x39c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a570:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a574:	6862      	ldr	r2, [r4, #4]
 800a576:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800a57a:	fbb0 f3f3 	udiv	r3, r0, r3
 800a57e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a582:	fbb3 f3f2 	udiv	r3, r3, r2
 800a586:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a588:	f1a3 0210 	sub.w	r2, r3, #16
 800a58c:	428a      	cmp	r2, r1
 800a58e:	f63f af21 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
        huart->Instance->BRR = usartdiv;
 800a592:	6820      	ldr	r0, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a594:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  huart->RxISR = NULL;
 800a598:	2200      	movs	r2, #0
        huart->Instance->BRR = usartdiv;
 800a59a:	60c3      	str	r3, [r0, #12]
  huart->NbRxDataToProcess = 1;
 800a59c:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a59e:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d14e      	bne.n	800a646 <HAL_UART_Init+0x322>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5a8:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800a5aa:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5ac:	685a      	ldr	r2, [r3, #4]
 800a5ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a5b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a5b4:	689a      	ldr	r2, [r3, #8]
 800a5b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a5ba:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	f042 0201 	orr.w	r2, r2, #1
 800a5c2:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800a5c4:	f7ff fe4a 	bl	800a25c <UART_CheckIdleState>
}
 800a5c8:	b006      	add	sp, #24
 800a5ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = (uint32_t) CSI_VALUE;
 800a5ce:	483b      	ldr	r0, [pc, #236]	; (800a6bc <HAL_UART_Init+0x398>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5d0:	4b3b      	ldr	r3, [pc, #236]	; (800a6c0 <HAL_UART_Init+0x39c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5d2:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5d4:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5d8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5dc:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5e0:	428b      	cmp	r3, r1
 800a5e2:	f4ff aef7 	bcc.w	800a3d4 <HAL_UART_Init+0xb0>
 800a5e6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a5ea:	f63f aef3 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5ee:	f04f 0800 	mov.w	r8, #0
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	4641      	mov	r1, r8
 800a5f6:	f7f5 fecb 	bl	8000390 <__aeabi_uldivmod>
 800a5fa:	462a      	mov	r2, r5
 800a5fc:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800a600:	4643      	mov	r3, r8
 800a602:	020f      	lsls	r7, r1, #8
 800a604:	0206      	lsls	r6, r0, #8
 800a606:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800a60a:	eb16 000c 	adds.w	r0, r6, ip
 800a60e:	f147 0100 	adc.w	r1, r7, #0
 800a612:	f7f5 febd 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a616:	4b2b      	ldr	r3, [pc, #172]	; (800a6c4 <HAL_UART_Init+0x3a0>)
 800a618:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800a61c:	429a      	cmp	r2, r3
 800a61e:	f63f aed9 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
          huart->Instance->BRR = usartdiv;
 800a622:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a624:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 800a628:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 800a62a:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a62c:	e9c4 881c 	strd	r8, r8, [r4, #112]	; 0x70
 800a630:	e7b7      	b.n	800a5a2 <HAL_UART_Init+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a632:	4b1e      	ldr	r3, [pc, #120]	; (800a6ac <HAL_UART_Init+0x388>)
 800a634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a636:	f003 0307 	and.w	r3, r3, #7
 800a63a:	2b05      	cmp	r3, #5
 800a63c:	f63f aeca 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a640:	4a21      	ldr	r2, [pc, #132]	; (800a6c8 <HAL_UART_Init+0x3a4>)
 800a642:	5cd3      	ldrb	r3, [r2, r3]
 800a644:	e742      	b.n	800a4cc <HAL_UART_Init+0x1a8>
    UART_AdvFeatureConfig(huart);
 800a646:	4620      	mov	r0, r4
 800a648:	f7ff fdb0 	bl	800a1ac <UART_AdvFeatureConfig>
 800a64c:	e7ac      	b.n	800a5a8 <HAL_UART_Init+0x284>
    switch (clocksource)
 800a64e:	2b40      	cmp	r3, #64	; 0x40
 800a650:	f47f aec0 	bne.w	800a3d4 <HAL_UART_Init+0xb0>
 800a654:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a658:	e789      	b.n	800a56e <HAL_UART_Init+0x24a>
    return HAL_ERROR;
 800a65a:	2001      	movs	r0, #1
}
 800a65c:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a65e:	4b13      	ldr	r3, [pc, #76]	; (800a6ac <HAL_UART_Init+0x388>)
 800a660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a662:	f003 0307 	and.w	r3, r3, #7
 800a666:	2b05      	cmp	r3, #5
 800a668:	f63f aeb4 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a66c:	4a17      	ldr	r2, [pc, #92]	; (800a6cc <HAL_UART_Init+0x3a8>)
 800a66e:	5cd3      	ldrb	r3, [r2, r3]
 800a670:	e72c      	b.n	800a4cc <HAL_UART_Init+0x1a8>
    switch (clocksource)
 800a672:	2b40      	cmp	r3, #64	; 0x40
 800a674:	f47f aeae 	bne.w	800a3d4 <HAL_UART_Init+0xb0>
 800a678:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a67c:	e7a8      	b.n	800a5d0 <HAL_UART_Init+0x2ac>
 800a67e:	bf00      	nop
 800a680:	cfff69f3 	.word	0xcfff69f3
 800a684:	58000c00 	.word	0x58000c00
 800a688:	11fff4ff 	.word	0x11fff4ff
 800a68c:	40011000 	.word	0x40011000
 800a690:	40004400 	.word	0x40004400
 800a694:	40004800 	.word	0x40004800
 800a698:	40004c00 	.word	0x40004c00
 800a69c:	40005000 	.word	0x40005000
 800a6a0:	40011400 	.word	0x40011400
 800a6a4:	40007800 	.word	0x40007800
 800a6a8:	40007c00 	.word	0x40007c00
 800a6ac:	58024400 	.word	0x58024400
 800a6b0:	08017b84 	.word	0x08017b84
 800a6b4:	08017bb8 	.word	0x08017bb8
 800a6b8:	08017bb0 	.word	0x08017bb0
 800a6bc:	003d0900 	.word	0x003d0900
 800a6c0:	08017bc0 	.word	0x08017bc0
 800a6c4:	000ffcff 	.word	0x000ffcff
 800a6c8:	08017bb0 	.word	0x08017bb0
 800a6cc:	08017bb0 	.word	0x08017bb0
    switch (clocksource)
 800a6d0:	2b20      	cmp	r3, #32
 800a6d2:	d86a      	bhi.n	800a7aa <HAL_UART_Init+0x486>
 800a6d4:	2b20      	cmp	r3, #32
 800a6d6:	f63f ae7d 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a6da:	a201      	add	r2, pc, #4	; (adr r2, 800a6e0 <HAL_UART_Init+0x3bc>)
 800a6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6e0:	0800a849 	.word	0x0800a849
 800a6e4:	0800a83d 	.word	0x0800a83d
 800a6e8:	0800a3d5 	.word	0x0800a3d5
 800a6ec:	0800a3d5 	.word	0x0800a3d5
 800a6f0:	0800a86d 	.word	0x0800a86d
 800a6f4:	0800a3d5 	.word	0x0800a3d5
 800a6f8:	0800a3d5 	.word	0x0800a3d5
 800a6fc:	0800a3d5 	.word	0x0800a3d5
 800a700:	0800a863 	.word	0x0800a863
 800a704:	0800a3d5 	.word	0x0800a3d5
 800a708:	0800a3d5 	.word	0x0800a3d5
 800a70c:	0800a3d5 	.word	0x0800a3d5
 800a710:	0800a3d5 	.word	0x0800a3d5
 800a714:	0800a3d5 	.word	0x0800a3d5
 800a718:	0800a3d5 	.word	0x0800a3d5
 800a71c:	0800a3d5 	.word	0x0800a3d5
 800a720:	0800a84f 	.word	0x0800a84f
 800a724:	0800a3d5 	.word	0x0800a3d5
 800a728:	0800a3d5 	.word	0x0800a3d5
 800a72c:	0800a3d5 	.word	0x0800a3d5
 800a730:	0800a3d5 	.word	0x0800a3d5
 800a734:	0800a3d5 	.word	0x0800a3d5
 800a738:	0800a3d5 	.word	0x0800a3d5
 800a73c:	0800a3d5 	.word	0x0800a3d5
 800a740:	0800a3d5 	.word	0x0800a3d5
 800a744:	0800a3d5 	.word	0x0800a3d5
 800a748:	0800a3d5 	.word	0x0800a3d5
 800a74c:	0800a3d5 	.word	0x0800a3d5
 800a750:	0800a3d5 	.word	0x0800a3d5
 800a754:	0800a3d5 	.word	0x0800a3d5
 800a758:	0800a3d5 	.word	0x0800a3d5
 800a75c:	0800a3d5 	.word	0x0800a3d5
 800a760:	0800a765 	.word	0x0800a765
        pclk = (uint32_t) CSI_VALUE;
 800a764:	4857      	ldr	r0, [pc, #348]	; (800a8c4 <HAL_UART_Init+0x5a0>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a766:	4b58      	ldr	r3, [pc, #352]	; (800a8c8 <HAL_UART_Init+0x5a4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a768:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a76c:	6862      	ldr	r2, [r4, #4]
 800a76e:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 800a772:	0853      	lsrs	r3, r2, #1
 800a774:	fbb0 f0f5 	udiv	r0, r0, r5
 800a778:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800a77c:	fbb0 f0f2 	udiv	r0, r0, r2
 800a780:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a782:	f1a2 0310 	sub.w	r3, r2, #16
 800a786:	428b      	cmp	r3, r1
 800a788:	f63f ae24 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a78c:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a790:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800a794:	6825      	ldr	r5, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a796:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a79a:	b29b      	uxth	r3, r3
  huart->RxISR = NULL;
 800a79c:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	60eb      	str	r3, [r5, #12]
  huart->NbRxDataToProcess = 1;
 800a7a2:	66a0      	str	r0, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a7a4:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  return ret;
 800a7a8:	e6fb      	b.n	800a5a2 <HAL_UART_Init+0x27e>
    switch (clocksource)
 800a7aa:	2b40      	cmp	r3, #64	; 0x40
 800a7ac:	d0db      	beq.n	800a766 <HAL_UART_Init+0x442>
 800a7ae:	e611      	b.n	800a3d4 <HAL_UART_Init+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a7b0:	4b46      	ldr	r3, [pc, #280]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a7b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7b4:	f003 0307 	and.w	r3, r3, #7
 800a7b8:	2b05      	cmp	r3, #5
 800a7ba:	f63f ae0b 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a7be:	4a44      	ldr	r2, [pc, #272]	; (800a8d0 <HAL_UART_Init+0x5ac>)
 800a7c0:	5cd3      	ldrb	r3, [r2, r3]
 800a7c2:	e683      	b.n	800a4cc <HAL_UART_Init+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7c4:	4b41      	ldr	r3, [pc, #260]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a7c6:	681a      	ldr	r2, [r3, #0]
 800a7c8:	0692      	lsls	r2, r2, #26
 800a7ca:	d574      	bpl.n	800a8b6 <HAL_UART_Init+0x592>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4841      	ldr	r0, [pc, #260]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a7d0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a7d4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a7d6:	e6ca      	b.n	800a56e <HAL_UART_Init+0x24a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7d8:	a803      	add	r0, sp, #12
 800a7da:	f7fe fd3d 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a7de:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a7e0:	2800      	cmp	r0, #0
 800a7e2:	d152      	bne.n	800a88a <HAL_UART_Init+0x566>
  huart->NbRxDataToProcess = 1;
 800a7e4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a7e8:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a7ea:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a7ec:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  return ret;
 800a7f0:	e6d7      	b.n	800a5a2 <HAL_UART_Init+0x27e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7f2:	4668      	mov	r0, sp
 800a7f4:	f7fe fc84 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7f8:	9801      	ldr	r0, [sp, #4]
        break;
 800a7fa:	e7f1      	b.n	800a7e0 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7fc:	f7fd fdd8 	bl	80083b0 <HAL_RCC_GetPCLK2Freq>
        break;
 800a800:	e7ee      	b.n	800a7e0 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a802:	f7fd fd8d 	bl	8008320 <HAL_RCC_GetPCLK1Freq>
        break;
 800a806:	e7eb      	b.n	800a7e0 <HAL_UART_Init+0x4bc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a808:	4b30      	ldr	r3, [pc, #192]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	0690      	lsls	r0, r2, #26
 800a80e:	d554      	bpl.n	800a8ba <HAL_UART_Init+0x596>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4830      	ldr	r0, [pc, #192]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a814:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a818:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a81a:	e6d9      	b.n	800a5d0 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a81c:	a803      	add	r0, sp, #12
 800a81e:	f7fe fd1b 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a822:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a824:	2800      	cmp	r0, #0
 800a826:	d0dd      	beq.n	800a7e4 <HAL_UART_Init+0x4c0>
 800a828:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a82a:	e6d1      	b.n	800a5d0 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a82c:	4668      	mov	r0, sp
 800a82e:	f7fe fc67 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a832:	9801      	ldr	r0, [sp, #4]
        break;
 800a834:	e7f6      	b.n	800a824 <HAL_UART_Init+0x500>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a836:	f7fe fc51 	bl	80090dc <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800a83a:	e7f3      	b.n	800a824 <HAL_UART_Init+0x500>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a83c:	f7fd fdb8 	bl	80083b0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a840:	2800      	cmp	r0, #0
 800a842:	d0cf      	beq.n	800a7e4 <HAL_UART_Init+0x4c0>
 800a844:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a846:	e78e      	b.n	800a766 <HAL_UART_Init+0x442>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a848:	f7fd fd6a 	bl	8008320 <HAL_RCC_GetPCLK1Freq>
        break;
 800a84c:	e7f8      	b.n	800a840 <HAL_UART_Init+0x51c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a84e:	4b1f      	ldr	r3, [pc, #124]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	0691      	lsls	r1, r2, #26
 800a854:	d533      	bpl.n	800a8be <HAL_UART_Init+0x59a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	481e      	ldr	r0, [pc, #120]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a85a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a85e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a860:	e781      	b.n	800a766 <HAL_UART_Init+0x442>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a862:	a803      	add	r0, sp, #12
 800a864:	f7fe fcf8 	bl	8009258 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a868:	9804      	ldr	r0, [sp, #16]
        break;
 800a86a:	e7e9      	b.n	800a840 <HAL_UART_Init+0x51c>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a86c:	4668      	mov	r0, sp
 800a86e:	f7fe fc47 	bl	8009100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a872:	9801      	ldr	r0, [sp, #4]
        break;
 800a874:	e7e4      	b.n	800a840 <HAL_UART_Init+0x51c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a876:	4b15      	ldr	r3, [pc, #84]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a87a:	f003 0307 	and.w	r3, r3, #7
 800a87e:	2b05      	cmp	r3, #5
 800a880:	f63f ada8 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a884:	4a14      	ldr	r2, [pc, #80]	; (800a8d8 <HAL_UART_Init+0x5b4>)
 800a886:	5cd3      	ldrb	r3, [r2, r3]
 800a888:	e620      	b.n	800a4cc <HAL_UART_Init+0x1a8>
 800a88a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a88c:	e66f      	b.n	800a56e <HAL_UART_Init+0x24a>
 800a88e:	4b0f      	ldr	r3, [pc, #60]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a892:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a896:	2b28      	cmp	r3, #40	; 0x28
 800a898:	f63f ad9c 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a89c:	4a0f      	ldr	r2, [pc, #60]	; (800a8dc <HAL_UART_Init+0x5b8>)
 800a89e:	5cd3      	ldrb	r3, [r2, r3]
 800a8a0:	e614      	b.n	800a4cc <HAL_UART_Init+0x1a8>
 800a8a2:	4b0a      	ldr	r3, [pc, #40]	; (800a8cc <HAL_UART_Init+0x5a8>)
 800a8a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8a6:	f003 0307 	and.w	r3, r3, #7
 800a8aa:	2b05      	cmp	r3, #5
 800a8ac:	f63f ad92 	bhi.w	800a3d4 <HAL_UART_Init+0xb0>
 800a8b0:	4a0b      	ldr	r2, [pc, #44]	; (800a8e0 <HAL_UART_Init+0x5bc>)
 800a8b2:	5cd3      	ldrb	r3, [r2, r3]
 800a8b4:	e60a      	b.n	800a4cc <HAL_UART_Init+0x1a8>
          pclk = (uint32_t) HSI_VALUE;
 800a8b6:	4807      	ldr	r0, [pc, #28]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a8b8:	e659      	b.n	800a56e <HAL_UART_Init+0x24a>
          pclk = (uint32_t) HSI_VALUE;
 800a8ba:	4806      	ldr	r0, [pc, #24]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a8bc:	e688      	b.n	800a5d0 <HAL_UART_Init+0x2ac>
          pclk = (uint32_t) HSI_VALUE;
 800a8be:	4805      	ldr	r0, [pc, #20]	; (800a8d4 <HAL_UART_Init+0x5b0>)
 800a8c0:	e751      	b.n	800a766 <HAL_UART_Init+0x442>
 800a8c2:	bf00      	nop
 800a8c4:	003d0900 	.word	0x003d0900
 800a8c8:	08017bc0 	.word	0x08017bc0
 800a8cc:	58024400 	.word	0x58024400
 800a8d0:	08017bb0 	.word	0x08017bb0
 800a8d4:	03d09000 	.word	0x03d09000
 800a8d8:	08017bb0 	.word	0x08017bb0
 800a8dc:	08017b84 	.word	0x08017b84
 800a8e0:	08017bb0 	.word	0x08017bb0

0800a8e4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop

0800a8e8 <HAL_UARTEx_RxFifoFullCallback>:
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop

0800a8ec <HAL_UARTEx_TxFifoEmptyCallback>:
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop

0800a8f0 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8f0:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a8f4:	2a01      	cmp	r2, #1
 800a8f6:	d017      	beq.n	800a928 <HAL_UARTEx_DisableFifoMode+0x38>
 800a8f8:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800a8fa:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8fc:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8fe:	681a      	ldr	r2, [r3, #0]
{
 800a900:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800a902:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800a906:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a908:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800a90a:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 800a90c:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a90e:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800a912:	f025 0501 	bic.w	r5, r5, #1
 800a916:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a918:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a91a:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800a91c:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800a920:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
}
 800a924:	bc70      	pop	{r4, r5, r6}
 800a926:	4770      	bx	lr
  __HAL_LOCK(huart);
 800a928:	2002      	movs	r0, #2
}
 800a92a:	4770      	bx	lr

0800a92c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a92c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a930:	2a01      	cmp	r2, #1
 800a932:	d033      	beq.n	800a99c <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800a934:	4603      	mov	r3, r0
 800a936:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a938:	681a      	ldr	r2, [r3, #0]
{
 800a93a:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a93c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a940:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a942:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a944:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a946:	f020 0001 	bic.w	r0, r0, #1
 800a94a:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a94c:	6890      	ldr	r0, [r2, #8]
 800a94e:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800a952:	4301      	orrs	r1, r0
 800a954:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a956:	b1f5      	cbz	r5, 800a996 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a958:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a95a:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a95c:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a960:	480f      	ldr	r0, [pc, #60]	; (800a9a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a962:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a964:	4f0f      	ldr	r7, [pc, #60]	; (800a9a4 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a966:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a968:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a96a:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a96c:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a96e:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a970:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a972:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a976:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a97a:	2520      	movs	r5, #32
 800a97c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a980:	2100      	movs	r1, #0
 800a982:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a986:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800a988:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800a98a:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a98e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800a992:	bcf0      	pop	{r4, r5, r6, r7}
 800a994:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800a996:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800a998:	4608      	mov	r0, r1
 800a99a:	e7ee      	b.n	800a97a <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800a99c:	2002      	movs	r0, #2
}
 800a99e:	4770      	bx	lr
 800a9a0:	08017be0 	.word	0x08017be0
 800a9a4:	08017bd8 	.word	0x08017bd8

0800a9a8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800a9a8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a9ac:	2a01      	cmp	r2, #1
 800a9ae:	d033      	beq.n	800aa18 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9b4:	681a      	ldr	r2, [r3, #0]
{
 800a9b6:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a9b8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9bc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800a9be:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9c0:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a9c2:	f020 0001 	bic.w	r0, r0, #1
 800a9c6:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9c8:	6890      	ldr	r0, [r2, #8]
 800a9ca:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800a9ce:	4301      	orrs	r1, r0
 800a9d0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9d2:	b1f5      	cbz	r5, 800aa12 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9d4:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9d6:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9d8:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9dc:	480f      	ldr	r0, [pc, #60]	; (800aa1c <HAL_UARTEx_SetRxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9de:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9e0:	4f0f      	ldr	r7, [pc, #60]	; (800aa20 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9e2:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9e4:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9e6:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a9e8:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9ea:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9ec:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9ee:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9f2:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a9f6:	2520      	movs	r5, #32
 800a9f8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa02:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800aa04:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800aa06:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800aa0a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800aa0e:	bcf0      	pop	{r4, r5, r6, r7}
 800aa10:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800aa12:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800aa14:	4608      	mov	r0, r1
 800aa16:	e7ee      	b.n	800a9f6 <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800aa18:	2002      	movs	r0, #2
}
 800aa1a:	4770      	bx	lr
 800aa1c:	08017be0 	.word	0x08017be0
 800aa20:	08017bd8 	.word	0x08017bd8

0800aa24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa24:	b084      	sub	sp, #16
 800aa26:	b470      	push	{r4, r5, r6}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa28:	9e09      	ldr	r6, [sp, #36]	; 0x24
{
 800aa2a:	ad04      	add	r5, sp, #16
 800aa2c:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa2e:	2e01      	cmp	r6, #1
{
 800aa30:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa34:	d137      	bne.n	800aaa6 <USB_CoreInit+0x82>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa36:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa38:	4b31      	ldr	r3, [pc, #196]	; (800ab00 <USB_CoreInit+0xdc>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800aa3e:	9910      	ldr	r1, [sp, #64]	; 0x40
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa40:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800aa42:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa44:	68c2      	ldr	r2, [r0, #12]
 800aa46:	ea03 0302 	and.w	r3, r3, r2
 800aa4a:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aa4c:	68c3      	ldr	r3, [r0, #12]
 800aa4e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800aa52:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800aa54:	d04a      	beq.n	800aaec <USB_CoreInit+0xc8>
{
 800aa56:	4b2b      	ldr	r3, [pc, #172]	; (800ab04 <USB_CoreInit+0xe0>)
 800aa58:	e001      	b.n	800aa5e <USB_CoreInit+0x3a>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	d04b      	beq.n	800aaf6 <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa5e:	6922      	ldr	r2, [r4, #16]
 800aa60:	2a00      	cmp	r2, #0
 800aa62:	dafa      	bge.n	800aa5a <USB_CoreInit+0x36>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa64:	6922      	ldr	r2, [r4, #16]
 800aa66:	4b27      	ldr	r3, [pc, #156]	; (800ab04 <USB_CoreInit+0xe0>)
 800aa68:	f042 0201 	orr.w	r2, r2, #1
 800aa6c:	6122      	str	r2, [r4, #16]

  do
  {
    if (++count > 200000U)
 800aa6e:	e001      	b.n	800aa74 <USB_CoreInit+0x50>
 800aa70:	3b01      	subs	r3, #1
 800aa72:	d040      	beq.n	800aaf6 <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa74:	6920      	ldr	r0, [r4, #16]
 800aa76:	f010 0001 	ands.w	r0, r0, #1
 800aa7a:	d1f9      	bne.n	800aa70 <USB_CoreInit+0x4c>
  if (cfg.dma_enable == 1U)
 800aa7c:	9b07      	ldr	r3, [sp, #28]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d10e      	bne.n	800aaa0 <USB_CoreInit+0x7c>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800aa82:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800aa84:	4b20      	ldr	r3, [pc, #128]	; (800ab08 <USB_CoreInit+0xe4>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800aa86:	b292      	uxth	r2, r2
 800aa88:	65e2      	str	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800aa8a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	65e3      	str	r3, [r4, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aa90:	68a3      	ldr	r3, [r4, #8]
 800aa92:	f043 0306 	orr.w	r3, r3, #6
 800aa96:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aa98:	68a3      	ldr	r3, [r4, #8]
 800aa9a:	f043 0320 	orr.w	r3, r3, #32
 800aa9e:	60a3      	str	r3, [r4, #8]
}
 800aaa0:	bc70      	pop	{r4, r5, r6}
 800aaa2:	b004      	add	sp, #16
 800aaa4:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800aaa6:	68c2      	ldr	r2, [r0, #12]
 800aaa8:	4b16      	ldr	r3, [pc, #88]	; (800ab04 <USB_CoreInit+0xe0>)
 800aaaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaae:	60c2      	str	r2, [r0, #12]
    if (++count > 200000U)
 800aab0:	e001      	b.n	800aab6 <USB_CoreInit+0x92>
 800aab2:	3b01      	subs	r3, #1
 800aab4:	d021      	beq.n	800aafa <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aab6:	6922      	ldr	r2, [r4, #16]
 800aab8:	2a00      	cmp	r2, #0
 800aaba:	dafa      	bge.n	800aab2 <USB_CoreInit+0x8e>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aabc:	6922      	ldr	r2, [r4, #16]
 800aabe:	4b11      	ldr	r3, [pc, #68]	; (800ab04 <USB_CoreInit+0xe0>)
 800aac0:	f042 0201 	orr.w	r2, r2, #1
 800aac4:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800aac6:	e001      	b.n	800aacc <USB_CoreInit+0xa8>
 800aac8:	3b01      	subs	r3, #1
 800aaca:	d016      	beq.n	800aafa <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aacc:	6920      	ldr	r0, [r4, #16]
 800aace:	f010 0001 	ands.w	r0, r0, #1
 800aad2:	d1f9      	bne.n	800aac8 <USB_CoreInit+0xa4>
    if (cfg.battery_charging_enable == 0U)
 800aad4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aad6:	b923      	cbnz	r3, 800aae2 <USB_CoreInit+0xbe>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aad8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aada:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aade:	63a3      	str	r3, [r4, #56]	; 0x38
 800aae0:	e7cc      	b.n	800aa7c <USB_CoreInit+0x58>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aae2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aae8:	63a3      	str	r3, [r4, #56]	; 0x38
 800aaea:	e7c7      	b.n	800aa7c <USB_CoreInit+0x58>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aaec:	68c3      	ldr	r3, [r0, #12]
 800aaee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aaf2:	60c3      	str	r3, [r0, #12]
 800aaf4:	e7af      	b.n	800aa56 <USB_CoreInit+0x32>
      return HAL_TIMEOUT;
 800aaf6:	2003      	movs	r0, #3
 800aaf8:	e7c0      	b.n	800aa7c <USB_CoreInit+0x58>
 800aafa:	2003      	movs	r0, #3
 800aafc:	e7ea      	b.n	800aad4 <USB_CoreInit+0xb0>
 800aafe:	bf00      	nop
 800ab00:	ffbdffbf 	.word	0xffbdffbf
 800ab04:	00030d40 	.word	0x00030d40
 800ab08:	03ee0000 	.word	0x03ee0000

0800ab0c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800ab0c:	2a02      	cmp	r2, #2
{
 800ab0e:	4603      	mov	r3, r0
 800ab10:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800ab12:	d00c      	beq.n	800ab2e <USB_SetTurnaroundTime+0x22>
 800ab14:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ab18:	68d9      	ldr	r1, [r3, #12]
}
 800ab1a:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ab1c:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800ab20:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ab22:	68da      	ldr	r2, [r3, #12]
 800ab24:	4322      	orrs	r2, r4
}
 800ab26:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ab2a:	60da      	str	r2, [r3, #12]
}
 800ab2c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ab2e:	4a23      	ldr	r2, [pc, #140]	; (800abbc <USB_SetTurnaroundTime+0xb0>)
 800ab30:	4823      	ldr	r0, [pc, #140]	; (800abc0 <USB_SetTurnaroundTime+0xb4>)
 800ab32:	440a      	add	r2, r1
 800ab34:	4282      	cmp	r2, r0
 800ab36:	d92c      	bls.n	800ab92 <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ab38:	4a22      	ldr	r2, [pc, #136]	; (800abc4 <USB_SetTurnaroundTime+0xb8>)
 800ab3a:	4823      	ldr	r0, [pc, #140]	; (800abc8 <USB_SetTurnaroundTime+0xbc>)
 800ab3c:	440a      	add	r2, r1
 800ab3e:	4282      	cmp	r2, r0
 800ab40:	d92a      	bls.n	800ab98 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ab42:	4a22      	ldr	r2, [pc, #136]	; (800abcc <USB_SetTurnaroundTime+0xc0>)
 800ab44:	4822      	ldr	r0, [pc, #136]	; (800abd0 <USB_SetTurnaroundTime+0xc4>)
 800ab46:	440a      	add	r2, r1
 800ab48:	4282      	cmp	r2, r0
 800ab4a:	d928      	bls.n	800ab9e <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ab4c:	4a21      	ldr	r2, [pc, #132]	; (800abd4 <USB_SetTurnaroundTime+0xc8>)
 800ab4e:	4822      	ldr	r0, [pc, #136]	; (800abd8 <USB_SetTurnaroundTime+0xcc>)
 800ab50:	440a      	add	r2, r1
 800ab52:	4282      	cmp	r2, r0
 800ab54:	d326      	bcc.n	800aba4 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ab56:	4a21      	ldr	r2, [pc, #132]	; (800abdc <USB_SetTurnaroundTime+0xd0>)
 800ab58:	4821      	ldr	r0, [pc, #132]	; (800abe0 <USB_SetTurnaroundTime+0xd4>)
 800ab5a:	440a      	add	r2, r1
 800ab5c:	4282      	cmp	r2, r0
 800ab5e:	d924      	bls.n	800abaa <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ab60:	4a20      	ldr	r2, [pc, #128]	; (800abe4 <USB_SetTurnaroundTime+0xd8>)
 800ab62:	4821      	ldr	r0, [pc, #132]	; (800abe8 <USB_SetTurnaroundTime+0xdc>)
 800ab64:	440a      	add	r2, r1
 800ab66:	4282      	cmp	r2, r0
 800ab68:	d322      	bcc.n	800abb0 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ab6a:	4a20      	ldr	r2, [pc, #128]	; (800abec <USB_SetTurnaroundTime+0xe0>)
 800ab6c:	4820      	ldr	r0, [pc, #128]	; (800abf0 <USB_SetTurnaroundTime+0xe4>)
 800ab6e:	440a      	add	r2, r1
 800ab70:	4282      	cmp	r2, r0
 800ab72:	d3cf      	bcc.n	800ab14 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ab74:	4a1f      	ldr	r2, [pc, #124]	; (800abf4 <USB_SetTurnaroundTime+0xe8>)
 800ab76:	4820      	ldr	r0, [pc, #128]	; (800abf8 <USB_SetTurnaroundTime+0xec>)
 800ab78:	440a      	add	r2, r1
 800ab7a:	4282      	cmp	r2, r0
 800ab7c:	d31b      	bcc.n	800abb6 <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ab7e:	4a1f      	ldr	r2, [pc, #124]	; (800abfc <USB_SetTurnaroundTime+0xf0>)
 800ab80:	4c1f      	ldr	r4, [pc, #124]	; (800ac00 <USB_SetTurnaroundTime+0xf4>)
 800ab82:	440a      	add	r2, r1
 800ab84:	42a2      	cmp	r2, r4
 800ab86:	bf34      	ite	cc
 800ab88:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 800ab8c:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 800ab90:	e7c2      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800ab92:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800ab96:	e7bf      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800ab98:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800ab9c:	e7bc      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800ab9e:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800aba2:	e7b9      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800aba4:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800aba8:	e7b6      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800abaa:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800abae:	e7b3      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800abb0:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800abb4:	e7b0      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800abb6:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800abba:	e7ad      	b.n	800ab18 <USB_SetTurnaroundTime+0xc>
 800abbc:	ff275340 	.word	0xff275340
 800abc0:	000c34ff 	.word	0x000c34ff
 800abc4:	ff1b1e40 	.word	0xff1b1e40
 800abc8:	000f423f 	.word	0x000f423f
 800abcc:	ff0bdc00 	.word	0xff0bdc00
 800abd0:	00124f7f 	.word	0x00124f7f
 800abd4:	fef98c80 	.word	0xfef98c80
 800abd8:	0013d620 	.word	0x0013d620
 800abdc:	fee5b660 	.word	0xfee5b660
 800abe0:	0016e35f 	.word	0x0016e35f
 800abe4:	feced300 	.word	0xfeced300
 800abe8:	001b7740 	.word	0x001b7740
 800abec:	feb35bc0 	.word	0xfeb35bc0
 800abf0:	002191c0 	.word	0x002191c0
 800abf4:	fe91ca00 	.word	0xfe91ca00
 800abf8:	00387520 	.word	0x00387520
 800abfc:	fe5954e0 	.word	0xfe5954e0
 800ac00:	00419ce0 	.word	0x00419ce0

0800ac04 <USB_EnableGlobalInt>:
{
 800ac04:	4603      	mov	r3, r0
}
 800ac06:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ac08:	689a      	ldr	r2, [r3, #8]
 800ac0a:	f042 0201 	orr.w	r2, r2, #1
 800ac0e:	609a      	str	r2, [r3, #8]
}
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop

0800ac14 <USB_DisableGlobalInt>:
{
 800ac14:	4603      	mov	r3, r0
}
 800ac16:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ac18:	689a      	ldr	r2, [r3, #8]
 800ac1a:	f022 0201 	bic.w	r2, r2, #1
 800ac1e:	609a      	str	r2, [r3, #8]
}
 800ac20:	4770      	bx	lr
 800ac22:	bf00      	nop

0800ac24 <USB_SetCurrentMode>:
{
 800ac24:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac26:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ac28:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac2a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ac2e:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ac30:	d00b      	beq.n	800ac4a <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800ac32:	b941      	cbnz	r1, 800ac46 <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ac34:	68c3      	ldr	r3, [r0, #12]
 800ac36:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac3a:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800ac3c:	2032      	movs	r0, #50	; 0x32
 800ac3e:	f7f8 ff9f 	bl	8003b80 <HAL_Delay>
  return HAL_OK;
 800ac42:	2000      	movs	r0, #0
}
 800ac44:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800ac46:	2001      	movs	r0, #1
}
 800ac48:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ac4a:	68c3      	ldr	r3, [r0, #12]
 800ac4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ac50:	60c3      	str	r3, [r0, #12]
 800ac52:	e7f3      	b.n	800ac3c <USB_SetCurrentMode+0x18>

0800ac54 <USB_DevInit>:
{
 800ac54:	b084      	sub	sp, #16
 800ac56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac5a:	9d12      	ldr	r5, [sp, #72]	; 0x48
    USBx->DIEPTXF[i] = 0U;
 800ac5c:	2600      	movs	r6, #0
{
 800ac5e:	af08      	add	r7, sp, #32
 800ac60:	4604      	mov	r4, r0
    USBx->DIEPTXF[i] = 0U;
 800ac62:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 800ac66:	f8c0 6108 	str.w	r6, [r0, #264]	; 0x108
 800ac6a:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
 800ac6e:	f8c0 6110 	str.w	r6, [r0, #272]	; 0x110
 800ac72:	f8c0 6114 	str.w	r6, [r0, #276]	; 0x114
 800ac76:	f8c0 6118 	str.w	r6, [r0, #280]	; 0x118
 800ac7a:	f8c0 611c 	str.w	r6, [r0, #284]	; 0x11c
 800ac7e:	f8c0 6120 	str.w	r6, [r0, #288]	; 0x120
 800ac82:	f8c0 6124 	str.w	r6, [r0, #292]	; 0x124
 800ac86:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
 800ac8a:	f8c0 612c 	str.w	r6, [r0, #300]	; 0x12c
 800ac8e:	f8c0 6130 	str.w	r6, [r0, #304]	; 0x130
 800ac92:	f8c0 6134 	str.w	r6, [r0, #308]	; 0x134
 800ac96:	f8c0 6138 	str.w	r6, [r0, #312]	; 0x138
 800ac9a:	f8c0 613c 	str.w	r6, [r0, #316]	; 0x13c
{
 800ac9e:	e887 000e 	stmia.w	r7, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 800aca2:	2d00      	cmp	r5, #0
 800aca4:	f040 809a 	bne.w	800addc <USB_DevInit+0x188>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aca8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800acac:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800acb0:	f043 0302 	orr.w	r3, r3, #2
 800acb4:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800acb6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800acb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800acbc:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800acbe:	6803      	ldr	r3, [r0, #0]
 800acc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acc4:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800acc6:	6803      	ldr	r3, [r0, #0]
 800acc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800accc:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800acce:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 800acd2:	f8c4 2e00 	str.w	r2, [r4, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acd6:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800acd8:	6832      	ldr	r2, [r6, #0]
 800acda:	6032      	str	r2, [r6, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acdc:	f000 8085 	beq.w	800adea <USB_DevInit+0x196>
  USBx_DEVICE->DCFG |= speed;
 800ace0:	6833      	ldr	r3, [r6, #0]
 800ace2:	f043 0303 	orr.w	r3, r3, #3
 800ace6:	6033      	str	r3, [r6, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ace8:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800acec:	4b46      	ldr	r3, [pc, #280]	; (800ae08 <USB_DevInit+0x1b4>)
 800acee:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800acf0:	e002      	b.n	800acf8 <USB_DevInit+0xa4>
 800acf2:	3b01      	subs	r3, #1
 800acf4:	f000 8083 	beq.w	800adfe <USB_DevInit+0x1aa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800acf8:	6920      	ldr	r0, [r4, #16]
 800acfa:	f010 0020 	ands.w	r0, r0, #32
 800acfe:	d1f8      	bne.n	800acf2 <USB_DevInit+0x9e>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ad00:	2210      	movs	r2, #16
 800ad02:	4b41      	ldr	r3, [pc, #260]	; (800ae08 <USB_DevInit+0x1b4>)
 800ad04:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800ad06:	e001      	b.n	800ad0c <USB_DevInit+0xb8>
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	d07a      	beq.n	800ae02 <USB_DevInit+0x1ae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ad0c:	6922      	ldr	r2, [r4, #16]
 800ad0e:	06d2      	lsls	r2, r2, #27
 800ad10:	d4fa      	bmi.n	800ad08 <USB_DevInit+0xb4>
  USBx_DEVICE->DIEPMSK = 0U;
 800ad12:	2200      	movs	r2, #0
 800ad14:	6132      	str	r2, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ad16:	6172      	str	r2, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ad18:	61f2      	str	r2, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad1a:	b1e9      	cbz	r1, 800ad58 <USB_DevInit+0x104>
 800ad1c:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad20:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad24:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad28:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad2a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800ad2e:	e009      	b.n	800ad44 <USB_DevInit+0xf0>
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad30:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad34:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ad36:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad3a:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad3e:	3320      	adds	r3, #32
 800ad40:	428a      	cmp	r2, r1
 800ad42:	d02c      	beq.n	800ad9e <USB_DevInit+0x14a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ad44:	681f      	ldr	r7, [r3, #0]
 800ad46:	2f00      	cmp	r7, #0
 800ad48:	daf2      	bge.n	800ad30 <USB_DevInit+0xdc>
      if (i == 0U)
 800ad4a:	b112      	cbz	r2, 800ad52 <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad4c:	f8c3 8000 	str.w	r8, [r3]
 800ad50:	e7f0      	b.n	800ad34 <USB_DevInit+0xe0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad52:	f8c3 9000 	str.w	r9, [r3]
 800ad56:	e7ed      	b.n	800ad34 <USB_DevInit+0xe0>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ad58:	6933      	ldr	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800ad5a:	2700      	movs	r7, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ad5c:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800ad60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ad62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad66:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800ad68:	61a7      	str	r7, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ad6a:	6161      	str	r1, [r4, #20]
  if (cfg.dma_enable == 0U)
 800ad6c:	b91a      	cbnz	r2, 800ad76 <USB_DevInit+0x122>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ad6e:	69a3      	ldr	r3, [r4, #24]
 800ad70:	f043 0310 	orr.w	r3, r3, #16
 800ad74:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ad76:	69a1      	ldr	r1, [r4, #24]
 800ad78:	4b24      	ldr	r3, [pc, #144]	; (800ae0c <USB_DevInit+0x1b8>)
  if (cfg.Sof_enable != 0U)
 800ad7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ad7c:	430b      	orrs	r3, r1
 800ad7e:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800ad80:	b11a      	cbz	r2, 800ad8a <USB_DevInit+0x136>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ad82:	69a3      	ldr	r3, [r4, #24]
 800ad84:	f043 0308 	orr.w	r3, r3, #8
 800ad88:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800ad8a:	2d01      	cmp	r5, #1
 800ad8c:	d103      	bne.n	800ad96 <USB_DevInit+0x142>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ad8e:	69a2      	ldr	r2, [r4, #24]
 800ad90:	4b1f      	ldr	r3, [pc, #124]	; (800ae10 <USB_DevInit+0x1bc>)
 800ad92:	4313      	orrs	r3, r2
 800ad94:	61a3      	str	r3, [r4, #24]
}
 800ad96:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad9a:	b004      	add	sp, #16
 800ad9c:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ada4:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ada8:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800adac:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800adae:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800adb2:	e009      	b.n	800adc8 <USB_DevInit+0x174>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800adb4:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adb8:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800adba:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800adbe:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adc2:	3320      	adds	r3, #32
 800adc4:	428a      	cmp	r2, r1
 800adc6:	d0c7      	beq.n	800ad58 <USB_DevInit+0x104>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800adc8:	681f      	ldr	r7, [r3, #0]
 800adca:	2f00      	cmp	r7, #0
 800adcc:	daf2      	bge.n	800adb4 <USB_DevInit+0x160>
      if (i == 0U)
 800adce:	b112      	cbz	r2, 800add6 <USB_DevInit+0x182>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800add0:	f8c3 8000 	str.w	r8, [r3]
 800add4:	e7f0      	b.n	800adb8 <USB_DevInit+0x164>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800add6:	f8c3 9000 	str.w	r9, [r3]
 800adda:	e7ed      	b.n	800adb8 <USB_DevInit+0x164>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800addc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800adde:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800ade2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ade6:	6383      	str	r3, [r0, #56]	; 0x38
 800ade8:	e771      	b.n	800acce <USB_DevInit+0x7a>
    if (cfg.speed == USBD_HS_SPEED)
 800adea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adec:	b913      	cbnz	r3, 800adf4 <USB_DevInit+0x1a0>
  USBx_DEVICE->DCFG |= speed;
 800adee:	6833      	ldr	r3, [r6, #0]
 800adf0:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800adf2:	e779      	b.n	800ace8 <USB_DevInit+0x94>
  USBx_DEVICE->DCFG |= speed;
 800adf4:	6833      	ldr	r3, [r6, #0]
 800adf6:	f043 0301 	orr.w	r3, r3, #1
 800adfa:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800adfc:	e774      	b.n	800ace8 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 800adfe:	2001      	movs	r0, #1
 800ae00:	e77e      	b.n	800ad00 <USB_DevInit+0xac>
    ret = HAL_ERROR;
 800ae02:	2001      	movs	r0, #1
 800ae04:	e785      	b.n	800ad12 <USB_DevInit+0xbe>
 800ae06:	bf00      	nop
 800ae08:	00030d40 	.word	0x00030d40
 800ae0c:	803c3800 	.word	0x803c3800
 800ae10:	40000004 	.word	0x40000004

0800ae14 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ae14:	0189      	lsls	r1, r1, #6
 800ae16:	4a07      	ldr	r2, [pc, #28]	; (800ae34 <USB_FlushTxFifo+0x20>)
 800ae18:	f041 0120 	orr.w	r1, r1, #32
 800ae1c:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800ae1e:	e001      	b.n	800ae24 <USB_FlushTxFifo+0x10>
 800ae20:	3a01      	subs	r2, #1
 800ae22:	d005      	beq.n	800ae30 <USB_FlushTxFifo+0x1c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ae24:	6903      	ldr	r3, [r0, #16]
 800ae26:	f013 0320 	ands.w	r3, r3, #32
 800ae2a:	d1f9      	bne.n	800ae20 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	4770      	bx	lr
      return HAL_TIMEOUT;
 800ae30:	2003      	movs	r0, #3
}
 800ae32:	4770      	bx	lr
 800ae34:	00030d40 	.word	0x00030d40

0800ae38 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ae38:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ae3c:	f013 0006 	ands.w	r0, r3, #6
 800ae40:	d004      	beq.n	800ae4c <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ae42:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800ae46:	bf14      	ite	ne
 800ae48:	2002      	movne	r0, #2
 800ae4a:	200f      	moveq	r0, #15
}
 800ae4c:	4770      	bx	lr
 800ae4e:	bf00      	nop

0800ae50 <USB_ActivateEndpoint>:
{
 800ae50:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 800ae52:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ae54:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d01f      	beq.n	800ae9a <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ae5a:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800ae5e:	f002 050f 	and.w	r5, r2, #15
 800ae62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ae66:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ae6a:	69e2      	ldr	r2, [r4, #28]
 800ae6c:	40ab      	lsls	r3, r5
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ae72:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae76:	041b      	lsls	r3, r3, #16
 800ae78:	d40c      	bmi.n	800ae94 <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ae7a:	688b      	ldr	r3, [r1, #8]
 800ae7c:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800ae80:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ae84:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ae86:	4a15      	ldr	r2, [pc, #84]	; (800aedc <USB_ActivateEndpoint+0x8c>)
 800ae88:	4323      	orrs	r3, r4
 800ae8a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800ae8e:	431a      	orrs	r2, r3
 800ae90:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800ae94:	2000      	movs	r0, #0
 800ae96:	bc70      	pop	{r4, r5, r6}
 800ae98:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ae9a:	f002 040f 	and.w	r4, r2, #15
 800ae9e:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 800aea2:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aea6:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800aeaa:	40a3      	lsls	r3, r4
 800aeac:	4333      	orrs	r3, r6
 800aeae:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aeb0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800aeb4:	041c      	lsls	r4, r3, #16
 800aeb6:	d4ed      	bmi.n	800ae94 <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aeb8:	688b      	ldr	r3, [r1, #8]
 800aeba:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800aebe:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aec2:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aec4:	4905      	ldr	r1, [pc, #20]	; (800aedc <USB_ActivateEndpoint+0x8c>)
 800aec6:	432b      	orrs	r3, r5
 800aec8:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800aecc:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800aed0:	4311      	orrs	r1, r2
}
 800aed2:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aed4:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800aed8:	2000      	movs	r0, #0
 800aeda:	4770      	bx	lr
 800aedc:	10008000 	.word	0x10008000

0800aee0 <USB_DeactivateEndpoint>:
{
 800aee0:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800aee2:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800aee4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800aee6:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aee8:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800aeec:	d02b      	beq.n	800af46 <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aeee:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800aef2:	2a00      	cmp	r2, #0
 800aef4:	db1a      	blt.n	800af2c <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aef6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800aefa:	f003 030f 	and.w	r3, r3, #15
 800aefe:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800af02:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800af06:	4925      	ldr	r1, [pc, #148]	; (800af9c <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800af08:	ea24 0403 	bic.w	r4, r4, r3
 800af0c:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800af10:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800af14:	ea22 0303 	bic.w	r3, r2, r3
 800af18:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800af1c:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800af1e:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800af22:	4019      	ands	r1, r3
 800af24:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 800af28:	bc30      	pop	{r4, r5}
 800af2a:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800af2c:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800af30:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800af34:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800af38:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800af3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800af40:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 800af44:	e7d7      	b.n	800aef6 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800af46:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af4a:	2a00      	cmp	r2, #0
 800af4c:	da0b      	bge.n	800af66 <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800af4e:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af52:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800af56:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800af5a:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af5e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800af62:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af66:	2201      	movs	r2, #1
 800af68:	f003 030f 	and.w	r3, r3, #15
 800af6c:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800af70:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800af74:	490a      	ldr	r1, [pc, #40]	; (800afa0 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af76:	ea24 0403 	bic.w	r4, r4, r3
 800af7a:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af7e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800af82:	ea22 0303 	bic.w	r3, r2, r3
 800af86:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800af8a:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800af8c:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800af90:	4019      	ands	r1, r3
 800af92:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 800af96:	bc30      	pop	{r4, r5}
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	eff37800 	.word	0xeff37800
 800afa0:	ec337800 	.word	0xec337800

0800afa4 <USB_EPStartXfer>:
{
 800afa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800afa8:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800afaa:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800afac:	2d01      	cmp	r5, #1
 800afae:	d054      	beq.n	800b05a <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afb0:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800afb4:	4f82      	ldr	r7, [pc, #520]	; (800b1c0 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 800afb6:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afb8:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 800afbc:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afc0:	4e80      	ldr	r6, [pc, #512]	; (800b1c4 <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afc2:	ea0c 0707 	and.w	r7, ip, r7
 800afc6:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afc8:	691f      	ldr	r7, [r3, #16]
 800afca:	403e      	ands	r6, r7
 800afcc:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 800afce:	b395      	cbz	r5, 800b036 <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afd0:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 800afd2:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afd4:	4f7c      	ldr	r7, [pc, #496]	; (800b1c8 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afd6:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afd8:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afdc:	f105 35ff 	add.w	r5, r5, #4294967295
 800afe0:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afe4:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afe8:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afec:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aff0:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800aff4:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aff8:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800affa:	691d      	ldr	r5, [r3, #16]
 800affc:	ea46 0605 	orr.w	r6, r6, r5
 800b000:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 800b002:	d025      	beq.n	800b050 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 800b004:	78cb      	ldrb	r3, [r1, #3]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d10c      	bne.n	800b024 <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b00a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800b00e:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b012:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800b016:	bf0c      	ite	eq
 800b018:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b01c:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800b020:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b024:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800b028:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b02c:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800b030:	2000      	movs	r0, #0
 800b032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b036:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800b038:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b03a:	691e      	ldr	r6, [r3, #16]
 800b03c:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800b040:	ea45 0506 	orr.w	r5, r5, r6
 800b044:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b046:	691d      	ldr	r5, [r3, #16]
 800b048:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b04c:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b04e:	d1d9      	bne.n	800b004 <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 800b050:	68ca      	ldr	r2, [r1, #12]
 800b052:	2a00      	cmp	r2, #0
 800b054:	d0d6      	beq.n	800b004 <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b056:	615a      	str	r2, [r3, #20]
 800b058:	e7d4      	b.n	800b004 <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 800b05a:	694e      	ldr	r6, [r1, #20]
 800b05c:	2e00      	cmp	r6, #0
 800b05e:	d040      	beq.n	800b0e2 <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b060:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b064:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b068:	f8df a154 	ldr.w	sl, [pc, #340]	; 800b1c0 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b06c:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b070:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b074:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b078:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 800b07c:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b080:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b084:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800b1c4 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b088:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b08c:	f8d3 a010 	ldr.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b090:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b094:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b098:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800b1c8 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b09c:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b0a0:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 800b0a4:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800b0a8:	ea4c 0c08 	orr.w	ip, ip, r8
 800b0ac:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b0b0:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800b0b4:	ea47 070c 	orr.w	r7, r7, ip
 800b0b8:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 800b0ba:	78cf      	ldrb	r7, [r1, #3]
 800b0bc:	2f01      	cmp	r7, #1
 800b0be:	d04e      	beq.n	800b15e <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 800b0c0:	2a01      	cmp	r2, #1
 800b0c2:	d068      	beq.n	800b196 <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0c4:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0c8:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0d0:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0d2:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0d6:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800b0da:	4325      	orrs	r5, r4
 800b0dc:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 800b0e0:	e7a6      	b.n	800b030 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0e2:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800b0e6:	4f37      	ldr	r7, [pc, #220]	; (800b1c4 <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b0e8:	4d35      	ldr	r5, [pc, #212]	; (800b1c0 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 800b0ea:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0ec:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 800b0f0:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 800b0f4:	ea0e 0707 	and.w	r7, lr, r7
 800b0f8:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b0fa:	691f      	ldr	r7, [r3, #16]
 800b0fc:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800b100:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b102:	691f      	ldr	r7, [r3, #16]
 800b104:	ea05 0507 	and.w	r5, r5, r7
 800b108:	611d      	str	r5, [r3, #16]
 800b10a:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 800b10c:	d038      	beq.n	800b180 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b10e:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b112:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b114:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b118:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b11c:	d188      	bne.n	800b030 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b11e:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800b122:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b126:	681d      	ldr	r5, [r3, #0]
 800b128:	bf0c      	ite	eq
 800b12a:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b12e:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800b132:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 800b134:	2a00      	cmp	r2, #0
 800b136:	f47f af7b 	bne.w	800b030 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b13a:	b2b6      	uxth	r6, r6
 800b13c:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 800b13e:	08b6      	lsrs	r6, r6, #2
 800b140:	f43f af76 	beq.w	800b030 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b144:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b146:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800b14a:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 800b14e:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800b152:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800b156:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b158:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b15a:	d1fa      	bne.n	800b152 <USB_EPStartXfer+0x1ae>
 800b15c:	e768      	b.n	800b030 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b15e:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 800b160:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b162:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800b166:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b168:	691d      	ldr	r5, [r3, #16]
 800b16a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b16e:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b170:	d016      	beq.n	800b1a0 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b172:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 800b176:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b17a:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b17e:	e7ce      	b.n	800b11e <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 800b180:	690a      	ldr	r2, [r1, #16]
 800b182:	b95a      	cbnz	r2, 800b19c <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 800b184:	2f01      	cmp	r7, #1
 800b186:	d00e      	beq.n	800b1a6 <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b188:	681a      	ldr	r2, [r3, #0]
}
 800b18a:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b18c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b190:	601a      	str	r2, [r3, #0]
}
 800b192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b196:	690a      	ldr	r2, [r1, #16]
 800b198:	2a00      	cmp	r2, #0
 800b19a:	d0f5      	beq.n	800b188 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b19c:	615a      	str	r2, [r3, #20]
 800b19e:	e7f1      	b.n	800b184 <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 800b1a0:	690a      	ldr	r2, [r1, #16]
 800b1a2:	2a00      	cmp	r2, #0
 800b1a4:	d1fa      	bne.n	800b19c <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b1a6:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800b1aa:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	bf0c      	ite	eq
 800b1b2:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b1b6:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800b1ba:	601a      	str	r2, [r3, #0]
 800b1bc:	e7e4      	b.n	800b188 <USB_EPStartXfer+0x1e4>
 800b1be:	bf00      	nop
 800b1c0:	fff80000 	.word	0xfff80000
 800b1c4:	e007ffff 	.word	0xe007ffff
 800b1c8:	1ff80000 	.word	0x1ff80000

0800b1cc <USB_EP0StartXfer>:
{
 800b1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800b1d0:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b1d2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b1d4:	2c01      	cmp	r4, #1
 800b1d6:	d02a      	beq.n	800b22e <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1d8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b1dc:	4d4d      	ldr	r5, [pc, #308]	; (800b314 <USB_EP0StartXfer+0x148>)
    if (ep->xfer_len > 0U)
 800b1de:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1e0:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 800b1e4:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b1e8:	4c4b      	ldr	r4, [pc, #300]	; (800b318 <USB_EP0StartXfer+0x14c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1ea:	403d      	ands	r5, r7
 800b1ec:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b1ee:	691d      	ldr	r5, [r3, #16]
 800b1f0:	402c      	ands	r4, r5
 800b1f2:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 800b1f4:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 800b1f6:	b106      	cbz	r6, 800b1fa <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800b1f8:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1fa:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b1fc:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800b200:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b202:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b206:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b208:	691d      	ldr	r5, [r3, #16]
 800b20a:	ea44 0405 	orr.w	r4, r4, r5
 800b20e:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800b210:	d008      	beq.n	800b224 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b212:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b216:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b21a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b21e:	2000      	movs	r0, #0
 800b220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800b224:	68ca      	ldr	r2, [r1, #12]
 800b226:	2a00      	cmp	r2, #0
 800b228:	d0f3      	beq.n	800b212 <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b22a:	615a      	str	r2, [r3, #20]
 800b22c:	e7f1      	b.n	800b212 <USB_EP0StartXfer+0x46>
    if (ep->xfer_len == 0U)
 800b22e:	694d      	ldr	r5, [r1, #20]
 800b230:	b3ad      	cbz	r5, 800b29e <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b232:	eb00 1e43 	add.w	lr, r0, r3, lsl #5
 800b236:	4f37      	ldr	r7, [pc, #220]	; (800b314 <USB_EP0StartXfer+0x148>)
      if (ep->xfer_len > ep->maxpacket)
 800b238:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b23c:	f8de 8910 	ldr.w	r8, [lr, #2320]	; 0x910
 800b240:	f50e 6410 	add.w	r4, lr, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b244:	4e34      	ldr	r6, [pc, #208]	; (800b318 <USB_EP0StartXfer+0x14c>)
      if (ep->xfer_len > ep->maxpacket)
 800b246:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b248:	ea08 0707 	and.w	r7, r8, r7
 800b24c:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b24e:	6927      	ldr	r7, [r4, #16]
 800b250:	ea06 0607 	and.w	r6, r6, r7
 800b254:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b256:	6926      	ldr	r6, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800b258:	d94a      	bls.n	800b2f0 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b25a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800b25e:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b262:	f3cc 0512 	ubfx	r5, ip, #0, #19
    if (dma == 1U)
 800b266:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b268:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b26a:	6926      	ldr	r6, [r4, #16]
 800b26c:	ea45 0506 	orr.w	r5, r5, r6
 800b270:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b272:	d033      	beq.n	800b2dc <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b274:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b278:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b27c:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b280:	f1bc 0f00 	cmp.w	ip, #0
 800b284:	d0cb      	beq.n	800b21e <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b286:	f003 010f 	and.w	r1, r3, #15
 800b28a:	2301      	movs	r3, #1
 800b28c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800b290:	408b      	lsls	r3, r1
 800b292:	4313      	orrs	r3, r2
 800b294:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800b298:	2000      	movs	r0, #0
 800b29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b29e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b2a2:	4e1d      	ldr	r6, [pc, #116]	; (800b318 <USB_EP0StartXfer+0x14c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2a4:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
    if (dma == 1U)
 800b2a8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2aa:	f8d0 3910 	ldr.w	r3, [r0, #2320]	; 0x910
 800b2ae:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 800b2b2:	ea06 0603 	and.w	r6, r6, r3
 800b2b6:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2b8:	6926      	ldr	r6, [r4, #16]
 800b2ba:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800b2be:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2c0:	6923      	ldr	r3, [r4, #16]
 800b2c2:	ea05 0503 	and.w	r5, r5, r3
 800b2c6:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b2c8:	d008      	beq.n	800b2dc <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2ca:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b2ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2d2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b2dc:	690b      	ldr	r3, [r1, #16]
 800b2de:	b103      	cbz	r3, 800b2e2 <USB_EP0StartXfer+0x116>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b2e0:	6163      	str	r3, [r4, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2e2:	6823      	ldr	r3, [r4, #0]
}
 800b2e4:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2ea:	6023      	str	r3, [r4, #0]
}
 800b2ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2f0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2f4:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800b2f8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2fa:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2fc:	6926      	ldr	r6, [r4, #16]
 800b2fe:	ea45 0506 	orr.w	r5, r5, r6
 800b302:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b304:	d0ea      	beq.n	800b2dc <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b306:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b30a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b30e:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b312:	e7b8      	b.n	800b286 <USB_EP0StartXfer+0xba>
 800b314:	fff80000 	.word	0xfff80000
 800b318:	e007ffff 	.word	0xe007ffff

0800b31c <USB_WritePacket>:
{
 800b31c:	b410      	push	{r4}
 800b31e:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800b322:	b964      	cbnz	r4, 800b33e <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b324:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800b326:	089b      	lsrs	r3, r3, #2
 800b328:	d009      	beq.n	800b33e <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b32a:	3201      	adds	r2, #1
 800b32c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b330:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800b334:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800b338:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b33a:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b33c:	d1fa      	bne.n	800b334 <USB_WritePacket+0x18>
}
 800b33e:	2000      	movs	r0, #0
 800b340:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop

0800b348 <USB_ReadPacket>:
{
 800b348:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 800b34a:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800b34c:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 800b350:	d00b      	beq.n	800b36a <USB_ReadPacket+0x22>
 800b352:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800b356:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800b358:	2300      	movs	r3, #0
 800b35a:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b35c:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 800b35e:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b360:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800b364:	d1f9      	bne.n	800b35a <USB_ReadPacket+0x12>
 800b366:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 800b36a:	b177      	cbz	r7, 800b38a <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b36c:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800b370:	3f01      	subs	r7, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b372:	6803      	ldr	r3, [r0, #0]
      remaining_bytes--;
 800b374:	b2bf      	uxth	r7, r7
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b376:	700b      	strb	r3, [r1, #0]
    } while (remaining_bytes != 0U);
 800b378:	b12f      	cbz	r7, 800b386 <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b37a:	0a1a      	lsrs	r2, r3, #8
    } while (remaining_bytes != 0U);
 800b37c:	2f01      	cmp	r7, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b37e:	704a      	strb	r2, [r1, #1]
    } while (remaining_bytes != 0U);
 800b380:	d001      	beq.n	800b386 <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b382:	0c1b      	lsrs	r3, r3, #16
 800b384:	708b      	strb	r3, [r1, #2]
    } while (remaining_bytes != 0U);
 800b386:	3701      	adds	r7, #1
 800b388:	4439      	add	r1, r7
}
 800b38a:	4608      	mov	r0, r1
 800b38c:	bcf0      	pop	{r4, r5, r6, r7}
 800b38e:	4770      	bx	lr

0800b390 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800b390:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b392:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b394:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b396:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b39a:	d00c      	beq.n	800b3b6 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b39c:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800b3a0:	b10b      	cbz	r3, 800b3a6 <USB_EPSetStall+0x16>
 800b3a2:	2a00      	cmp	r2, #0
 800b3a4:	da14      	bge.n	800b3d0 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b3a6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b3aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3ae:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b3b6:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800b3ba:	2a00      	cmp	r2, #0
 800b3bc:	db00      	blt.n	800b3c0 <USB_EPSetStall+0x30>
 800b3be:	b973      	cbnz	r3, 800b3de <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b3c0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3c8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b3d0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b3d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3d8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800b3dc:	e7e3      	b.n	800b3a6 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b3de:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3e6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b3ea:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3f2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800b3f6:	e7e9      	b.n	800b3cc <USB_EPSetStall+0x3c>

0800b3f8 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800b3f8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b3fa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b3fc:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b3fe:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b402:	d013      	beq.n	800b42c <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b404:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b408:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b40c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b410:	78cb      	ldrb	r3, [r1, #3]
 800b412:	3b02      	subs	r3, #2
 800b414:	2b01      	cmp	r3, #1
 800b416:	d901      	bls.n	800b41c <USB_EPClearStall+0x24>
}
 800b418:	2000      	movs	r0, #0
 800b41a:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b41c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b424:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b428:	2000      	movs	r0, #0
 800b42a:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b42c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b430:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b434:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b438:	78cb      	ldrb	r3, [r1, #3]
 800b43a:	3b02      	subs	r3, #2
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d8eb      	bhi.n	800b418 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b440:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b448:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b44c:	2000      	movs	r0, #0
 800b44e:	4770      	bx	lr

0800b450 <USB_SetDevAddress>:
{
 800b450:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b452:	0109      	lsls	r1, r1, #4
}
 800b454:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b456:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b45a:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b45e:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800b462:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b466:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800b46a:	4311      	orrs	r1, r2
 800b46c:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop

0800b474 <USB_DevConnect>:
{
 800b474:	4603      	mov	r3, r0
}
 800b476:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b478:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b47c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b480:	f022 0203 	bic.w	r2, r2, #3
 800b484:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b488:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b48c:	f023 0302 	bic.w	r3, r3, #2
 800b490:	604b      	str	r3, [r1, #4]
}
 800b492:	4770      	bx	lr

0800b494 <USB_DevDisconnect>:
{
 800b494:	4603      	mov	r3, r0
}
 800b496:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b498:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b49c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b4a0:	f022 0203 	bic.w	r2, r2, #3
 800b4a4:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b4a8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b4ac:	f043 0302 	orr.w	r3, r3, #2
 800b4b0:	604b      	str	r3, [r1, #4]
}
 800b4b2:	4770      	bx	lr

0800b4b4 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800b4b4:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800b4b6:	6980      	ldr	r0, [r0, #24]
}
 800b4b8:	4010      	ands	r0, r2
 800b4ba:	4770      	bx	lr

0800b4bc <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b4bc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b4c0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b4c4:	69c0      	ldr	r0, [r0, #28]
 800b4c6:	4018      	ands	r0, r3
}
 800b4c8:	0c00      	lsrs	r0, r0, #16
 800b4ca:	4770      	bx	lr

0800b4cc <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b4cc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b4d0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b4d4:	69c0      	ldr	r0, [r0, #28]
 800b4d6:	4018      	ands	r0, r3
}
 800b4d8:	b280      	uxth	r0, r0
 800b4da:	4770      	bx	lr

0800b4dc <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b4dc:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b4e0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b4e4:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b4e8:	6940      	ldr	r0, [r0, #20]
}
 800b4ea:	4010      	ands	r0, r2
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop

0800b4f0 <USB_ReadDevInEPInterrupt>:
{
 800b4f0:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 800b4f2:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b4f6:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b4fa:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b4fe:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b502:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b504:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b508:	01db      	lsls	r3, r3, #7
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	4323      	orrs	r3, r4
}
 800b50e:	bc30      	pop	{r4, r5}
 800b510:	4018      	ands	r0, r3
 800b512:	4770      	bx	lr

0800b514 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800b514:	6940      	ldr	r0, [r0, #20]
}
 800b516:	f000 0001 	and.w	r0, r0, #1
 800b51a:	4770      	bx	lr

0800b51c <USB_ActivateSetup>:
{
 800b51c:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b51e:	4a09      	ldr	r2, [pc, #36]	; (800b544 <USB_ActivateSetup+0x28>)
}
 800b520:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b522:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800b526:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b528:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800b52c:	4022      	ands	r2, r4
}
 800b52e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b532:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b536:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b53a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b53e:	604b      	str	r3, [r1, #4]
}
 800b540:	4770      	bx	lr
 800b542:	bf00      	nop
 800b544:	fffff800 	.word	0xfffff800

0800b548 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b548:	4b14      	ldr	r3, [pc, #80]	; (800b59c <USB_EP0_OutStart+0x54>)
{
 800b54a:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b54c:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b54e:	429c      	cmp	r4, r3
 800b550:	d81a      	bhi.n	800b588 <USB_EP0_OutStart+0x40>
 800b552:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b556:	2300      	movs	r3, #0
  if (dma == 1U)
 800b558:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b55a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b55c:	6903      	ldr	r3, [r0, #16]
 800b55e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b562:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b564:	6903      	ldr	r3, [r0, #16]
 800b566:	f043 0318 	orr.w	r3, r3, #24
 800b56a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b56c:	6903      	ldr	r3, [r0, #16]
 800b56e:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b572:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800b574:	d104      	bne.n	800b580 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b576:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b578:	6803      	ldr	r3, [r0, #0]
 800b57a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b57e:	6003      	str	r3, [r0, #0]
}
 800b580:	2000      	movs	r0, #0
 800b582:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b586:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b588:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b58c:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800b590:	2b00      	cmp	r3, #0
 800b592:	dae0      	bge.n	800b556 <USB_EP0_OutStart+0xe>
}
 800b594:	2000      	movs	r0, #0
 800b596:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b59a:	4770      	bx	lr
 800b59c:	4f54300a 	.word	0x4f54300a

0800b5a0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b5a0:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5a2:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b5a6:	b194      	cbz	r4, 800b5ce <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b5a8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800b5ac:	b16b      	cbz	r3, 800b5ca <USBD_CDC_EP0_RxReady+0x2a>
 800b5ae:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800b5b2:	28ff      	cmp	r0, #255	; 0xff
 800b5b4:	d009      	beq.n	800b5ca <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800b5be:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800b5c0:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800b5c2:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800b5c4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800b5c8:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800b5ca:	2000      	movs	r0, #0
}
 800b5cc:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b5ce:	2003      	movs	r0, #3
}
 800b5d0:	bd10      	pop	{r4, pc}
 800b5d2:	bf00      	nop

0800b5d4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b5d4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b5d6:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800b5d8:	4801      	ldr	r0, [pc, #4]	; (800b5e0 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b5da:	801a      	strh	r2, [r3, #0]
}
 800b5dc:	4770      	bx	lr
 800b5de:	bf00      	nop
 800b5e0:	240002c8 	.word	0x240002c8

0800b5e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b5e4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b5e6:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800b5e8:	4801      	ldr	r0, [pc, #4]	; (800b5f0 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b5ea:	801a      	strh	r2, [r3, #0]
}
 800b5ec:	4770      	bx	lr
 800b5ee:	bf00      	nop
 800b5f0:	2400030c 	.word	0x2400030c

0800b5f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b5f4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b5f6:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800b5f8:	4801      	ldr	r0, [pc, #4]	; (800b600 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b5fa:	801a      	strh	r2, [r3, #0]
}
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	2400035c 	.word	0x2400035c

0800b604 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b604:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b606:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800b608:	4801      	ldr	r0, [pc, #4]	; (800b610 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b60a:	801a      	strh	r2, [r3, #0]
}
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	24000350 	.word	0x24000350

0800b614 <USBD_CDC_DataOut>:
{
 800b614:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b616:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800b61a:	b175      	cbz	r5, 800b63a <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b61c:	4604      	mov	r4, r0
 800b61e:	f001 f915 	bl	800c84c <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b622:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800b626:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b62a:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800b634:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b636:	2000      	movs	r0, #0
}
 800b638:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b63a:	2003      	movs	r0, #3
}
 800b63c:	bd38      	pop	{r3, r4, r5, pc}
 800b63e:	bf00      	nop

0800b640 <USBD_CDC_DataIn>:
{
 800b640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800b642:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800b646:	b367      	cbz	r7, 800b6a2 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b648:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 800b64c:	4605      	mov	r5, r0
 800b64e:	460a      	mov	r2, r1
 800b650:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b654:	69b3      	ldr	r3, [r6, #24]
 800b656:	b96b      	cbnz	r3, 800b674 <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b658:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800b65c:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b65e:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800b660:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b664:	b1db      	cbz	r3, 800b69e <USBD_CDC_DataIn+0x5e>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b666:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800b66a:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800b66e:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b670:	4620      	mov	r0, r4
}
 800b672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b674:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800b678:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800b67c:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800b680:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800b684:	fbb3 f4fc 	udiv	r4, r3, ip
 800b688:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b68c:	2c00      	cmp	r4, #0
 800b68e:	d1e3      	bne.n	800b658 <USBD_CDC_DataIn+0x18>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b690:	4623      	mov	r3, r4
 800b692:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800b694:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b696:	f001 f8bd 	bl	800c814 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800b69a:	4620      	mov	r0, r4
}
 800b69c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 800b69e:	4618      	mov	r0, r3
}
 800b6a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800b6a2:	2003      	movs	r0, #3
}
 800b6a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6a6:	bf00      	nop

0800b6a8 <USBD_CDC_Setup>:
{
 800b6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t ifalt = 0U;
 800b6ac:	2300      	movs	r3, #0
{
 800b6ae:	b082      	sub	sp, #8
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b6b0:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800b6b4:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800b6b8:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800b6bc:	2f00      	cmp	r7, #0
 800b6be:	d067      	beq.n	800b790 <USBD_CDC_Setup+0xe8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6c0:	780e      	ldrb	r6, [r1, #0]
 800b6c2:	4680      	mov	r8, r0
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	f016 0560 	ands.w	r5, r6, #96	; 0x60
 800b6ca:	d01e      	beq.n	800b70a <USBD_CDC_Setup+0x62>
 800b6cc:	2d20      	cmp	r5, #32
 800b6ce:	d008      	beq.n	800b6e2 <USBD_CDC_Setup+0x3a>
          ret = USBD_FAIL;
 800b6d0:	2503      	movs	r5, #3
          USBD_CtlError(pdev, req);
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	4640      	mov	r0, r8
 800b6d6:	f000 fd4f 	bl	800c178 <USBD_CtlError>
}
 800b6da:	4628      	mov	r0, r5
 800b6dc:	b002      	add	sp, #8
 800b6de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (req->wLength != 0U)
 800b6e2:	88ca      	ldrh	r2, [r1, #6]
 800b6e4:	b382      	cbz	r2, 800b748 <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800b6e6:	0631      	lsls	r1, r6, #24
 800b6e8:	d557      	bpl.n	800b79a <USBD_CDC_Setup+0xf2>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b6ea:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
 800b6ee:	4639      	mov	r1, r7
 800b6f0:	7860      	ldrb	r0, [r4, #1]
 800b6f2:	68ae      	ldr	r6, [r5, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6f4:	461d      	mov	r5, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b6f6:	47b0      	blx	r6
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b6f8:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b6fa:	4639      	mov	r1, r7
 800b6fc:	4640      	mov	r0, r8
 800b6fe:	2a07      	cmp	r2, #7
 800b700:	bf28      	it	cs
 800b702:	2207      	movcs	r2, #7
 800b704:	f000 fd6a 	bl	800c1dc <USBD_CtlSendData>
 800b708:	e7e7      	b.n	800b6da <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800b70a:	784b      	ldrb	r3, [r1, #1]
 800b70c:	2b0b      	cmp	r3, #11
 800b70e:	d8df      	bhi.n	800b6d0 <USBD_CDC_Setup+0x28>
 800b710:	a201      	add	r2, pc, #4	; (adr r2, 800b718 <USBD_CDC_Setup+0x70>)
 800b712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b716:	bf00      	nop
 800b718:	0800b77b 	.word	0x0800b77b
 800b71c:	0800b6db 	.word	0x0800b6db
 800b720:	0800b6d1 	.word	0x0800b6d1
 800b724:	0800b6d1 	.word	0x0800b6d1
 800b728:	0800b6d1 	.word	0x0800b6d1
 800b72c:	0800b6d1 	.word	0x0800b6d1
 800b730:	0800b6d1 	.word	0x0800b6d1
 800b734:	0800b6d1 	.word	0x0800b6d1
 800b738:	0800b6d1 	.word	0x0800b6d1
 800b73c:	0800b6d1 	.word	0x0800b6d1
 800b740:	0800b767 	.word	0x0800b767
 800b744:	0800b75d 	.word	0x0800b75d
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b748:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800b74c:	4615      	mov	r5, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b74e:	7848      	ldrb	r0, [r1, #1]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	4798      	blx	r3
}
 800b754:	4628      	mov	r0, r5
 800b756:	b002      	add	sp, #8
 800b758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b75c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b760:	2b03      	cmp	r3, #3
 800b762:	d0ba      	beq.n	800b6da <USBD_CDC_Setup+0x32>
 800b764:	e7b4      	b.n	800b6d0 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b766:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b76a:	2b03      	cmp	r3, #3
 800b76c:	d1b0      	bne.n	800b6d0 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b76e:	2201      	movs	r2, #1
 800b770:	f10d 0105 	add.w	r1, sp, #5
 800b774:	f000 fd32 	bl	800c1dc <USBD_CtlSendData>
 800b778:	e7af      	b.n	800b6da <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b77a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800b77e:	2a03      	cmp	r2, #3
 800b780:	d1a6      	bne.n	800b6d0 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b782:	2202      	movs	r2, #2
 800b784:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800b788:	461d      	mov	r5, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b78a:	f000 fd27 	bl	800c1dc <USBD_CtlSendData>
 800b78e:	e7a4      	b.n	800b6da <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800b790:	2503      	movs	r5, #3
}
 800b792:	4628      	mov	r0, r5
 800b794:	b002      	add	sp, #8
 800b796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hcdc->CmdOpCode = req->bRequest;
 800b79a:	7864      	ldrb	r4, [r4, #1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b79c:	4639      	mov	r1, r7
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b79e:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800b7a2:	461d      	mov	r5, r3
          hcdc->CmdOpCode = req->bRequest;
 800b7a4:	f887 4200 	strb.w	r4, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b7a8:	f000 fd30 	bl	800c20c <USBD_CtlPrepareRx>
 800b7ac:	e795      	b.n	800b6da <USBD_CDC_Setup+0x32>
 800b7ae:	bf00      	nop

0800b7b0 <USBD_CDC_DeInit>:
{
 800b7b0:	b538      	push	{r3, r4, r5, lr}
 800b7b2:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b7b4:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b7b6:	2181      	movs	r1, #129	; 0x81
 800b7b8:	f000 ffe0 	bl	800c77c <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b7bc:	2101      	movs	r1, #1
 800b7be:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b7c0:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b7c2:	f000 ffdb 	bl	800c77c <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b7ca:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b7ce:	f000 ffd5 	bl	800c77c <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800b7d2:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b7d6:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800b7d8:	b14b      	cbz	r3, 800b7ee <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b7da:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b7e2:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800b7e6:	f001 f839 	bl	800c85c <USBD_static_free>
    pdev->pClassData = NULL;
 800b7ea:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800b7ee:	2000      	movs	r0, #0
 800b7f0:	bd38      	pop	{r3, r4, r5, pc}
 800b7f2:	bf00      	nop

0800b7f4 <USBD_CDC_Init>:
{
 800b7f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7f8:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b7fa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b7fe:	f001 f829 	bl	800c854 <USBD_static_malloc>
  if (hcdc == NULL)
 800b802:	4605      	mov	r5, r0
 800b804:	2800      	cmp	r0, #0
 800b806:	d04d      	beq.n	800b8a4 <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b808:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b80a:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800b80c:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b810:	b38b      	cbz	r3, 800b876 <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b812:	2340      	movs	r3, #64	; 0x40
 800b814:	2181      	movs	r1, #129	; 0x81
 800b816:	2202      	movs	r2, #2
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 ff9d 	bl	800c758 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b81e:	4631      	mov	r1, r6
 800b820:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b822:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b824:	2202      	movs	r2, #2
 800b826:	4620      	mov	r0, r4
 800b828:	f000 ff96 	bl	800c758 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b82c:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b82e:	2203      	movs	r2, #3
 800b830:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b832:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b836:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b838:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b83c:	2308      	movs	r3, #8
 800b83e:	f000 ff8b 	bl	800c758 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b842:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b846:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800b84a:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b84c:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4798      	blx	r3
  hcdc->TxState = 0U;
 800b854:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800b858:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b85c:	7c26      	ldrb	r6, [r4, #16]
 800b85e:	b9b6      	cbnz	r6, 800b88e <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b860:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b864:	4641      	mov	r1, r8
 800b866:	4620      	mov	r0, r4
 800b868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b86c:	f000 ffe0 	bl	800c830 <USBD_LL_PrepareReceive>
}
 800b870:	4630      	mov	r0, r6
 800b872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b876:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b87a:	2181      	movs	r1, #129	; 0x81
 800b87c:	2202      	movs	r2, #2
 800b87e:	4620      	mov	r0, r4
 800b880:	f000 ff6a 	bl	800c758 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b884:	4631      	mov	r1, r6
 800b886:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b88a:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b88c:	e7ca      	b.n	800b824 <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 800b88e:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b890:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b894:	4641      	mov	r1, r8
 800b896:	4620      	mov	r0, r4
 800b898:	2340      	movs	r3, #64	; 0x40
 800b89a:	f000 ffc9 	bl	800c830 <USBD_LL_PrepareReceive>
}
 800b89e:	4630      	mov	r0, r6
 800b8a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800b8a4:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800b8a6:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b8b0 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800b8b0:	b119      	cbz	r1, 800b8ba <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800b8b2:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8ba:	2003      	movs	r0, #3
}
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop

0800b8c0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8c0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b8c4:	b12b      	cbz	r3, 800b8d2 <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800b8c6:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800b8c8:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b8cc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800b8d0:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8d2:	2003      	movs	r0, #3
}
 800b8d4:	4770      	bx	lr
 800b8d6:	bf00      	nop

0800b8d8 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8d8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b8dc:	b11b      	cbz	r3, 800b8e6 <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800b8de:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800b8e0:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800b8e4:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8e6:	2003      	movs	r0, #3
}
 800b8e8:	4770      	bx	lr
 800b8ea:	bf00      	nop

0800b8ec <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b8ec:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8ee:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800b8f2:	b18d      	cbz	r5, 800b918 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800b8f4:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800b8f8:	b10c      	cbz	r4, 800b8fe <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b8fa:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800b8fc:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b8fe:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    hcdc->TxState = 1U;
 800b902:	2101      	movs	r1, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b904:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
    hcdc->TxState = 1U;
 800b908:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b90c:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b90e:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b910:	f000 ff80 	bl	800c814 <USBD_LL_Transmit>
    ret = USBD_OK;
 800b914:	4620      	mov	r0, r4
}
 800b916:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b918:	2003      	movs	r0, #3
}
 800b91a:	bd38      	pop	{r3, r4, r5, pc}

0800b91c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b91c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800b920:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800b922:	b18a      	cbz	r2, 800b948 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b924:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b926:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b92a:	b134      	cbz	r4, 800b93a <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b92c:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b92e:	2340      	movs	r3, #64	; 0x40
 800b930:	2101      	movs	r1, #1
 800b932:	f000 ff7d 	bl	800c830 <USBD_LL_PrepareReceive>
}
 800b936:	4620      	mov	r0, r4
 800b938:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b93a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b93e:	2101      	movs	r1, #1
 800b940:	f000 ff76 	bl	800c830 <USBD_LL_PrepareReceive>
}
 800b944:	4620      	mov	r0, r4
 800b946:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b948:	2403      	movs	r4, #3
}
 800b94a:	4620      	mov	r0, r4
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	bf00      	nop

0800b950 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b950:	b178      	cbz	r0, 800b972 <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b952:	2300      	movs	r3, #0
 800b954:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b958:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b95c:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b960:	b109      	cbz	r1, 800b966 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800b962:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b966:	2301      	movs	r3, #1
  pdev->id = id;
 800b968:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b96a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b96e:	f000 beb1 	b.w	800c6d4 <USBD_LL_Init>

  return ret;
}
 800b972:	2003      	movs	r0, #3
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop

0800b978 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b978:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800b97a:	2400      	movs	r4, #0
{
 800b97c:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800b97e:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800b982:	b181      	cbz	r1, 800b9a6 <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b984:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800b986:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800b988:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b98c:	b143      	cbz	r3, 800b9a0 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b98e:	f10d 0006 	add.w	r0, sp, #6
 800b992:	4798      	blx	r3
 800b994:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b996:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b998:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800b99c:	b003      	add	sp, #12
 800b99e:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800b9a0:	4618      	mov	r0, r3
}
 800b9a2:	b003      	add	sp, #12
 800b9a4:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800b9a6:	2003      	movs	r0, #3
}
 800b9a8:	b003      	add	sp, #12
 800b9aa:	bd30      	pop	{r4, r5, pc}

0800b9ac <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b9ac:	f000 bec6 	b.w	800c73c <USBD_LL_Start>

0800b9b0 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800b9b0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b9b4:	b10b      	cbz	r3, 800b9ba <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4718      	bx	r3
  }

  return ret;
}
 800b9ba:	2003      	movs	r0, #3
 800b9bc:	4770      	bx	lr
 800b9be:	bf00      	nop

0800b9c0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9c0:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b9c2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b9c6:	b10b      	cbz	r3, 800b9cc <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	4798      	blx	r3
  }

  return USBD_OK;
}
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	bd08      	pop	{r3, pc}

0800b9d0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b9d0:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b9d2:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800b9d6:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b9d8:	4628      	mov	r0, r5
 800b9da:	f000 fbb9 	bl	800c150 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800b9de:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800b9e2:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800b9e4:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 800b9e8:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800b9ec:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800b9f0:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800b9f2:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800b9f6:	d009      	beq.n	800ba0c <USBD_LL_SetupStage+0x3c>
 800b9f8:	2b02      	cmp	r3, #2
 800b9fa:	d013      	beq.n	800ba24 <USBD_LL_SetupStage+0x54>
 800b9fc:	b163      	cbz	r3, 800ba18 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b9fe:	4620      	mov	r0, r4
 800ba00:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800ba04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ba08:	f000 bec6 	b.w	800c798 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ba0c:	4629      	mov	r1, r5
 800ba0e:	4620      	mov	r0, r4
}
 800ba10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ba14:	f000 bac8 	b.w	800bfa8 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba18:	4629      	mov	r1, r5
 800ba1a:	4620      	mov	r0, r4
}
 800ba1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba20:	f000 b924 	b.w	800bc6c <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ba24:	4629      	mov	r1, r5
 800ba26:	4620      	mov	r0, r4
}
 800ba28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ba2c:	f000 baf4 	b.w	800c018 <USBD_StdEPReq>

0800ba30 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ba30:	b570      	push	{r4, r5, r6, lr}
 800ba32:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ba34:	b929      	cbnz	r1, 800ba42 <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ba36:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d00d      	beq.n	800ba5a <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800ba3e:	2000      	movs	r0, #0
 800ba40:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba42:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba46:	2b03      	cmp	r3, #3
 800ba48:	d1f9      	bne.n	800ba3e <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800ba4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d0f4      	beq.n	800ba3e <USBD_LL_DataOutStage+0xe>
}
 800ba54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ba58:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800ba5a:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800ba5e:	42ab      	cmp	r3, r5
 800ba60:	d808      	bhi.n	800ba74 <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba62:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba66:	2b03      	cmp	r3, #3
 800ba68:	d00f      	beq.n	800ba8a <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 fbe6 	bl	800c23c <USBD_CtlSendStatus>
}
 800ba70:	2000      	movs	r0, #0
 800ba72:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800ba74:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ba76:	4611      	mov	r1, r2
 800ba78:	462a      	mov	r2, r5
 800ba7a:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800ba7c:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ba80:	bf28      	it	cs
 800ba82:	461a      	movcs	r2, r3
 800ba84:	f000 fbd0 	bl	800c228 <USBD_CtlContinueRx>
 800ba88:	e7d9      	b.n	800ba3e <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800ba8a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ba8e:	691b      	ldr	r3, [r3, #16]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d0ea      	beq.n	800ba6a <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800ba94:	4798      	blx	r3
 800ba96:	e7e8      	b.n	800ba6a <USBD_LL_DataOutStage+0x3a>

0800ba98 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ba98:	b570      	push	{r4, r5, r6, lr}
 800ba9a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ba9c:	b949      	cbnz	r1, 800bab2 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ba9e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800baa2:	2b02      	cmp	r3, #2
 800baa4:	d011      	beq.n	800baca <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800baa6:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d022      	beq.n	800baf4 <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800baae:	2000      	movs	r0, #0
 800bab0:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bab2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bab6:	2b03      	cmp	r3, #3
 800bab8:	d1f9      	bne.n	800baae <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800baba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800babe:	695b      	ldr	r3, [r3, #20]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d0f4      	beq.n	800baae <USBD_LL_DataInStage+0x16>
}
 800bac4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800bac8:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800baca:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800bace:	460d      	mov	r5, r1
 800bad0:	42b3      	cmp	r3, r6
 800bad2:	d814      	bhi.n	800bafe <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800bad4:	d020      	beq.n	800bb18 <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bad6:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800bada:	2b03      	cmp	r3, #3
 800badc:	d029      	beq.n	800bb32 <USBD_LL_DataInStage+0x9a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bade:	2180      	movs	r1, #128	; 0x80
 800bae0:	4620      	mov	r0, r4
 800bae2:	f000 fe59 	bl	800c798 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bae6:	4620      	mov	r0, r4
 800bae8:	f000 fbb4 	bl	800c254 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800baec:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d1dc      	bne.n	800baae <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800baf8:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800bafc:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800bafe:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bb00:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800bb02:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bb04:	461a      	mov	r2, r3
 800bb06:	f000 fb77 	bl	800c1f8 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb0a:	462b      	mov	r3, r5
 800bb0c:	462a      	mov	r2, r5
 800bb0e:	4629      	mov	r1, r5
 800bb10:	4620      	mov	r0, r4
 800bb12:	f000 fe8d 	bl	800c830 <USBD_LL_PrepareReceive>
 800bb16:	e7c6      	b.n	800baa6 <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800bb18:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d8db      	bhi.n	800bad6 <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800bb1e:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d2d7      	bcs.n	800bad6 <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb26:	460a      	mov	r2, r1
 800bb28:	f000 fb66 	bl	800c1f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bb2c:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800bb30:	e7eb      	b.n	800bb0a <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800bb32:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800bb36:	68db      	ldr	r3, [r3, #12]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d0d0      	beq.n	800bade <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	4798      	blx	r3
 800bb40:	e7cd      	b.n	800bade <USBD_LL_DataInStage+0x46>
 800bb42:	bf00      	nop

0800bb44 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800bb44:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb46:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800bb48:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb4c:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800bb50:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800bb52:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800bb56:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800bb5a:	b1eb      	cbz	r3, 800bb98 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800bb5c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800bb60:	b570      	push	{r4, r5, r6, lr}
 800bb62:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800bb64:	b112      	cbz	r2, 800bb6c <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	b103      	cbz	r3, 800bb6c <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bb6a:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb6c:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb6e:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bb70:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb72:	4620      	mov	r0, r4
 800bb74:	462b      	mov	r3, r5
 800bb76:	4611      	mov	r1, r2
 800bb78:	f000 fdee 	bl	800c758 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb7c:	462b      	mov	r3, r5
 800bb7e:	2200      	movs	r2, #0
 800bb80:	2180      	movs	r1, #128	; 0x80
 800bb82:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bb84:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb88:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb8c:	f000 fde4 	bl	800c758 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800bb90:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bb92:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb94:	6225      	str	r5, [r4, #32]
}
 800bb96:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800bb98:	2003      	movs	r0, #3
}
 800bb9a:	4770      	bx	lr

0800bb9c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bb9c:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800bb9e:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800bba0:	7419      	strb	r1, [r3, #16]
}
 800bba2:	4770      	bx	lr

0800bba4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bba4:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bba6:	2104      	movs	r1, #4

  return USBD_OK;
}
 800bba8:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800bbaa:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800bbae:	b2d2      	uxtb	r2, r2
 800bbb0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bbb4:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800bbb8:	4770      	bx	lr
 800bbba:	bf00      	nop

0800bbbc <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bbbc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bbc0:	2b04      	cmp	r3, #4
 800bbc2:	d104      	bne.n	800bbce <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bbc4:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800bbce:	2000      	movs	r0, #0
 800bbd0:	4770      	bx	lr
 800bbd2:	bf00      	nop

0800bbd4 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800bbd4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bbd8:	b15a      	cbz	r2, 800bbf2 <USBD_LL_SOF+0x1e>
{
 800bbda:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbdc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bbe0:	2b03      	cmp	r3, #3
 800bbe2:	d001      	beq.n	800bbe8 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800bbe4:	2000      	movs	r0, #0
}
 800bbe6:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800bbe8:	69d3      	ldr	r3, [r2, #28]
 800bbea:	b123      	cbz	r3, 800bbf6 <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800bbec:	4798      	blx	r3
  return USBD_OK;
 800bbee:	2000      	movs	r0, #0
}
 800bbf0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bbf2:	2003      	movs	r0, #3
}
 800bbf4:	4770      	bx	lr
  return USBD_OK;
 800bbf6:	4618      	mov	r0, r3
}
 800bbf8:	bd08      	pop	{r3, pc}
 800bbfa:	bf00      	nop

0800bbfc <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800bbfc:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bc00:	b15a      	cbz	r2, 800bc1a <USBD_LL_IsoINIncomplete+0x1e>
{
 800bc02:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc04:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bc08:	2b03      	cmp	r3, #3
 800bc0a:	d001      	beq.n	800bc10 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bc0c:	2000      	movs	r0, #0
}
 800bc0e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800bc10:	6a13      	ldr	r3, [r2, #32]
 800bc12:	b123      	cbz	r3, 800bc1e <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800bc14:	4798      	blx	r3
  return USBD_OK;
 800bc16:	2000      	movs	r0, #0
}
 800bc18:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bc1a:	2003      	movs	r0, #3
}
 800bc1c:	4770      	bx	lr
  return USBD_OK;
 800bc1e:	4618      	mov	r0, r3
}
 800bc20:	bd08      	pop	{r3, pc}
 800bc22:	bf00      	nop

0800bc24 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800bc24:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bc28:	b15a      	cbz	r2, 800bc42 <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800bc2a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc2c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bc30:	2b03      	cmp	r3, #3
 800bc32:	d001      	beq.n	800bc38 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bc34:	2000      	movs	r0, #0
}
 800bc36:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800bc38:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800bc3a:	b123      	cbz	r3, 800bc46 <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800bc3c:	4798      	blx	r3
  return USBD_OK;
 800bc3e:	2000      	movs	r0, #0
}
 800bc40:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bc42:	2003      	movs	r0, #3
}
 800bc44:	4770      	bx	lr
  return USBD_OK;
 800bc46:	4618      	mov	r0, r3
}
 800bc48:	bd08      	pop	{r3, pc}
 800bc4a:	bf00      	nop

0800bc4c <USBD_LL_DevConnected>:
 800bc4c:	2000      	movs	r0, #0
 800bc4e:	4770      	bx	lr

0800bc50 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc50:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800bc52:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc56:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800bc5a:	b12a      	cbz	r2, 800bc68 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bc5c:	6852      	ldr	r2, [r2, #4]
 800bc5e:	7901      	ldrb	r1, [r0, #4]
{
 800bc60:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bc62:	4790      	blx	r2
  }

  return USBD_OK;
}
 800bc64:	2000      	movs	r0, #0
 800bc66:	bd08      	pop	{r3, pc}
 800bc68:	2000      	movs	r0, #0
 800bc6a:	4770      	bx	lr

0800bc6c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc6c:	b570      	push	{r4, r5, r6, lr}
 800bc6e:	780c      	ldrb	r4, [r1, #0]
 800bc70:	b082      	sub	sp, #8
 800bc72:	460e      	mov	r6, r1
 800bc74:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc76:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800bc7a:	2c20      	cmp	r4, #32
 800bc7c:	d00e      	beq.n	800bc9c <USBD_StdDevReq+0x30>
 800bc7e:	2c40      	cmp	r4, #64	; 0x40
 800bc80:	d00c      	beq.n	800bc9c <USBD_StdDevReq+0x30>
 800bc82:	b1ac      	cbz	r4, 800bcb0 <USBD_StdDevReq+0x44>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc84:	2180      	movs	r1, #128	; 0x80
 800bc86:	4628      	mov	r0, r5
 800bc88:	f000 fd86 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bc8c:	2100      	movs	r1, #0
 800bc8e:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bc90:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800bc92:	f000 fd81 	bl	800c798 <USBD_LL_StallEP>
}
 800bc96:	4620      	mov	r0, r4
 800bc98:	b002      	add	sp, #8
 800bc9a:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc9c:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800bca0:	4631      	mov	r1, r6
 800bca2:	4628      	mov	r0, r5
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	4798      	blx	r3
 800bca8:	4604      	mov	r4, r0
}
 800bcaa:	4620      	mov	r0, r4
 800bcac:	b002      	add	sp, #8
 800bcae:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800bcb0:	784b      	ldrb	r3, [r1, #1]
 800bcb2:	2b09      	cmp	r3, #9
 800bcb4:	d8e6      	bhi.n	800bc84 <USBD_StdDevReq+0x18>
 800bcb6:	a201      	add	r2, pc, #4	; (adr r2, 800bcbc <USBD_StdDevReq+0x50>)
 800bcb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcbc:	0800bd1d 	.word	0x0800bd1d
 800bcc0:	0800bd4b 	.word	0x0800bd4b
 800bcc4:	0800bc85 	.word	0x0800bc85
 800bcc8:	0800bd67 	.word	0x0800bd67
 800bccc:	0800bc85 	.word	0x0800bc85
 800bcd0:	0800bd79 	.word	0x0800bd79
 800bcd4:	0800bdb1 	.word	0x0800bdb1
 800bcd8:	0800bc85 	.word	0x0800bc85
 800bcdc:	0800bdcd 	.word	0x0800bdcd
 800bce0:	0800bce5 	.word	0x0800bce5
  cfgidx = (uint8_t)(req->wValue);
 800bce4:	7889      	ldrb	r1, [r1, #2]
 800bce6:	4eaf      	ldr	r6, [pc, #700]	; (800bfa4 <USBD_StdDevReq+0x338>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bce8:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800bcea:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bcec:	f200 813d 	bhi.w	800bf6a <USBD_StdDevReq+0x2fe>
  switch (pdev->dev_state)
 800bcf0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bcf4:	2b02      	cmp	r3, #2
 800bcf6:	b2da      	uxtb	r2, r3
 800bcf8:	f000 8125 	beq.w	800bf46 <USBD_StdDevReq+0x2da>
 800bcfc:	2a03      	cmp	r2, #3
 800bcfe:	f000 80ff 	beq.w	800bf00 <USBD_StdDevReq+0x294>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd02:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800bd04:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd06:	f000 fd47 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	4628      	mov	r0, r5
 800bd0e:	f000 fd43 	bl	800c798 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd12:	7831      	ldrb	r1, [r6, #0]
 800bd14:	4628      	mov	r0, r5
 800bd16:	f7ff fe53 	bl	800b9c0 <USBD_ClrClassConfig>
      break;
 800bd1a:	e7bc      	b.n	800bc96 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bd1c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800bd20:	3a01      	subs	r2, #1
 800bd22:	2a02      	cmp	r2, #2
 800bd24:	d86a      	bhi.n	800bdfc <USBD_StdDevReq+0x190>
      if (req->wLength != 0x2U)
 800bd26:	88ca      	ldrh	r2, [r1, #6]
 800bd28:	2a02      	cmp	r2, #2
 800bd2a:	d167      	bne.n	800bdfc <USBD_StdDevReq+0x190>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd2c:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800bd2e:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd32:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800bd34:	b10a      	cbz	r2, 800bd3a <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd36:	2203      	movs	r2, #3
 800bd38:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd3a:	2202      	movs	r2, #2
 800bd3c:	f105 010c 	add.w	r1, r5, #12
 800bd40:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bd42:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd44:	f000 fa4a 	bl	800c1dc <USBD_CtlSendData>
      break;
 800bd48:	e7a5      	b.n	800bc96 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bd4a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	d853      	bhi.n	800bdfc <USBD_StdDevReq+0x190>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd54:	884b      	ldrh	r3, [r1, #2]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d19d      	bne.n	800bc96 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bd60:	f000 fa6c 	bl	800c23c <USBD_CtlSendStatus>
 800bd64:	e797      	b.n	800bc96 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd66:	884b      	ldrh	r3, [r1, #2]
 800bd68:	2b01      	cmp	r3, #1
 800bd6a:	d194      	bne.n	800bc96 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800bd6c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bd70:	4628      	mov	r0, r5
 800bd72:	f000 fa63 	bl	800c23c <USBD_CtlSendStatus>
 800bd76:	e78e      	b.n	800bc96 <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd78:	888b      	ldrh	r3, [r1, #4]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d13e      	bne.n	800bdfc <USBD_StdDevReq+0x190>
 800bd7e:	88cb      	ldrh	r3, [r1, #6]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d13b      	bne.n	800bdfc <USBD_StdDevReq+0x190>
 800bd84:	884e      	ldrh	r6, [r1, #2]
 800bd86:	2e7f      	cmp	r6, #127	; 0x7f
 800bd88:	d838      	bhi.n	800bdfc <USBD_StdDevReq+0x190>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd8a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d034      	beq.n	800bdfc <USBD_StdDevReq+0x190>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd92:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800bd94:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd98:	f000 fd2e 	bl	800c7f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	f000 fa4d 	bl	800c23c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800bda2:	2e00      	cmp	r6, #0
 800bda4:	f040 80cb 	bne.w	800bf3e <USBD_StdDevReq+0x2d2>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bda8:	2301      	movs	r3, #1
 800bdaa:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bdae:	e772      	b.n	800bc96 <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 800bdb0:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800bdb2:	2100      	movs	r1, #0
 800bdb4:	0a13      	lsrs	r3, r2, #8
 800bdb6:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	2b06      	cmp	r3, #6
 800bdbe:	d81d      	bhi.n	800bdfc <USBD_StdDevReq+0x190>
 800bdc0:	e8df f003 	tbb	[pc, r3]
 800bdc4:	1c4d606d 	.word	0x1c4d606d
 800bdc8:	431c      	.short	0x431c
 800bdca:	27          	.byte	0x27
 800bdcb:	00          	.byte	0x00
  if (req->wLength != 1U)
 800bdcc:	88ca      	ldrh	r2, [r1, #6]
 800bdce:	2a01      	cmp	r2, #1
 800bdd0:	d114      	bne.n	800bdfc <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800bdd2:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800bdd6:	2902      	cmp	r1, #2
 800bdd8:	b2cb      	uxtb	r3, r1
 800bdda:	f200 808a 	bhi.w	800bef2 <USBD_StdDevReq+0x286>
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	f43f af50 	beq.w	800bc84 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800bde4:	2300      	movs	r3, #0
 800bde6:	4601      	mov	r1, r0
 800bde8:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bdec:	f000 f9f6 	bl	800c1dc <USBD_CtlSendData>
        break;
 800bdf0:	e751      	b.n	800bc96 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bdf2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d15d      	bne.n	800beb8 <USBD_StdDevReq+0x24c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bdfc:	2180      	movs	r1, #128	; 0x80
 800bdfe:	4628      	mov	r0, r5
 800be00:	f000 fcca 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800be04:	4628      	mov	r0, r5
 800be06:	2100      	movs	r1, #0
 800be08:	f000 fcc6 	bl	800c798 <USBD_LL_StallEP>
}
 800be0c:	4620      	mov	r0, r4
 800be0e:	b002      	add	sp, #8
 800be10:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be12:	7c03      	ldrb	r3, [r0, #16]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d1f1      	bne.n	800bdfc <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800be18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be1c:	f10d 0006 	add.w	r0, sp, #6
 800be20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be22:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800be24:	2307      	movs	r3, #7
 800be26:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800be28:	88f2      	ldrh	r2, [r6, #6]
 800be2a:	2a00      	cmp	r2, #0
 800be2c:	d0a0      	beq.n	800bd70 <USBD_StdDevReq+0x104>
    if (len != 0U)
 800be2e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d0e2      	beq.n	800bdfc <USBD_StdDevReq+0x190>
      len = MIN(len, req->wLength);
 800be36:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be38:	4601      	mov	r1, r0
 800be3a:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800be3c:	bf28      	it	cs
 800be3e:	461a      	movcs	r2, r3
 800be40:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be44:	f000 f9ca 	bl	800c1dc <USBD_CtlSendData>
 800be48:	e725      	b.n	800bc96 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be4a:	7c03      	ldrb	r3, [r0, #16]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1d5      	bne.n	800bdfc <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800be50:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be54:	f10d 0006 	add.w	r0, sp, #6
 800be58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be5a:	4798      	blx	r3
  if (err != 0U)
 800be5c:	e7e4      	b.n	800be28 <USBD_StdDevReq+0x1bc>
      switch ((uint8_t)(req->wValue))
 800be5e:	b2d2      	uxtb	r2, r2
 800be60:	2a05      	cmp	r2, #5
 800be62:	d8cb      	bhi.n	800bdfc <USBD_StdDevReq+0x190>
 800be64:	a301      	add	r3, pc, #4	; (adr r3, 800be6c <USBD_StdDevReq+0x200>)
 800be66:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800be6a:	bf00      	nop
 800be6c:	0800bdf3 	.word	0x0800bdf3
 800be70:	0800bee7 	.word	0x0800bee7
 800be74:	0800bedb 	.word	0x0800bedb
 800be78:	0800becf 	.word	0x0800becf
 800be7c:	0800bec3 	.word	0x0800bec3
 800be80:	0800beaf 	.word	0x0800beaf
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be84:	7c03      	ldrb	r3, [r0, #16]
 800be86:	2b00      	cmp	r3, #0
 800be88:	f040 8083 	bne.w	800bf92 <USBD_StdDevReq+0x326>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800be8c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be90:	f10d 0006 	add.w	r0, sp, #6
 800be94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be96:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be98:	2302      	movs	r3, #2
 800be9a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800be9c:	e7c4      	b.n	800be28 <USBD_StdDevReq+0x1bc>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be9e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bea2:	f10d 0106 	add.w	r1, sp, #6
 800bea6:	7c00      	ldrb	r0, [r0, #16]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	4798      	blx	r3
  if (err != 0U)
 800beac:	e7bc      	b.n	800be28 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800beae:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800beb2:	699b      	ldr	r3, [r3, #24]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d0a1      	beq.n	800bdfc <USBD_StdDevReq+0x190>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800beb8:	f10d 0106 	add.w	r1, sp, #6
 800bebc:	7c28      	ldrb	r0, [r5, #16]
 800bebe:	4798      	blx	r3
  if (err != 0U)
 800bec0:	e7b2      	b.n	800be28 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bec2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bec6:	695b      	ldr	r3, [r3, #20]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d1f5      	bne.n	800beb8 <USBD_StdDevReq+0x24c>
 800becc:	e796      	b.n	800bdfc <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bece:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bed2:	691b      	ldr	r3, [r3, #16]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1ef      	bne.n	800beb8 <USBD_StdDevReq+0x24c>
 800bed8:	e790      	b.n	800bdfc <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800beda:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d1e9      	bne.n	800beb8 <USBD_StdDevReq+0x24c>
 800bee4:	e78a      	b.n	800bdfc <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bee6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800beea:	689b      	ldr	r3, [r3, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1e3      	bne.n	800beb8 <USBD_StdDevReq+0x24c>
 800bef0:	e784      	b.n	800bdfc <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800bef2:	2b03      	cmp	r3, #3
 800bef4:	f47f aec6 	bne.w	800bc84 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bef8:	1d01      	adds	r1, r0, #4
 800befa:	f000 f96f 	bl	800c1dc <USBD_CtlSendData>
        break;
 800befe:	e6ca      	b.n	800bc96 <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800bf00:	2900      	cmp	r1, #0
 800bf02:	d03b      	beq.n	800bf7c <USBD_StdDevReq+0x310>
      else if (cfgidx != pdev->dev_config)
 800bf04:	6841      	ldr	r1, [r0, #4]
 800bf06:	2901      	cmp	r1, #1
 800bf08:	f43f af32 	beq.w	800bd70 <USBD_StdDevReq+0x104>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf0c:	b2c9      	uxtb	r1, r1
 800bf0e:	f7ff fd57 	bl	800b9c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bf12:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf14:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800bf16:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf18:	f7ff fd4a 	bl	800b9b0 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bf1c:	4606      	mov	r6, r0
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f43f af26 	beq.w	800bd70 <USBD_StdDevReq+0x104>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf24:	2180      	movs	r1, #128	; 0x80
 800bf26:	4628      	mov	r0, r5
 800bf28:	f000 fc36 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf2c:	2100      	movs	r1, #0
 800bf2e:	4628      	mov	r0, r5
 800bf30:	4634      	mov	r4, r6
 800bf32:	f000 fc31 	bl	800c798 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf36:	7929      	ldrb	r1, [r5, #4]
 800bf38:	4628      	mov	r0, r5
 800bf3a:	f7ff fd41 	bl	800b9c0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf3e:	2302      	movs	r3, #2
 800bf40:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bf44:	e6a7      	b.n	800bc96 <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800bf46:	2900      	cmp	r1, #0
 800bf48:	f43f af12 	beq.w	800bd70 <USBD_StdDevReq+0x104>
        pdev->dev_config = cfgidx;
 800bf4c:	2101      	movs	r1, #1
 800bf4e:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf50:	f7ff fd2e 	bl	800b9b0 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bf54:	4604      	mov	r4, r0
 800bf56:	2800      	cmp	r0, #0
 800bf58:	f47f af50 	bne.w	800bdfc <USBD_StdDevReq+0x190>
          (void)USBD_CtlSendStatus(pdev);
 800bf5c:	4628      	mov	r0, r5
 800bf5e:	f000 f96d 	bl	800c23c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bf62:	2303      	movs	r3, #3
 800bf64:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bf68:	e695      	b.n	800bc96 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf6a:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800bf6c:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf6e:	f000 fc13 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf72:	4628      	mov	r0, r5
 800bf74:	2100      	movs	r1, #0
 800bf76:	f000 fc0f 	bl	800c798 <USBD_LL_StallEP>
    return USBD_FAIL;
 800bf7a:	e68c      	b.n	800bc96 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf7c:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800bf7e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf80:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf82:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bf86:	f7ff fd1b 	bl	800b9c0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bf8a:	4628      	mov	r0, r5
 800bf8c:	f000 f956 	bl	800c23c <USBD_CtlSendStatus>
 800bf90:	e681      	b.n	800bc96 <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bf92:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bf96:	f10d 0006 	add.w	r0, sp, #6
 800bf9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf9c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf9e:	2302      	movs	r3, #2
 800bfa0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800bfa2:	e741      	b.n	800be28 <USBD_StdDevReq+0x1bc>
 800bfa4:	24000718 	.word	0x24000718

0800bfa8 <USBD_StdItfReq>:
{
 800bfa8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bfaa:	780b      	ldrb	r3, [r1, #0]
{
 800bfac:	460d      	mov	r5, r1
 800bfae:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bfb0:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800bfb4:	2a40      	cmp	r2, #64	; 0x40
 800bfb6:	d00b      	beq.n	800bfd0 <USBD_StdItfReq+0x28>
 800bfb8:	065b      	lsls	r3, r3, #25
 800bfba:	d509      	bpl.n	800bfd0 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800bfbc:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfbe:	2180      	movs	r1, #128	; 0x80
 800bfc0:	f000 fbea 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bfc4:	4620      	mov	r0, r4
 800bfc6:	4629      	mov	r1, r5
 800bfc8:	f000 fbe6 	bl	800c798 <USBD_LL_StallEP>
}
 800bfcc:	4628      	mov	r0, r5
 800bfce:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800bfd0:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800bfd4:	3b01      	subs	r3, #1
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d812      	bhi.n	800c000 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bfda:	792b      	ldrb	r3, [r5, #4]
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d80f      	bhi.n	800c000 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bfe0:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800bfe4:	4629      	mov	r1, r5
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bfec:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bfee:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d1eb      	bne.n	800bfcc <USBD_StdItfReq+0x24>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d1e9      	bne.n	800bfcc <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800bff8:	4620      	mov	r0, r4
 800bffa:	f000 f91f 	bl	800c23c <USBD_CtlSendStatus>
 800bffe:	e7e5      	b.n	800bfcc <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c000:	2180      	movs	r1, #128	; 0x80
 800c002:	4620      	mov	r0, r4
 800c004:	f000 fbc8 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c008:	2100      	movs	r1, #0
 800c00a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800c00c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800c00e:	f000 fbc3 	bl	800c798 <USBD_LL_StallEP>
}
 800c012:	4628      	mov	r0, r5
 800c014:	bd38      	pop	{r3, r4, r5, pc}
 800c016:	bf00      	nop

0800c018 <USBD_StdEPReq>:
{
 800c018:	b570      	push	{r4, r5, r6, lr}
 800c01a:	780b      	ldrb	r3, [r1, #0]
 800c01c:	460d      	mov	r5, r1
 800c01e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c020:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c024:	2b20      	cmp	r3, #32
 800c026:	d01b      	beq.n	800c060 <USBD_StdEPReq+0x48>
 800c028:	2b40      	cmp	r3, #64	; 0x40
 800c02a:	d019      	beq.n	800c060 <USBD_StdEPReq+0x48>
 800c02c:	b303      	cbz	r3, 800c070 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c02e:	2180      	movs	r1, #128	; 0x80
 800c030:	4620      	mov	r0, r4
 800c032:	f000 fbb1 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c036:	4620      	mov	r0, r4
 800c038:	2100      	movs	r1, #0
 800c03a:	f000 fbad 	bl	800c798 <USBD_LL_StallEP>
}
 800c03e:	2000      	movs	r0, #0
 800c040:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800c042:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c046:	2b02      	cmp	r3, #2
 800c048:	b2da      	uxtb	r2, r3
 800c04a:	d04e      	beq.n	800c0ea <USBD_StdEPReq+0xd2>
 800c04c:	2a03      	cmp	r2, #3
 800c04e:	d1ee      	bne.n	800c02e <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c050:	886b      	ldrh	r3, [r5, #2]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d1f3      	bne.n	800c03e <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800c056:	064e      	lsls	r6, r1, #25
 800c058:	d172      	bne.n	800c140 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800c05a:	4620      	mov	r0, r4
 800c05c:	f000 f8ee 	bl	800c23c <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c060:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c064:	4629      	mov	r1, r5
 800c066:	4620      	mov	r0, r4
 800c068:	689b      	ldr	r3, [r3, #8]
}
 800c06a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c06e:	4718      	bx	r3
      switch (req->bRequest)
 800c070:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800c072:	888a      	ldrh	r2, [r1, #4]
 800c074:	2b01      	cmp	r3, #1
 800c076:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800c078:	d0e3      	beq.n	800c042 <USBD_StdEPReq+0x2a>
 800c07a:	2b03      	cmp	r3, #3
 800c07c:	d024      	beq.n	800c0c8 <USBD_StdEPReq+0xb0>
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1d5      	bne.n	800c02e <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800c082:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c086:	2b02      	cmp	r3, #2
 800c088:	b2d8      	uxtb	r0, r3
 800c08a:	d037      	beq.n	800c0fc <USBD_StdEPReq+0xe4>
 800c08c:	2803      	cmp	r0, #3
 800c08e:	d1ce      	bne.n	800c02e <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c090:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800c094:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c096:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c09a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800c09e:	d43e      	bmi.n	800c11e <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c0a0:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d0c2      	beq.n	800c02e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0a8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c0ac:	2514      	movs	r5, #20
 800c0ae:	fb05 4503 	mla	r5, r5, r3, r4
 800c0b2:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d13c      	bne.n	800c134 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800c0ba:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0bc:	4629      	mov	r1, r5
 800c0be:	4620      	mov	r0, r4
 800c0c0:	2202      	movs	r2, #2
 800c0c2:	f000 f88b 	bl	800c1dc <USBD_CtlSendData>
              break;
 800c0c6:	e7ba      	b.n	800c03e <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800c0c8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c0cc:	2b02      	cmp	r3, #2
 800c0ce:	b2da      	uxtb	r2, r3
 800c0d0:	d00b      	beq.n	800c0ea <USBD_StdEPReq+0xd2>
 800c0d2:	2a03      	cmp	r2, #3
 800c0d4:	d1ab      	bne.n	800c02e <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c0d6:	886b      	ldrh	r3, [r5, #2]
 800c0d8:	b91b      	cbnz	r3, 800c0e2 <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c0da:	064a      	lsls	r2, r1, #25
 800c0dc:	d001      	beq.n	800c0e2 <USBD_StdEPReq+0xca>
 800c0de:	88eb      	ldrh	r3, [r5, #6]
 800c0e0:	b39b      	cbz	r3, 800c14a <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f000 f8aa 	bl	800c23c <USBD_CtlSendStatus>
              break;
 800c0e8:	e7a9      	b.n	800c03e <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0ea:	064b      	lsls	r3, r1, #25
 800c0ec:	d09f      	beq.n	800c02e <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c0ee:	f000 fb53 	bl	800c798 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	2180      	movs	r1, #128	; 0x80
 800c0f6:	f000 fb4f 	bl	800c798 <USBD_LL_StallEP>
 800c0fa:	e7a0      	b.n	800c03e <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0fc:	0648      	lsls	r0, r1, #25
 800c0fe:	d196      	bne.n	800c02e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c100:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800c102:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c106:	4620      	mov	r0, r4
 800c108:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c10c:	bf4c      	ite	mi
 800c10e:	f104 0114 	addmi.w	r1, r4, #20
 800c112:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800c116:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c118:	f000 f860 	bl	800c1dc <USBD_CtlSendData>
              break;
 800c11c:	e78f      	b.n	800c03e <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c11e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c120:	2b00      	cmp	r3, #0
 800c122:	d084      	beq.n	800c02e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c124:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c128:	1c5d      	adds	r5, r3, #1
 800c12a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800c12e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800c132:	e7c0      	b.n	800c0b6 <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c134:	4620      	mov	r0, r4
 800c136:	f000 fb4b 	bl	800c7d0 <USBD_LL_IsStallEP>
 800c13a:	b120      	cbz	r0, 800c146 <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800c13c:	2301      	movs	r3, #1
 800c13e:	e7bc      	b.n	800c0ba <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c140:	f000 fb38 	bl	800c7b4 <USBD_LL_ClearStallEP>
 800c144:	e789      	b.n	800c05a <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800c146:	6028      	str	r0, [r5, #0]
 800c148:	e7b8      	b.n	800c0bc <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c14a:	f000 fb25 	bl	800c798 <USBD_LL_StallEP>
 800c14e:	e7c8      	b.n	800c0e2 <USBD_StdEPReq+0xca>

0800c150 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800c150:	780b      	ldrb	r3, [r1, #0]
 800c152:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800c154:	784b      	ldrb	r3, [r1, #1]
 800c156:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c158:	78ca      	ldrb	r2, [r1, #3]
 800c15a:	788b      	ldrb	r3, [r1, #2]
 800c15c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800c160:	8043      	strh	r3, [r0, #2]
 800c162:	794a      	ldrb	r2, [r1, #5]
 800c164:	790b      	ldrb	r3, [r1, #4]
 800c166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800c16a:	8083      	strh	r3, [r0, #4]
 800c16c:	79ca      	ldrb	r2, [r1, #7]
 800c16e:	798b      	ldrb	r3, [r1, #6]
 800c170:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800c174:	80c3      	strh	r3, [r0, #6]
}
 800c176:	4770      	bx	lr

0800c178 <USBD_CtlError>:
{
 800c178:	b510      	push	{r4, lr}
 800c17a:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c17c:	2180      	movs	r1, #128	; 0x80
 800c17e:	f000 fb0b 	bl	800c798 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c182:	2100      	movs	r1, #0
 800c184:	4620      	mov	r0, r4
}
 800c186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800c18a:	f000 bb05 	b.w	800c798 <USBD_LL_StallEP>
 800c18e:	bf00      	nop

0800c190 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800c190:	b308      	cbz	r0, 800c1d6 <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800c192:	7803      	ldrb	r3, [r0, #0]
{
 800c194:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 800c196:	b1fb      	cbz	r3, 800c1d8 <USBD_GetString+0x48>
 800c198:	4604      	mov	r4, r0
 800c19a:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 800c19e:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 800c1a0:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	2d00      	cmp	r5, #0
 800c1a8:	d1f9      	bne.n	800c19e <USBD_GetString+0xe>
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c1ae:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c1b0:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800c1b2:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c1b4:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800c1b6:	7804      	ldrb	r4, [r0, #0]
 800c1b8:	b15c      	cbz	r4, 800c1d2 <USBD_GetString+0x42>
  idx++;
 800c1ba:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800c1bc:	2500      	movs	r5, #0
    idx++;
 800c1be:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800c1c0:	54cc      	strb	r4, [r1, r3]
    idx++;
 800c1c2:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800c1c4:	b2d2      	uxtb	r2, r2
    idx++;
 800c1c6:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800c1c8:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800c1ca:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800c1ce:	2c00      	cmp	r4, #0
 800c1d0:	d1f5      	bne.n	800c1be <USBD_GetString+0x2e>
}
 800c1d2:	bc70      	pop	{r4, r5, r6}
 800c1d4:	4770      	bx	lr
 800c1d6:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800c1d8:	2302      	movs	r3, #2
 800c1da:	e7e8      	b.n	800c1ae <USBD_GetString+0x1e>

0800c1dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c1dc:	b538      	push	{r3, r4, r5, lr}
 800c1de:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1e0:	2502      	movs	r5, #2
{
 800c1e2:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1e4:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1e6:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800c1ea:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1ee:	f000 fb11 	bl	800c814 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	bd38      	pop	{r3, r4, r5, pc}
 800c1f6:	bf00      	nop

0800c1f8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c1f8:	b510      	push	{r4, lr}
 800c1fa:	460c      	mov	r4, r1
 800c1fc:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1fe:	2100      	movs	r1, #0
 800c200:	4622      	mov	r2, r4
 800c202:	f000 fb07 	bl	800c814 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c206:	2000      	movs	r0, #0
 800c208:	bd10      	pop	{r4, pc}
 800c20a:	bf00      	nop

0800c20c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c210:	2503      	movs	r5, #3
{
 800c212:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c214:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c216:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800c21a:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c21e:	f000 fb07 	bl	800c830 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c222:	2000      	movs	r0, #0
 800c224:	bd38      	pop	{r3, r4, r5, pc}
 800c226:	bf00      	nop

0800c228 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c228:	b510      	push	{r4, lr}
 800c22a:	460c      	mov	r4, r1
 800c22c:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c22e:	2100      	movs	r1, #0
 800c230:	4622      	mov	r2, r4
 800c232:	f000 fafd 	bl	800c830 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c236:	2000      	movs	r0, #0
 800c238:	bd10      	pop	{r4, pc}
 800c23a:	bf00      	nop

0800c23c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c23c:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c23e:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c240:	2504      	movs	r5, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c242:	461a      	mov	r2, r3
 800c244:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c246:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c24a:	f000 fae3 	bl	800c814 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c24e:	2000      	movs	r0, #0
 800c250:	bd38      	pop	{r3, r4, r5, pc}
 800c252:	bf00      	nop

0800c254 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c254:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c256:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c258:	2505      	movs	r5, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c25a:	461a      	mov	r2, r3
 800c25c:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c25e:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c262:	f000 fae5 	bl	800c830 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c266:	2000      	movs	r0, #0
 800c268:	bd38      	pop	{r3, r4, r5, pc}
 800c26a:	bf00      	nop

0800c26c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c26c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c26e:	2200      	movs	r2, #0
 800c270:	4919      	ldr	r1, [pc, #100]	; (800c2d8 <MX_USB_DEVICE_Init+0x6c>)
 800c272:	481a      	ldr	r0, [pc, #104]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c274:	f7ff fb6c 	bl	800b950 <USBD_Init>
 800c278:	b988      	cbnz	r0, 800c29e <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c27a:	4919      	ldr	r1, [pc, #100]	; (800c2e0 <MX_USB_DEVICE_Init+0x74>)
 800c27c:	4817      	ldr	r0, [pc, #92]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c27e:	f7ff fb7b 	bl	800b978 <USBD_RegisterClass>
 800c282:	b9a0      	cbnz	r0, 800c2ae <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c284:	4917      	ldr	r1, [pc, #92]	; (800c2e4 <MX_USB_DEVICE_Init+0x78>)
 800c286:	4815      	ldr	r0, [pc, #84]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c288:	f7ff fb12 	bl	800b8b0 <USBD_CDC_RegisterInterface>
 800c28c:	b9b8      	cbnz	r0, 800c2be <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c28e:	4813      	ldr	r0, [pc, #76]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c290:	f7ff fb8c 	bl	800b9ac <USBD_Start>
 800c294:	b9d0      	cbnz	r0, 800c2cc <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c296:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c29a:	f7fb ba59 	b.w	8007750 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800c29e:	f7f6 fbd1 	bl	8002a44 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c2a2:	490f      	ldr	r1, [pc, #60]	; (800c2e0 <MX_USB_DEVICE_Init+0x74>)
 800c2a4:	480d      	ldr	r0, [pc, #52]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c2a6:	f7ff fb67 	bl	800b978 <USBD_RegisterClass>
 800c2aa:	2800      	cmp	r0, #0
 800c2ac:	d0ea      	beq.n	800c284 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800c2ae:	f7f6 fbc9 	bl	8002a44 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c2b2:	490c      	ldr	r1, [pc, #48]	; (800c2e4 <MX_USB_DEVICE_Init+0x78>)
 800c2b4:	4809      	ldr	r0, [pc, #36]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c2b6:	f7ff fafb 	bl	800b8b0 <USBD_CDC_RegisterInterface>
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	d0e7      	beq.n	800c28e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800c2be:	f7f6 fbc1 	bl	8002a44 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c2c2:	4806      	ldr	r0, [pc, #24]	; (800c2dc <MX_USB_DEVICE_Init+0x70>)
 800c2c4:	f7ff fb72 	bl	800b9ac <USBD_Start>
 800c2c8:	2800      	cmp	r0, #0
 800c2ca:	d0e4      	beq.n	800c296 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800c2cc:	f7f6 fbba 	bl	8002a44 <Error_Handler>
}
 800c2d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c2d4:	f7fb ba3c 	b.w	8007750 <HAL_PWREx_EnableUSBVoltageDetector>
 800c2d8:	240003bc 	.word	0x240003bc
 800c2dc:	2400e748 	.word	0x2400e748
 800c2e0:	24000290 	.word	0x24000290
 800c2e4:	240003a0 	.word	0x240003a0

0800c2e8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800c2e8:	2000      	movs	r0, #0
 800c2ea:	4770      	bx	lr

0800c2ec <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	4770      	bx	lr

0800c2f0 <CDC_Receive_FS>:
{
 800c2f0:	b570      	push	{r4, r5, r6, lr}
 800c2f2:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2f4:	4e08      	ldr	r6, [pc, #32]	; (800c318 <CDC_Receive_FS+0x28>)
{
 800c2f6:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	4621      	mov	r1, r4
 800c2fc:	f7ff faec 	bl	800b8d8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c300:	4630      	mov	r0, r6
 800c302:	f7ff fb0b 	bl	800b91c <USBD_CDC_ReceivePacket>
 800c306:	682a      	ldr	r2, [r5, #0]
 800c308:	4b04      	ldr	r3, [pc, #16]	; (800c31c <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800c30a:	4621      	mov	r1, r4
 800c30c:	4804      	ldr	r0, [pc, #16]	; (800c320 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c30e:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800c310:	f001 fbfa 	bl	800db08 <memcpy>
}
 800c314:	2000      	movs	r0, #0
 800c316:	bd70      	pop	{r4, r5, r6, pc}
 800c318:	2400e748 	.word	0x2400e748
 800c31c:	24000a44 	.word	0x24000a44
 800c320:	24000944 	.word	0x24000944

0800c324 <CDC_Init_FS>:
{
 800c324:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c326:	4c06      	ldr	r4, [pc, #24]	; (800c340 <CDC_Init_FS+0x1c>)
 800c328:	2200      	movs	r2, #0
 800c32a:	4906      	ldr	r1, [pc, #24]	; (800c344 <CDC_Init_FS+0x20>)
 800c32c:	4620      	mov	r0, r4
 800c32e:	f7ff fac7 	bl	800b8c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c332:	4620      	mov	r0, r4
 800c334:	4904      	ldr	r1, [pc, #16]	; (800c348 <CDC_Init_FS+0x24>)
 800c336:	f7ff facf 	bl	800b8d8 <USBD_CDC_SetRxBuffer>
}
 800c33a:	2000      	movs	r0, #0
 800c33c:	bd10      	pop	{r4, pc}
 800c33e:	bf00      	nop
 800c340:	2400e748 	.word	0x2400e748
 800c344:	2400f218 	.word	0x2400f218
 800c348:	2400ea18 	.word	0x2400ea18

0800c34c <CDC_Control_FS>:
  switch(cmd)
 800c34c:	2820      	cmp	r0, #32
 800c34e:	d00a      	beq.n	800c366 <CDC_Control_FS+0x1a>
 800c350:	2821      	cmp	r0, #33	; 0x21
 800c352:	d106      	bne.n	800c362 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800c354:	4b0a      	ldr	r3, [pc, #40]	; (800c380 <CDC_Control_FS+0x34>)
 800c356:	6818      	ldr	r0, [r3, #0]
 800c358:	889a      	ldrh	r2, [r3, #4]
 800c35a:	799b      	ldrb	r3, [r3, #6]
 800c35c:	6008      	str	r0, [r1, #0]
 800c35e:	808a      	strh	r2, [r1, #4]
 800c360:	718b      	strb	r3, [r1, #6]
}
 800c362:	2000      	movs	r0, #0
 800c364:	4770      	bx	lr
{
 800c366:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c368:	4b05      	ldr	r3, [pc, #20]	; (800c380 <CDC_Control_FS+0x34>)
 800c36a:	6808      	ldr	r0, [r1, #0]
 800c36c:	888c      	ldrh	r4, [r1, #4]
 800c36e:	798a      	ldrb	r2, [r1, #6]
 800c370:	6018      	str	r0, [r3, #0]
}
 800c372:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c374:	809c      	strh	r4, [r3, #4]
 800c376:	719a      	strb	r2, [r3, #6]
}
 800c378:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	240003b4 	.word	0x240003b4

0800c384 <CDC_Transmit_FS>:
{
 800c384:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c386:	4c09      	ldr	r4, [pc, #36]	; (800c3ac <CDC_Transmit_FS+0x28>)
 800c388:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800c38c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c390:	b10b      	cbz	r3, 800c396 <CDC_Transmit_FS+0x12>
}
 800c392:	2001      	movs	r0, #1
 800c394:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c396:	460a      	mov	r2, r1
 800c398:	4601      	mov	r1, r0
 800c39a:	4620      	mov	r0, r4
 800c39c:	f7ff fa90 	bl	800b8c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c3a0:	4620      	mov	r0, r4
}
 800c3a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c3a6:	f7ff baa1 	b.w	800b8ec <USBD_CDC_TransmitPacket>
 800c3aa:	bf00      	nop
 800c3ac:	2400e748 	.word	0x2400e748

0800c3b0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c3b0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800c3b2:	4801      	ldr	r0, [pc, #4]	; (800c3b8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800c3b4:	800b      	strh	r3, [r1, #0]
}
 800c3b6:	4770      	bx	lr
 800c3b8:	240003d8 	.word	0x240003d8

0800c3bc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c3bc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800c3be:	4801      	ldr	r0, [pc, #4]	; (800c3c4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800c3c0:	800b      	strh	r3, [r1, #0]
}
 800c3c2:	4770      	bx	lr
 800c3c4:	240003ec 	.word	0x240003ec

0800c3c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3c8:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3ca:	4c04      	ldr	r4, [pc, #16]	; (800c3dc <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800c3cc:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3ce:	4804      	ldr	r0, [pc, #16]	; (800c3e0 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800c3d0:	4621      	mov	r1, r4
 800c3d2:	f7ff fedd 	bl	800c190 <USBD_GetString>
  return USBD_StrDesc;
}
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	bd10      	pop	{r4, pc}
 800c3da:	bf00      	nop
 800c3dc:	2400fa18 	.word	0x2400fa18
 800c3e0:	08017be8 	.word	0x08017be8

0800c3e4 <USBD_FS_ProductStrDescriptor>:
{
 800c3e4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3e6:	4c04      	ldr	r4, [pc, #16]	; (800c3f8 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800c3e8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3ea:	4804      	ldr	r0, [pc, #16]	; (800c3fc <USBD_FS_ProductStrDescriptor+0x18>)
 800c3ec:	4621      	mov	r1, r4
 800c3ee:	f7ff fecf 	bl	800c190 <USBD_GetString>
}
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	bd10      	pop	{r4, pc}
 800c3f6:	bf00      	nop
 800c3f8:	2400fa18 	.word	0x2400fa18
 800c3fc:	08017bfc 	.word	0x08017bfc

0800c400 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c400:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c402:	4c04      	ldr	r4, [pc, #16]	; (800c414 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800c404:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c406:	4804      	ldr	r0, [pc, #16]	; (800c418 <USBD_FS_ConfigStrDescriptor+0x18>)
 800c408:	4621      	mov	r1, r4
 800c40a:	f7ff fec1 	bl	800c190 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c40e:	4620      	mov	r0, r4
 800c410:	bd10      	pop	{r4, pc}
 800c412:	bf00      	nop
 800c414:	2400fa18 	.word	0x2400fa18
 800c418:	08017c14 	.word	0x08017c14

0800c41c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c41c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c41e:	4c04      	ldr	r4, [pc, #16]	; (800c430 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800c420:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c422:	4804      	ldr	r0, [pc, #16]	; (800c434 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800c424:	4621      	mov	r1, r4
 800c426:	f7ff feb3 	bl	800c190 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c42a:	4620      	mov	r0, r4
 800c42c:	bd10      	pop	{r4, pc}
 800c42e:	bf00      	nop
 800c430:	2400fa18 	.word	0x2400fa18
 800c434:	08017c20 	.word	0x08017c20

0800c438 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c438:	4a42      	ldr	r2, [pc, #264]	; (800c544 <USBD_FS_SerialStrDescriptor+0x10c>)
  *length = USB_SIZ_STRING_SERIAL;
 800c43a:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c43c:	4b42      	ldr	r3, [pc, #264]	; (800c548 <USBD_FS_SerialStrDescriptor+0x110>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c43e:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800c440:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800c442:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800c444:	18d3      	adds	r3, r2, r3
 800c446:	d101      	bne.n	800c44c <USBD_FS_SerialStrDescriptor+0x14>
}
 800c448:	4840      	ldr	r0, [pc, #256]	; (800c54c <USBD_FS_SerialStrDescriptor+0x114>)
 800c44a:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800c44c:	0f1a      	lsrs	r2, r3, #28
 800c44e:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c452:	493f      	ldr	r1, [pc, #252]	; (800c550 <USBD_FS_SerialStrDescriptor+0x118>)
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c454:	bf2c      	ite	cs
 800c456:	f102 0037 	addcs.w	r0, r2, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c45a:	f102 0030 	addcc.w	r0, r2, #48	; 0x30
 800c45e:	4a3b      	ldr	r2, [pc, #236]	; (800c54c <USBD_FS_SerialStrDescriptor+0x114>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c460:	6809      	ldr	r1, [r1, #0]
{
 800c462:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + '0';
 800c464:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800c466:	f3c3 6003 	ubfx	r0, r3, #24, #4
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800c46a:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c46c:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c46e:	70d4      	strb	r4, [r2, #3]
 800c470:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c474:	bf8c      	ite	hi
 800c476:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c478:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c47a:	7154      	strb	r4, [r2, #5]
 800c47c:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c47e:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800c480:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800c484:	71d4      	strb	r4, [r2, #7]
 800c486:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c488:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c48a:	7254      	strb	r4, [r2, #9]
 800c48c:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c490:	bf8c      	ite	hi
 800c492:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c494:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c496:	72d4      	strb	r4, [r2, #11]
 800c498:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c49a:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800c49c:	f3c3 4003 	ubfx	r0, r3, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c4a0:	7354      	strb	r4, [r2, #13]
    if (((value >> 28)) < 0xA)
 800c4a2:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4a4:	bf8c      	ite	hi
 800c4a6:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4a8:	3030      	addls	r0, #48	; 0x30
 800c4aa:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800c4ac:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800c4b0:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4b2:	bf8c      	ite	hi
 800c4b4:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4b6:	3030      	addls	r0, #48	; 0x30
 800c4b8:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800c4ba:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800c4be:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4c0:	bf8c      	ite	hi
 800c4c2:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4c4:	3030      	addls	r0, #48	; 0x30
 800c4c6:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800c4c8:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800c4cc:	f003 030f 	and.w	r3, r3, #15
 800c4d0:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4d2:	bf8c      	ite	hi
 800c4d4:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4d6:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800c4d8:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4da:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800c4dc:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4e0:	bf94      	ite	ls
 800c4e2:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4e4:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800c4e6:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800c4ea:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4ec:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800c4ee:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800c4f2:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4f6:	bf2c      	ite	cs
 800c4f8:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4fa:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c4fc:	7450      	strb	r0, [r2, #17]
 800c4fe:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c500:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800c502:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800c506:	74d0      	strb	r0, [r2, #19]
 800c508:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800c50a:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c50c:	7550      	strb	r0, [r2, #21]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c50e:	bf8c      	ite	hi
 800c510:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c512:	3330      	addls	r3, #48	; 0x30
}
 800c514:	480d      	ldr	r0, [pc, #52]	; (800c54c <USBD_FS_SerialStrDescriptor+0x114>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800c516:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800c518:	f3c1 5303 	ubfx	r3, r1, #20, #4
 800c51c:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c51e:	bf8c      	ite	hi
 800c520:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c522:	3330      	addls	r3, #48	; 0x30
 800c524:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800c526:	f3c1 4303 	ubfx	r3, r1, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c52a:	2100      	movs	r1, #0
    if (((value >> 28)) < 0xA)
 800c52c:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c52e:	75d1      	strb	r1, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800c530:	bf94      	ite	ls
 800c532:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c534:	3337      	addhi	r3, #55	; 0x37
 800c536:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800c538:	2300      	movs	r3, #0
 800c53a:	7653      	strb	r3, [r2, #25]
}
 800c53c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c540:	4770      	bx	lr
 800c542:	bf00      	nop
 800c544:	1ff1e800 	.word	0x1ff1e800
 800c548:	1ff1e808 	.word	0x1ff1e808
 800c54c:	240003f0 	.word	0x240003f0
 800c550:	1ff1e804 	.word	0x1ff1e804

0800c554 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c554:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800c558:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c55a:	2100      	movs	r1, #0
{
 800c55c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c55e:	22bc      	movs	r2, #188	; 0xbc
 800c560:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c562:	9106      	str	r1, [sp, #24]
 800c564:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800c568:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c56c:	f001 fada 	bl	800db24 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c570:	6822      	ldr	r2, [r4, #0]
 800c572:	4b25      	ldr	r3, [pc, #148]	; (800c608 <HAL_PCD_MspInit+0xb4>)
 800c574:	429a      	cmp	r2, r3
 800c576:	d002      	beq.n	800c57e <HAL_PCD_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c578:	b036      	add	sp, #216	; 0xd8
 800c57a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c57e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c582:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c586:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c588:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c58a:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c58c:	f7fc f850 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 800c590:	bbb0      	cbnz	r0, 800c600 <HAL_PCD_MspInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c592:	4c1e      	ldr	r4, [pc, #120]	; (800c60c <HAL_PCD_MspInit+0xb8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800c594:	f7fb f8dc 	bl	8007750 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c598:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c59c:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c59e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c5a2:	2702      	movs	r7, #2
 800c5a4:	f04f 0800 	mov.w	r8, #0
 800c5a8:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5ac:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5b0:	a902      	add	r1, sp, #8
 800c5b2:	4817      	ldr	r0, [pc, #92]	; (800c610 <HAL_PCD_MspInit+0xbc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5b4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800c5b8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c5bc:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5be:	f003 0301 	and.w	r3, r3, #1
 800c5c2:	9300      	str	r3, [sp, #0]
 800c5c4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c5c6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c5ca:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5ce:	f7fa f977 	bl	80068c0 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5d2:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5de:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5e0:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800c5e4:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800c5e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5ec:	9301      	str	r3, [sp, #4]
 800c5ee:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5f0:	f7f8 fc46 	bl	8004e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c5f4:	2065      	movs	r0, #101	; 0x65
 800c5f6:	f7f8 fc7d 	bl	8004ef4 <HAL_NVIC_EnableIRQ>
}
 800c5fa:	b036      	add	sp, #216	; 0xd8
 800c5fc:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
      Error_Handler();
 800c600:	f7f6 fa20 	bl	8002a44 <Error_Handler>
 800c604:	e7c5      	b.n	800c592 <HAL_PCD_MspInit+0x3e>
 800c606:	bf00      	nop
 800c608:	40080000 	.word	0x40080000
 800c60c:	58024400 	.word	0x58024400
 800c610:	58020000 	.word	0x58020000

0800c614 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c614:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800c618:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c61c:	f7ff b9d8 	b.w	800b9d0 <USBD_LL_SetupStage>

0800c620 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c620:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c624:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c628:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c62c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c630:	f7ff b9fe 	b.w	800ba30 <USBD_LL_DataOutStage>

0800c634 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c634:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c638:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c63c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c640:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c642:	f7ff ba29 	b.w	800ba98 <USBD_LL_DataInStage>
 800c646:	bf00      	nop

0800c648 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c648:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c64c:	f7ff bac2 	b.w	800bbd4 <USBD_LL_SOF>

0800c650 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c650:	68c1      	ldr	r1, [r0, #12]
{
 800c652:	b510      	push	{r4, lr}
 800c654:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c656:	b111      	cbz	r1, 800c65e <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c658:	2902      	cmp	r1, #2
 800c65a:	d10a      	bne.n	800c672 <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800c65c:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c65e:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800c662:	f7ff fa9b 	bl	800bb9c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c666:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800c66a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c66e:	f7ff ba69 	b.w	800bb44 <USBD_LL_Reset>
    Error_Handler();
 800c672:	f7f6 f9e7 	bl	8002a44 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c676:	2101      	movs	r1, #1
 800c678:	e7f1      	b.n	800c65e <HAL_PCD_ResetCallback+0xe>
 800c67a:	bf00      	nop

0800c67c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c67c:	b510      	push	{r4, lr}
 800c67e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c680:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c684:	f7ff fa8e 	bl	800bba4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c688:	6822      	ldr	r2, [r4, #0]
 800c68a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800c68e:	f043 0301 	orr.w	r3, r3, #1
 800c692:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c696:	6a23      	ldr	r3, [r4, #32]
 800c698:	b123      	cbz	r3, 800c6a4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c69a:	4a03      	ldr	r2, [pc, #12]	; (800c6a8 <HAL_PCD_SuspendCallback+0x2c>)
 800c69c:	6913      	ldr	r3, [r2, #16]
 800c69e:	f043 0306 	orr.w	r3, r3, #6
 800c6a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c6a4:	bd10      	pop	{r4, pc}
 800c6a6:	bf00      	nop
 800c6a8:	e000ed00 	.word	0xe000ed00

0800c6ac <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c6ac:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6b0:	f7ff ba84 	b.w	800bbbc <USBD_LL_Resume>

0800c6b4 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6b4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6b8:	f7ff bab4 	b.w	800bc24 <USBD_LL_IsoOUTIncomplete>

0800c6bc <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6bc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6c0:	f7ff ba9c 	b.w	800bbfc <USBD_LL_IsoINIncomplete>

0800c6c4 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6c4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6c8:	f7ff bac0 	b.w	800bc4c <USBD_LL_DevConnected>

0800c6cc <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6cc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6d0:	f7ff babe 	b.w	800bc50 <USBD_LL_DevDisconnected>

0800c6d4 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c6d4:	7802      	ldrb	r2, [r0, #0]
 800c6d6:	b10a      	cbz	r2, 800c6dc <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800c6d8:	2000      	movs	r0, #0
 800c6da:	4770      	bx	lr
{
 800c6dc:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800c6de:	4b15      	ldr	r3, [pc, #84]	; (800c734 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c6e0:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c6e2:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c6e4:	4d14      	ldr	r5, [pc, #80]	; (800c738 <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800c6e6:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c6ea:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c6ee:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c6f0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c6f2:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c6f4:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c6f6:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c6fa:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c6fe:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c702:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c706:	f7fa fa81 	bl	8006c0c <HAL_PCD_Init>
 800c70a:	b978      	cbnz	r0, 800c72c <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c70c:	2180      	movs	r1, #128	; 0x80
 800c70e:	4809      	ldr	r0, [pc, #36]	; (800c734 <USBD_LL_Init+0x60>)
 800c710:	f7fa ffda 	bl	80076c8 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c714:	2240      	movs	r2, #64	; 0x40
 800c716:	2100      	movs	r1, #0
 800c718:	4806      	ldr	r0, [pc, #24]	; (800c734 <USBD_LL_Init+0x60>)
 800c71a:	f7fa ffb1 	bl	8007680 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c71e:	2280      	movs	r2, #128	; 0x80
 800c720:	2101      	movs	r1, #1
 800c722:	4804      	ldr	r0, [pc, #16]	; (800c734 <USBD_LL_Init+0x60>)
 800c724:	f7fa ffac 	bl	8007680 <HAL_PCDEx_SetTxFiFo>
}
 800c728:	2000      	movs	r0, #0
 800c72a:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800c72c:	f7f6 f98a 	bl	8002a44 <Error_Handler>
 800c730:	e7ec      	b.n	800c70c <USBD_LL_Init+0x38>
 800c732:	bf00      	nop
 800c734:	2400fc18 	.word	0x2400fc18
 800c738:	40080000 	.word	0x40080000

0800c73c <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800c73c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c740:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c742:	f7fa faf9 	bl	8006d38 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800c746:	2803      	cmp	r0, #3
 800c748:	d802      	bhi.n	800c750 <USBD_LL_Start+0x14>
 800c74a:	4b02      	ldr	r3, [pc, #8]	; (800c754 <USBD_LL_Start+0x18>)
 800c74c:	5c18      	ldrb	r0, [r3, r0]
}
 800c74e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c750:	2003      	movs	r0, #3
}
 800c752:	bd08      	pop	{r3, pc}
 800c754:	08017c30 	.word	0x08017c30

0800c758 <USBD_LL_OpenEP>:
{
 800c758:	b510      	push	{r4, lr}
 800c75a:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c75c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c760:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c762:	4623      	mov	r3, r4
 800c764:	f7fa fe48 	bl	80073f8 <HAL_PCD_EP_Open>
  switch (hal_status)
 800c768:	2803      	cmp	r0, #3
 800c76a:	d802      	bhi.n	800c772 <USBD_LL_OpenEP+0x1a>
 800c76c:	4b02      	ldr	r3, [pc, #8]	; (800c778 <USBD_LL_OpenEP+0x20>)
 800c76e:	5c18      	ldrb	r0, [r3, r0]
}
 800c770:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c772:	2003      	movs	r0, #3
}
 800c774:	bd10      	pop	{r4, pc}
 800c776:	bf00      	nop
 800c778:	08017c30 	.word	0x08017c30

0800c77c <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c77c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c780:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c782:	f7fa fe73 	bl	800746c <HAL_PCD_EP_Close>
  switch (hal_status)
 800c786:	2803      	cmp	r0, #3
 800c788:	d802      	bhi.n	800c790 <USBD_LL_CloseEP+0x14>
 800c78a:	4b02      	ldr	r3, [pc, #8]	; (800c794 <USBD_LL_CloseEP+0x18>)
 800c78c:	5c18      	ldrb	r0, [r3, r0]
}
 800c78e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c790:	2003      	movs	r0, #3
}
 800c792:	bd08      	pop	{r3, pc}
 800c794:	08017c30 	.word	0x08017c30

0800c798 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c798:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c79c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c79e:	f7fa feef 	bl	8007580 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800c7a2:	2803      	cmp	r0, #3
 800c7a4:	d802      	bhi.n	800c7ac <USBD_LL_StallEP+0x14>
 800c7a6:	4b02      	ldr	r3, [pc, #8]	; (800c7b0 <USBD_LL_StallEP+0x18>)
 800c7a8:	5c18      	ldrb	r0, [r3, r0]
}
 800c7aa:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c7ac:	2003      	movs	r0, #3
}
 800c7ae:	bd08      	pop	{r3, pc}
 800c7b0:	08017c30 	.word	0x08017c30

0800c7b4 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7b4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c7b8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7ba:	f7fa ff25 	bl	8007608 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800c7be:	2803      	cmp	r0, #3
 800c7c0:	d802      	bhi.n	800c7c8 <USBD_LL_ClearStallEP+0x14>
 800c7c2:	4b02      	ldr	r3, [pc, #8]	; (800c7cc <USBD_LL_ClearStallEP+0x18>)
 800c7c4:	5c18      	ldrb	r0, [r3, r0]
}
 800c7c6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7c8:	2003      	movs	r0, #3
}
 800c7ca:	bd08      	pop	{r3, pc}
 800c7cc:	08017c30 	.word	0x08017c30

0800c7d0 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800c7d0:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c7d2:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800c7d6:	d406      	bmi.n	800c7e6 <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c7d8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c7dc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c7e0:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800c7e4:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c7e6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800c7ea:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c7ee:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c7f2:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800c7f6:	4770      	bx	lr

0800c7f8 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c7f8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c7fc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c7fe:	f7fa fde7 	bl	80073d0 <HAL_PCD_SetAddress>
  switch (hal_status)
 800c802:	2803      	cmp	r0, #3
 800c804:	d802      	bhi.n	800c80c <USBD_LL_SetUSBAddress+0x14>
 800c806:	4b02      	ldr	r3, [pc, #8]	; (800c810 <USBD_LL_SetUSBAddress+0x18>)
 800c808:	5c18      	ldrb	r0, [r3, r0]
}
 800c80a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c80c:	2003      	movs	r0, #3
}
 800c80e:	bd08      	pop	{r3, pc}
 800c810:	08017c30 	.word	0x08017c30

0800c814 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c814:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c818:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c81a:	f7fa fe8d 	bl	8007538 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800c81e:	2803      	cmp	r0, #3
 800c820:	d802      	bhi.n	800c828 <USBD_LL_Transmit+0x14>
 800c822:	4b02      	ldr	r3, [pc, #8]	; (800c82c <USBD_LL_Transmit+0x18>)
 800c824:	5c18      	ldrb	r0, [r3, r0]
}
 800c826:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c828:	2003      	movs	r0, #3
}
 800c82a:	bd08      	pop	{r3, pc}
 800c82c:	08017c30 	.word	0x08017c30

0800c830 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c830:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c834:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c836:	f7fa fe4d 	bl	80074d4 <HAL_PCD_EP_Receive>
  switch (hal_status)
 800c83a:	2803      	cmp	r0, #3
 800c83c:	d802      	bhi.n	800c844 <USBD_LL_PrepareReceive+0x14>
 800c83e:	4b02      	ldr	r3, [pc, #8]	; (800c848 <USBD_LL_PrepareReceive+0x18>)
 800c840:	5c18      	ldrb	r0, [r3, r0]
}
 800c842:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c844:	2003      	movs	r0, #3
}
 800c846:	bd08      	pop	{r3, pc}
 800c848:	08017c30 	.word	0x08017c30

0800c84c <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c84c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c850:	f7fa be68 	b.w	8007524 <HAL_PCD_EP_GetRxCount>

0800c854 <USBD_static_malloc>:
}
 800c854:	4800      	ldr	r0, [pc, #0]	; (800c858 <USBD_static_malloc+0x4>)
 800c856:	4770      	bx	lr
 800c858:	2400071c 	.word	0x2400071c

0800c85c <USBD_static_free>:
}
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop

0800c860 <arm_cfft_radix8by2_f32>:
 800c860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c864:	4607      	mov	r7, r0
 800c866:	4608      	mov	r0, r1
 800c868:	ed2d 8b06 	vpush	{d8-d10}
 800c86c:	f8b7 c000 	ldrh.w	ip, [r7]
 800c870:	687a      	ldr	r2, [r7, #4]
 800c872:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800c876:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800c87a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c87e:	f000 80ac 	beq.w	800c9da <arm_cfft_radix8by2_f32+0x17a>
 800c882:	008c      	lsls	r4, r1, #2
 800c884:	f100 0310 	add.w	r3, r0, #16
 800c888:	3210      	adds	r2, #16
 800c88a:	f108 0610 	add.w	r6, r8, #16
 800c88e:	3410      	adds	r4, #16
 800c890:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800c894:	1905      	adds	r5, r0, r4
 800c896:	4444      	add	r4, r8
 800c898:	ed16 7a04 	vldr	s14, [r6, #-16]
 800c89c:	3310      	adds	r3, #16
 800c89e:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800c8a2:	3510      	adds	r5, #16
 800c8a4:	ed56 0a03 	vldr	s1, [r6, #-12]
 800c8a8:	3210      	adds	r2, #16
 800c8aa:	ee74 9a87 	vadd.f32	s19, s9, s14
 800c8ae:	ed56 7a02 	vldr	s15, [r6, #-8]
 800c8b2:	ed56 2a01 	vldr	s5, [r6, #-4]
 800c8b6:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800c8ba:	ed54 5a04 	vldr	s11, [r4, #-16]
 800c8be:	3610      	adds	r6, #16
 800c8c0:	ed14 5a03 	vldr	s10, [r4, #-12]
 800c8c4:	3410      	adds	r4, #16
 800c8c6:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800c8ca:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800c8ce:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800c8d2:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800c8d6:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800c8da:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800c8de:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800c8e2:	ee33 8a83 	vadd.f32	s16, s7, s6
 800c8e6:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800c8ea:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800c8ee:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800c8f2:	ee34 0a06 	vadd.f32	s0, s8, s12
 800c8f6:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800c8fa:	ee77 aa20 	vadd.f32	s21, s14, s1
 800c8fe:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800c902:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800c906:	ee72 9a22 	vadd.f32	s19, s4, s5
 800c90a:	ee71 8a05 	vadd.f32	s17, s2, s10
 800c90e:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800c912:	ee37 7a60 	vsub.f32	s14, s14, s1
 800c916:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800c91a:	ee35 5a41 	vsub.f32	s10, s10, s2
 800c91e:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800c922:	ee36 6a44 	vsub.f32	s12, s12, s8
 800c926:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800c92a:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800c92e:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800c932:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800c936:	ee72 7a62 	vsub.f32	s15, s4, s5
 800c93a:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800c93e:	ee73 2a63 	vsub.f32	s5, s6, s7
 800c942:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800c946:	4563      	cmp	r3, ip
 800c948:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800c94c:	ee24 3a84 	vmul.f32	s6, s9, s8
 800c950:	ee27 2a26 	vmul.f32	s4, s14, s13
 800c954:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800c958:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800c95c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800c960:	ee65 5a84 	vmul.f32	s11, s11, s8
 800c964:	ee65 6a26 	vmul.f32	s13, s10, s13
 800c968:	ee25 5a04 	vmul.f32	s10, s10, s8
 800c96c:	ee37 7a64 	vsub.f32	s14, s14, s9
 800c970:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800c974:	ee33 4a02 	vadd.f32	s8, s6, s4
 800c978:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800c97c:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800c980:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800c984:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800c988:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800c98c:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800c990:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800c994:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800c998:	ee27 4a87 	vmul.f32	s8, s15, s14
 800c99c:	ee61 5a87 	vmul.f32	s11, s3, s14
 800c9a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c9a4:	ee22 5a87 	vmul.f32	s10, s5, s14
 800c9a8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800c9ac:	ee26 6a26 	vmul.f32	s12, s12, s13
 800c9b0:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800c9b4:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c9b8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c9bc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c9c0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c9c4:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800c9c8:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800c9cc:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800c9d0:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800c9d4:	f47f af60 	bne.w	800c898 <arm_cfft_radix8by2_f32+0x38>
 800c9d8:	687a      	ldr	r2, [r7, #4]
 800c9da:	b28c      	uxth	r4, r1
 800c9dc:	2302      	movs	r3, #2
 800c9de:	4621      	mov	r1, r4
 800c9e0:	f000 fda6 	bl	800d530 <arm_radix8_butterfly_f32>
 800c9e4:	4621      	mov	r1, r4
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	4640      	mov	r0, r8
 800c9ea:	2302      	movs	r3, #2
 800c9ec:	ecbd 8b06 	vpop	{d8-d10}
 800c9f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f4:	f000 bd9c 	b.w	800d530 <arm_radix8_butterfly_f32>

0800c9f8 <arm_cfft_radix8by4_f32>:
 800c9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9fc:	ed2d 8b04 	vpush	{d8-d9}
 800ca00:	8804      	ldrh	r4, [r0, #0]
 800ca02:	b08d      	sub	sp, #52	; 0x34
 800ca04:	6842      	ldr	r2, [r0, #4]
 800ca06:	460d      	mov	r5, r1
 800ca08:	0864      	lsrs	r4, r4, #1
 800ca0a:	edd1 7a00 	vldr	s15, [r1]
 800ca0e:	edd1 5a01 	vldr	s11, [r1, #4]
 800ca12:	00a3      	lsls	r3, r4, #2
 800ca14:	18ce      	adds	r6, r1, r3
 800ca16:	18f7      	adds	r7, r6, r3
 800ca18:	ed96 7a00 	vldr	s14, [r6]
 800ca1c:	ed96 4a01 	vldr	s8, [r6, #4]
 800ca20:	ed97 6a00 	vldr	s12, [r7]
 800ca24:	edd7 4a01 	vldr	s9, [r7, #4]
 800ca28:	ee77 6a86 	vadd.f32	s13, s15, s12
 800ca2c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ca30:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800ca34:	ee77 2a26 	vadd.f32	s5, s14, s13
 800ca38:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800ca3c:	ee74 3a27 	vadd.f32	s7, s8, s15
 800ca40:	ee76 4a44 	vsub.f32	s9, s12, s8
 800ca44:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800ca48:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ca4c:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800ca50:	ee37 7a25 	vadd.f32	s14, s14, s11
 800ca54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ca58:	0860      	lsrs	r0, r4, #1
 800ca5a:	f102 0408 	add.w	r4, r2, #8
 800ca5e:	9405      	str	r4, [sp, #20]
 800ca60:	f102 0410 	add.w	r4, r2, #16
 800ca64:	9009      	str	r0, [sp, #36]	; 0x24
 800ca66:	f1a0 0902 	sub.w	r9, r0, #2
 800ca6a:	9403      	str	r4, [sp, #12]
 800ca6c:	18fc      	adds	r4, r7, r3
 800ca6e:	f102 0018 	add.w	r0, r2, #24
 800ca72:	ed94 5a00 	vldr	s10, [r4]
 800ca76:	ed94 3a01 	vldr	s6, [r4, #4]
 800ca7a:	ee72 2a85 	vadd.f32	s5, s5, s10
 800ca7e:	9004      	str	r0, [sp, #16]
 800ca80:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ca84:	4620      	mov	r0, r4
 800ca86:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ca8a:	9408      	str	r4, [sp, #32]
 800ca8c:	ee12 ca90 	vmov	ip, s5
 800ca90:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800ca94:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ca98:	f845 cb08 	str.w	ip, [r5], #8
 800ca9c:	ee13 ca90 	vmov	ip, s7
 800caa0:	ed96 2a01 	vldr	s4, [r6, #4]
 800caa4:	ee74 4a05 	vadd.f32	s9, s8, s10
 800caa8:	edd4 2a01 	vldr	s5, [r4, #4]
 800caac:	ee37 7a45 	vsub.f32	s14, s14, s10
 800cab0:	ee36 6a02 	vadd.f32	s12, s12, s4
 800cab4:	9500      	str	r5, [sp, #0]
 800cab6:	460d      	mov	r5, r1
 800cab8:	ee36 6a22 	vadd.f32	s12, s12, s5
 800cabc:	ed81 6a01 	vstr	s12, [r1, #4]
 800cac0:	4631      	mov	r1, r6
 800cac2:	f841 cb08 	str.w	ip, [r1], #8
 800cac6:	ee16 ca90 	vmov	ip, s13
 800caca:	9106      	str	r1, [sp, #24]
 800cacc:	4639      	mov	r1, r7
 800cace:	edc6 4a01 	vstr	s9, [r6, #4]
 800cad2:	f841 cb08 	str.w	ip, [r1], #8
 800cad6:	9102      	str	r1, [sp, #8]
 800cad8:	ee17 1a90 	vmov	r1, s15
 800cadc:	edc7 5a01 	vstr	s11, [r7, #4]
 800cae0:	f840 1b08 	str.w	r1, [r0], #8
 800cae4:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800cae8:	9001      	str	r0, [sp, #4]
 800caea:	ed84 7a01 	vstr	s14, [r4, #4]
 800caee:	9107      	str	r1, [sp, #28]
 800caf0:	f000 8135 	beq.w	800cd5e <arm_cfft_radix8by4_f32+0x366>
 800caf4:	3b0c      	subs	r3, #12
 800caf6:	f102 0920 	add.w	r9, r2, #32
 800cafa:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800cafe:	4622      	mov	r2, r4
 800cb00:	468b      	mov	fp, r1
 800cb02:	f105 0e10 	add.w	lr, r5, #16
 800cb06:	4423      	add	r3, r4
 800cb08:	f1a6 0c0c 	sub.w	ip, r6, #12
 800cb0c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800cb10:	f106 0010 	add.w	r0, r6, #16
 800cb14:	f1a7 010c 	sub.w	r1, r7, #12
 800cb18:	f107 0510 	add.w	r5, r7, #16
 800cb1c:	3c0c      	subs	r4, #12
 800cb1e:	3210      	adds	r2, #16
 800cb20:	ed15 7a02 	vldr	s14, [r5, #-8]
 800cb24:	f1bb 0b01 	subs.w	fp, fp, #1
 800cb28:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800cb2c:	f1ac 0c08 	sub.w	ip, ip, #8
 800cb30:	ed50 6a02 	vldr	s13, [r0, #-8]
 800cb34:	f10e 0e08 	add.w	lr, lr, #8
 800cb38:	ee77 1a87 	vadd.f32	s3, s15, s14
 800cb3c:	ed52 4a02 	vldr	s9, [r2, #-8]
 800cb40:	ed55 5a01 	vldr	s11, [r5, #-4]
 800cb44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb48:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800cb4c:	f10a 0a08 	add.w	sl, sl, #8
 800cb50:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800cb54:	ed10 3a01 	vldr	s6, [r0, #-4]
 800cb58:	ee37 4a25 	vadd.f32	s8, s14, s11
 800cb5c:	ed52 3a01 	vldr	s7, [r2, #-4]
 800cb60:	ee37 7a65 	vsub.f32	s14, s14, s11
 800cb64:	f100 0008 	add.w	r0, r0, #8
 800cb68:	ee36 6a24 	vadd.f32	s12, s12, s9
 800cb6c:	f1a1 0108 	sub.w	r1, r1, #8
 800cb70:	ee73 2a27 	vadd.f32	s5, s6, s15
 800cb74:	f109 0910 	add.w	r9, r9, #16
 800cb78:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800cb7c:	f105 0508 	add.w	r5, r5, #8
 800cb80:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800cb84:	ee37 5a66 	vsub.f32	s10, s14, s13
 800cb88:	ed50 5a03 	vldr	s11, [r0, #-12]
 800cb8c:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800cb90:	ed12 6a01 	vldr	s12, [r2, #-4]
 800cb94:	ee36 7a87 	vadd.f32	s14, s13, s14
 800cb98:	ee74 5a25 	vadd.f32	s11, s8, s11
 800cb9c:	f1a4 0408 	sub.w	r4, r4, #8
 800cba0:	ee34 4a43 	vsub.f32	s8, s8, s6
 800cba4:	f108 0818 	add.w	r8, r8, #24
 800cba8:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800cbac:	f102 0208 	add.w	r2, r2, #8
 800cbb0:	ee75 5a86 	vadd.f32	s11, s11, s12
 800cbb4:	f1a3 0308 	sub.w	r3, r3, #8
 800cbb8:	ee34 6a63 	vsub.f32	s12, s8, s7
 800cbbc:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800cbc0:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800cbc4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cbc8:	ed94 4a04 	vldr	s8, [r4, #16]
 800cbcc:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800cbd0:	ed9c 3a04 	vldr	s6, [ip, #16]
 800cbd4:	ee37 7a64 	vsub.f32	s14, s14, s9
 800cbd8:	edd1 7a04 	vldr	s15, [r1, #16]
 800cbdc:	ee73 6a04 	vadd.f32	s13, s6, s8
 800cbe0:	ed93 8a04 	vldr	s16, [r3, #16]
 800cbe4:	edd4 5a03 	vldr	s11, [r4, #12]
 800cbe8:	ee33 3a44 	vsub.f32	s6, s6, s8
 800cbec:	ed9c 2a03 	vldr	s4, [ip, #12]
 800cbf0:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800cbf4:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800cbf8:	ed91 1a03 	vldr	s2, [r1, #12]
 800cbfc:	ee32 4a25 	vadd.f32	s8, s4, s11
 800cc00:	edd3 2a03 	vldr	s5, [r3, #12]
 800cc04:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cc08:	ee70 0a88 	vadd.f32	s1, s1, s16
 800cc0c:	ee73 4a41 	vsub.f32	s9, s6, s2
 800cc10:	ee32 2a65 	vsub.f32	s4, s4, s11
 800cc14:	edcc 0a04 	vstr	s1, [ip, #16]
 800cc18:	ee74 0a41 	vsub.f32	s1, s8, s2
 800cc1c:	edd1 6a03 	vldr	s13, [r1, #12]
 800cc20:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800cc24:	ed93 9a03 	vldr	s18, [r3, #12]
 800cc28:	ee78 5a82 	vadd.f32	s11, s17, s4
 800cc2c:	ee34 4a26 	vadd.f32	s8, s8, s13
 800cc30:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800cc34:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800cc38:	ee34 4a09 	vadd.f32	s8, s8, s18
 800cc3c:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800cc40:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800cc44:	ed8c 4a03 	vstr	s8, [ip, #12]
 800cc48:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800cc4c:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800cc50:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800cc54:	ee60 2a01 	vmul.f32	s5, s0, s2
 800cc58:	ee64 6a81 	vmul.f32	s13, s9, s2
 800cc5c:	ee20 8a04 	vmul.f32	s16, s0, s8
 800cc60:	ee64 4a84 	vmul.f32	s9, s9, s8
 800cc64:	ee25 0a01 	vmul.f32	s0, s10, s2
 800cc68:	ee25 5a04 	vmul.f32	s10, s10, s8
 800cc6c:	ee25 4a84 	vmul.f32	s8, s11, s8
 800cc70:	ee65 5a81 	vmul.f32	s11, s11, s2
 800cc74:	ee35 5a62 	vsub.f32	s10, s10, s5
 800cc78:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800cc7c:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800cc80:	ee38 1a00 	vadd.f32	s2, s16, s0
 800cc84:	ed00 5a03 	vstr	s10, [r0, #-12]
 800cc88:	ed00 1a04 	vstr	s2, [r0, #-16]
 800cc8c:	ed81 4a04 	vstr	s8, [r1, #16]
 800cc90:	edc1 5a03 	vstr	s11, [r1, #12]
 800cc94:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800cc98:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800cc9c:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800cca0:	ee66 2a25 	vmul.f32	s5, s12, s11
 800cca4:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800cca8:	ee21 4a85 	vmul.f32	s8, s3, s10
 800ccac:	ee60 7a85 	vmul.f32	s15, s1, s10
 800ccb0:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800ccb4:	ee26 6a05 	vmul.f32	s12, s12, s10
 800ccb8:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800ccbc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ccc0:	ee34 5a22 	vadd.f32	s10, s8, s5
 800ccc4:	ee36 6a61 	vsub.f32	s12, s12, s3
 800ccc8:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800cccc:	ed05 5a04 	vstr	s10, [r5, #-16]
 800ccd0:	ed05 6a03 	vstr	s12, [r5, #-12]
 800ccd4:	edc4 5a04 	vstr	s11, [r4, #16]
 800ccd8:	edc4 6a03 	vstr	s13, [r4, #12]
 800ccdc:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800cce0:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800cce4:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800cce8:	ee67 5a27 	vmul.f32	s11, s14, s15
 800ccec:	ee63 6a27 	vmul.f32	s13, s6, s15
 800ccf0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800ccf4:	ee27 7a22 	vmul.f32	s14, s14, s5
 800ccf8:	ee62 7a27 	vmul.f32	s15, s4, s15
 800ccfc:	ee23 3a22 	vmul.f32	s6, s6, s5
 800cd00:	ee22 2a22 	vmul.f32	s4, s4, s5
 800cd04:	ee36 6a25 	vadd.f32	s12, s12, s11
 800cd08:	ee37 7a63 	vsub.f32	s14, s14, s7
 800cd0c:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800cd10:	ee77 7a83 	vadd.f32	s15, s15, s6
 800cd14:	ed02 6a04 	vstr	s12, [r2, #-16]
 800cd18:	ed02 7a03 	vstr	s14, [r2, #-12]
 800cd1c:	ed83 2a04 	vstr	s4, [r3, #16]
 800cd20:	edc3 7a03 	vstr	s15, [r3, #12]
 800cd24:	f47f aefc 	bne.w	800cb20 <arm_cfft_radix8by4_f32+0x128>
 800cd28:	9907      	ldr	r1, [sp, #28]
 800cd2a:	9803      	ldr	r0, [sp, #12]
 800cd2c:	00cb      	lsls	r3, r1, #3
 800cd2e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cd32:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cd36:	9103      	str	r1, [sp, #12]
 800cd38:	9900      	ldr	r1, [sp, #0]
 800cd3a:	4419      	add	r1, r3
 800cd3c:	9100      	str	r1, [sp, #0]
 800cd3e:	9905      	ldr	r1, [sp, #20]
 800cd40:	4419      	add	r1, r3
 800cd42:	9105      	str	r1, [sp, #20]
 800cd44:	9906      	ldr	r1, [sp, #24]
 800cd46:	4419      	add	r1, r3
 800cd48:	9106      	str	r1, [sp, #24]
 800cd4a:	9902      	ldr	r1, [sp, #8]
 800cd4c:	4419      	add	r1, r3
 800cd4e:	9102      	str	r1, [sp, #8]
 800cd50:	9901      	ldr	r1, [sp, #4]
 800cd52:	4419      	add	r1, r3
 800cd54:	9b04      	ldr	r3, [sp, #16]
 800cd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd5a:	9101      	str	r1, [sp, #4]
 800cd5c:	9304      	str	r3, [sp, #16]
 800cd5e:	9b00      	ldr	r3, [sp, #0]
 800cd60:	9902      	ldr	r1, [sp, #8]
 800cd62:	ed93 7a00 	vldr	s14, [r3]
 800cd66:	edd1 7a00 	vldr	s15, [r1]
 800cd6a:	9a06      	ldr	r2, [sp, #24]
 800cd6c:	ee37 6a27 	vadd.f32	s12, s14, s15
 800cd70:	9d01      	ldr	r5, [sp, #4]
 800cd72:	edd2 6a00 	vldr	s13, [r2]
 800cd76:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cd7a:	9b02      	ldr	r3, [sp, #8]
 800cd7c:	ee76 3a86 	vadd.f32	s7, s13, s12
 800cd80:	ed95 3a00 	vldr	s6, [r5]
 800cd84:	ed93 5a01 	vldr	s10, [r3, #4]
 800cd88:	ee36 6a66 	vsub.f32	s12, s12, s13
 800cd8c:	9b00      	ldr	r3, [sp, #0]
 800cd8e:	ee73 3a83 	vadd.f32	s7, s7, s6
 800cd92:	edd5 2a01 	vldr	s5, [r5, #4]
 800cd96:	ed93 4a01 	vldr	s8, [r3, #4]
 800cd9a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800cd9e:	9b00      	ldr	r3, [sp, #0]
 800cda0:	ee74 5a05 	vadd.f32	s11, s8, s10
 800cda4:	edd2 7a01 	vldr	s15, [r2, #4]
 800cda8:	edc3 3a00 	vstr	s7, [r3]
 800cdac:	ee34 4a45 	vsub.f32	s8, s8, s10
 800cdb0:	edd2 3a01 	vldr	s7, [r2, #4]
 800cdb4:	ee77 4a87 	vadd.f32	s9, s15, s14
 800cdb8:	ed95 2a01 	vldr	s4, [r5, #4]
 800cdbc:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800cdc0:	9d05      	ldr	r5, [sp, #20]
 800cdc2:	ee34 5a66 	vsub.f32	s10, s8, s13
 800cdc6:	9b00      	ldr	r3, [sp, #0]
 800cdc8:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800cdcc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800cdd0:	ee73 3a82 	vadd.f32	s7, s7, s4
 800cdd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cdd6:	ee35 5a03 	vadd.f32	s10, s10, s6
 800cdda:	4621      	mov	r1, r4
 800cddc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800cde0:	edc3 3a01 	vstr	s7, [r3, #4]
 800cde4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cde8:	edd5 3a00 	vldr	s7, [r5]
 800cdec:	ee76 6a84 	vadd.f32	s13, s13, s8
 800cdf0:	ed95 7a01 	vldr	s14, [r5, #4]
 800cdf4:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800cdf8:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800cdfc:	2304      	movs	r3, #4
 800cdfe:	ee64 4a87 	vmul.f32	s9, s9, s14
 800ce02:	ee25 7a07 	vmul.f32	s14, s10, s14
 800ce06:	ee25 5a23 	vmul.f32	s10, s10, s7
 800ce0a:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800ce0e:	ee34 7a07 	vadd.f32	s14, s8, s14
 800ce12:	ee35 5a64 	vsub.f32	s10, s10, s9
 800ce16:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ce1a:	ed82 7a00 	vstr	s14, [r2]
 800ce1e:	ed82 5a01 	vstr	s10, [r2, #4]
 800ce22:	9a03      	ldr	r2, [sp, #12]
 800ce24:	edd2 4a01 	vldr	s9, [r2, #4]
 800ce28:	ed92 7a00 	vldr	s14, [r2]
 800ce2c:	9a02      	ldr	r2, [sp, #8]
 800ce2e:	ee26 5a07 	vmul.f32	s10, s12, s14
 800ce32:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ce36:	ee25 7a87 	vmul.f32	s14, s11, s14
 800ce3a:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ce3e:	ee37 6a46 	vsub.f32	s12, s14, s12
 800ce42:	ee75 5a25 	vadd.f32	s11, s10, s11
 800ce46:	edc2 5a00 	vstr	s11, [r2]
 800ce4a:	ed82 6a01 	vstr	s12, [r2, #4]
 800ce4e:	9a04      	ldr	r2, [sp, #16]
 800ce50:	9d01      	ldr	r5, [sp, #4]
 800ce52:	edd2 5a01 	vldr	s11, [r2, #4]
 800ce56:	ed92 7a00 	vldr	s14, [r2]
 800ce5a:	ee27 6a87 	vmul.f32	s12, s15, s14
 800ce5e:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ce62:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ce66:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ce6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce6e:	ee76 6a26 	vadd.f32	s13, s12, s13
 800ce72:	edc5 7a01 	vstr	s15, [r5, #4]
 800ce76:	edc5 6a00 	vstr	s13, [r5]
 800ce7a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ce7c:	686a      	ldr	r2, [r5, #4]
 800ce7e:	f000 fb57 	bl	800d530 <arm_radix8_butterfly_f32>
 800ce82:	4630      	mov	r0, r6
 800ce84:	4621      	mov	r1, r4
 800ce86:	686a      	ldr	r2, [r5, #4]
 800ce88:	2304      	movs	r3, #4
 800ce8a:	f000 fb51 	bl	800d530 <arm_radix8_butterfly_f32>
 800ce8e:	4638      	mov	r0, r7
 800ce90:	4621      	mov	r1, r4
 800ce92:	686a      	ldr	r2, [r5, #4]
 800ce94:	2304      	movs	r3, #4
 800ce96:	f000 fb4b 	bl	800d530 <arm_radix8_butterfly_f32>
 800ce9a:	4621      	mov	r1, r4
 800ce9c:	686a      	ldr	r2, [r5, #4]
 800ce9e:	2304      	movs	r3, #4
 800cea0:	9808      	ldr	r0, [sp, #32]
 800cea2:	b00d      	add	sp, #52	; 0x34
 800cea4:	ecbd 8b04 	vpop	{d8-d9}
 800cea8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceac:	f000 bb40 	b.w	800d530 <arm_radix8_butterfly_f32>

0800ceb0 <arm_cfft_f32>:
 800ceb0:	2a01      	cmp	r2, #1
 800ceb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb6:	4606      	mov	r6, r0
 800ceb8:	4617      	mov	r7, r2
 800ceba:	460c      	mov	r4, r1
 800cebc:	4698      	mov	r8, r3
 800cebe:	8805      	ldrh	r5, [r0, #0]
 800cec0:	d055      	beq.n	800cf6e <arm_cfft_f32+0xbe>
 800cec2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800cec6:	d061      	beq.n	800cf8c <arm_cfft_f32+0xdc>
 800cec8:	d916      	bls.n	800cef8 <arm_cfft_f32+0x48>
 800ceca:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800cece:	d01a      	beq.n	800cf06 <arm_cfft_f32+0x56>
 800ced0:	d946      	bls.n	800cf60 <arm_cfft_f32+0xb0>
 800ced2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800ced6:	d059      	beq.n	800cf8c <arm_cfft_f32+0xdc>
 800ced8:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800cedc:	d105      	bne.n	800ceea <arm_cfft_f32+0x3a>
 800cede:	2301      	movs	r3, #1
 800cee0:	6872      	ldr	r2, [r6, #4]
 800cee2:	4629      	mov	r1, r5
 800cee4:	4620      	mov	r0, r4
 800cee6:	f000 fb23 	bl	800d530 <arm_radix8_butterfly_f32>
 800ceea:	f1b8 0f00 	cmp.w	r8, #0
 800ceee:	d111      	bne.n	800cf14 <arm_cfft_f32+0x64>
 800cef0:	2f01      	cmp	r7, #1
 800cef2:	d016      	beq.n	800cf22 <arm_cfft_f32+0x72>
 800cef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cef8:	2d20      	cmp	r5, #32
 800cefa:	d047      	beq.n	800cf8c <arm_cfft_f32+0xdc>
 800cefc:	d934      	bls.n	800cf68 <arm_cfft_f32+0xb8>
 800cefe:	2d40      	cmp	r5, #64	; 0x40
 800cf00:	d0ed      	beq.n	800cede <arm_cfft_f32+0x2e>
 800cf02:	2d80      	cmp	r5, #128	; 0x80
 800cf04:	d1f1      	bne.n	800ceea <arm_cfft_f32+0x3a>
 800cf06:	4621      	mov	r1, r4
 800cf08:	4630      	mov	r0, r6
 800cf0a:	f7ff fca9 	bl	800c860 <arm_cfft_radix8by2_f32>
 800cf0e:	f1b8 0f00 	cmp.w	r8, #0
 800cf12:	d0ed      	beq.n	800cef0 <arm_cfft_f32+0x40>
 800cf14:	68b2      	ldr	r2, [r6, #8]
 800cf16:	4620      	mov	r0, r4
 800cf18:	89b1      	ldrh	r1, [r6, #12]
 800cf1a:	f000 f83f 	bl	800cf9c <arm_bitreversal_32>
 800cf1e:	2f01      	cmp	r7, #1
 800cf20:	d1e8      	bne.n	800cef4 <arm_cfft_f32+0x44>
 800cf22:	ee07 5a90 	vmov	s15, r5
 800cf26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf2e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800cf32:	2d00      	cmp	r5, #0
 800cf34:	d0de      	beq.n	800cef4 <arm_cfft_f32+0x44>
 800cf36:	f104 0108 	add.w	r1, r4, #8
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	ed11 7a02 	vldr	s14, [r1, #-8]
 800cf40:	3301      	adds	r3, #1
 800cf42:	ed51 7a01 	vldr	s15, [r1, #-4]
 800cf46:	3108      	adds	r1, #8
 800cf48:	429d      	cmp	r5, r3
 800cf4a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cf4e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cf52:	ed01 7a04 	vstr	s14, [r1, #-16]
 800cf56:	ed41 7a03 	vstr	s15, [r1, #-12]
 800cf5a:	d1ef      	bne.n	800cf3c <arm_cfft_f32+0x8c>
 800cf5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf60:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800cf64:	d0bb      	beq.n	800cede <arm_cfft_f32+0x2e>
 800cf66:	e7c0      	b.n	800ceea <arm_cfft_f32+0x3a>
 800cf68:	2d10      	cmp	r5, #16
 800cf6a:	d0cc      	beq.n	800cf06 <arm_cfft_f32+0x56>
 800cf6c:	e7bd      	b.n	800ceea <arm_cfft_f32+0x3a>
 800cf6e:	b195      	cbz	r5, 800cf96 <arm_cfft_f32+0xe6>
 800cf70:	f101 030c 	add.w	r3, r1, #12
 800cf74:	2200      	movs	r2, #0
 800cf76:	ed53 7a02 	vldr	s15, [r3, #-8]
 800cf7a:	3201      	adds	r2, #1
 800cf7c:	3308      	adds	r3, #8
 800cf7e:	eef1 7a67 	vneg.f32	s15, s15
 800cf82:	4295      	cmp	r5, r2
 800cf84:	ed43 7a04 	vstr	s15, [r3, #-16]
 800cf88:	d1f5      	bne.n	800cf76 <arm_cfft_f32+0xc6>
 800cf8a:	e79a      	b.n	800cec2 <arm_cfft_f32+0x12>
 800cf8c:	4621      	mov	r1, r4
 800cf8e:	4630      	mov	r0, r6
 800cf90:	f7ff fd32 	bl	800c9f8 <arm_cfft_radix8by4_f32>
 800cf94:	e7a9      	b.n	800ceea <arm_cfft_f32+0x3a>
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d0ac      	beq.n	800cef4 <arm_cfft_f32+0x44>
 800cf9a:	e7bb      	b.n	800cf14 <arm_cfft_f32+0x64>

0800cf9c <arm_bitreversal_32>:
 800cf9c:	b321      	cbz	r1, 800cfe8 <arm_bitreversal_32+0x4c>
 800cf9e:	f102 0c02 	add.w	ip, r2, #2
 800cfa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfa6:	4690      	mov	r8, r2
 800cfa8:	2500      	movs	r5, #0
 800cfaa:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800cfae:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800cfb2:	3502      	adds	r5, #2
 800cfb4:	08a4      	lsrs	r4, r4, #2
 800cfb6:	089b      	lsrs	r3, r3, #2
 800cfb8:	428d      	cmp	r5, r1
 800cfba:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800cfbe:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800cfc2:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800cfc6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800cfca:	f107 0704 	add.w	r7, r7, #4
 800cfce:	f106 0604 	add.w	r6, r6, #4
 800cfd2:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800cfd6:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800cfda:	59c4      	ldr	r4, [r0, r7]
 800cfdc:	5983      	ldr	r3, [r0, r6]
 800cfde:	51c3      	str	r3, [r0, r7]
 800cfe0:	5184      	str	r4, [r0, r6]
 800cfe2:	d3e2      	bcc.n	800cfaa <arm_bitreversal_32+0xe>
 800cfe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop

0800cfec <arm_fir_decimate_init_f32>:
 800cfec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cff0:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800cff4:	fbbc f4f2 	udiv	r4, ip, r2
 800cff8:	fb02 c414 	mls	r4, r2, r4, ip
 800cffc:	b99c      	cbnz	r4, 800d026 <arm_fir_decimate_init_f32+0x3a>
 800cffe:	460f      	mov	r7, r1
 800d000:	4616      	mov	r6, r2
 800d002:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800d006:	4605      	mov	r5, r0
 800d008:	443a      	add	r2, r7
 800d00a:	8069      	strh	r1, [r5, #2]
 800d00c:	6043      	str	r3, [r0, #4]
 800d00e:	4621      	mov	r1, r4
 800d010:	4462      	add	r2, ip
 800d012:	4640      	mov	r0, r8
 800d014:	0092      	lsls	r2, r2, #2
 800d016:	f000 fd85 	bl	800db24 <memset>
 800d01a:	4620      	mov	r0, r4
 800d01c:	f8c5 8008 	str.w	r8, [r5, #8]
 800d020:	702e      	strb	r6, [r5, #0]
 800d022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d026:	f06f 0001 	mvn.w	r0, #1
 800d02a:	e7fa      	b.n	800d022 <arm_fir_decimate_init_f32+0x36>

0800d02c <arm_fir_decimate_f32>:
 800d02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d030:	4605      	mov	r5, r0
 800d032:	b08d      	sub	sp, #52	; 0x34
 800d034:	4694      	mov	ip, r2
 800d036:	782c      	ldrb	r4, [r5, #0]
 800d038:	886f      	ldrh	r7, [r5, #2]
 800d03a:	9001      	str	r0, [sp, #4]
 800d03c:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800d040:	68ae      	ldr	r6, [r5, #8]
 800d042:	4438      	add	r0, r7
 800d044:	686d      	ldr	r5, [r5, #4]
 800d046:	9207      	str	r2, [sp, #28]
 800d048:	970a      	str	r7, [sp, #40]	; 0x28
 800d04a:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800d04e:	9508      	str	r5, [sp, #32]
 800d050:	fbb3 f3f4 	udiv	r3, r3, r4
 800d054:	930b      	str	r3, [sp, #44]	; 0x2c
 800d056:	089b      	lsrs	r3, r3, #2
 800d058:	9309      	str	r3, [sp, #36]	; 0x24
 800d05a:	f000 80ef 	beq.w	800d23c <arm_fir_decimate_f32+0x210>
 800d05e:	08ba      	lsrs	r2, r7, #2
 800d060:	462b      	mov	r3, r5
 800d062:	3510      	adds	r5, #16
 800d064:	f007 0703 	and.w	r7, r7, #3
 800d068:	9205      	str	r2, [sp, #20]
 800d06a:	0112      	lsls	r2, r2, #4
 800d06c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d06e:	f10c 0910 	add.w	r9, ip, #16
 800d072:	4413      	add	r3, r2
 800d074:	9100      	str	r1, [sp, #0]
 800d076:	eb05 0e02 	add.w	lr, r5, r2
 800d07a:	4611      	mov	r1, r2
 800d07c:	9503      	str	r5, [sp, #12]
 800d07e:	9704      	str	r7, [sp, #16]
 800d080:	9002      	str	r0, [sp, #8]
 800d082:	9306      	str	r3, [sp, #24]
 800d084:	00a4      	lsls	r4, r4, #2
 800d086:	4658      	mov	r0, fp
 800d088:	9a00      	ldr	r2, [sp, #0]
 800d08a:	4623      	mov	r3, r4
 800d08c:	f852 5b04 	ldr.w	r5, [r2], #4
 800d090:	3b01      	subs	r3, #1
 800d092:	f840 5b04 	str.w	r5, [r0], #4
 800d096:	d1f9      	bne.n	800d08c <arm_fir_decimate_f32+0x60>
 800d098:	9b01      	ldr	r3, [sp, #4]
 800d09a:	00a4      	lsls	r4, r4, #2
 800d09c:	eddf 0abe 	vldr	s1, [pc, #760]	; 800d398 <arm_fir_decimate_f32+0x36c>
 800d0a0:	f893 8000 	ldrb.w	r8, [r3]
 800d0a4:	44a3      	add	fp, r4
 800d0a6:	9b00      	ldr	r3, [sp, #0]
 800d0a8:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800d0ac:	4423      	add	r3, r4
 800d0ae:	eb06 0708 	add.w	r7, r6, r8
 800d0b2:	9300      	str	r3, [sp, #0]
 800d0b4:	eb07 0c08 	add.w	ip, r7, r8
 800d0b8:	9b05      	ldr	r3, [sp, #20]
 800d0ba:	eb0c 0a08 	add.w	sl, ip, r8
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f000 815c 	beq.w	800d37c <arm_fir_decimate_f32+0x350>
 800d0c4:	eef0 4a60 	vmov.f32	s9, s1
 800d0c8:	9b03      	ldr	r3, [sp, #12]
 800d0ca:	eef0 7a60 	vmov.f32	s15, s1
 800d0ce:	f106 0510 	add.w	r5, r6, #16
 800d0d2:	eeb0 7a60 	vmov.f32	s14, s1
 800d0d6:	f107 0410 	add.w	r4, r7, #16
 800d0da:	f10c 0010 	add.w	r0, ip, #16
 800d0de:	f10a 0210 	add.w	r2, sl, #16
 800d0e2:	ed53 5a04 	vldr	s11, [r3, #-16]
 800d0e6:	3310      	adds	r3, #16
 800d0e8:	ed12 5a04 	vldr	s10, [r2, #-16]
 800d0ec:	3510      	adds	r5, #16
 800d0ee:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800d0f2:	3410      	adds	r4, #16
 800d0f4:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800d0f8:	3010      	adds	r0, #16
 800d0fa:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800d0fe:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d102:	ee25 1a81 	vmul.f32	s2, s11, s2
 800d106:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d10a:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800d10e:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800d112:	ee65 5a85 	vmul.f32	s11, s11, s10
 800d116:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800d11a:	ed12 5a03 	vldr	s10, [r2, #-12]
 800d11e:	ee36 7a87 	vadd.f32	s14, s13, s14
 800d122:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800d126:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800d12a:	ee26 2a02 	vmul.f32	s4, s12, s4
 800d12e:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d132:	ee31 1a27 	vadd.f32	s2, s2, s15
 800d136:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800d13a:	ee66 7a22 	vmul.f32	s15, s12, s5
 800d13e:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800d142:	ee26 3a03 	vmul.f32	s6, s12, s6
 800d146:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800d14a:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800d14e:	ed52 0a02 	vldr	s1, [r2, #-8]
 800d152:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d156:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800d15a:	ee72 2a07 	vadd.f32	s5, s4, s14
 800d15e:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800d162:	ee77 7a81 	vadd.f32	s15, s15, s2
 800d166:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800d16a:	ee33 3a21 	vadd.f32	s6, s6, s3
 800d16e:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800d172:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800d176:	ed52 1a01 	vldr	s3, [r2, #-4]
 800d17a:	ee26 4a84 	vmul.f32	s8, s13, s8
 800d17e:	459e      	cmp	lr, r3
 800d180:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800d184:	f102 0210 	add.w	r2, r2, #16
 800d188:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800d18c:	ee36 6a25 	vadd.f32	s12, s12, s11
 800d190:	ee25 7a07 	vmul.f32	s14, s10, s14
 800d194:	ee34 4a27 	vadd.f32	s8, s8, s15
 800d198:	ee74 4a83 	vadd.f32	s9, s9, s6
 800d19c:	ee65 7a01 	vmul.f32	s15, s10, s2
 800d1a0:	ee25 3a02 	vmul.f32	s6, s10, s4
 800d1a4:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800d1a8:	ee76 6a86 	vadd.f32	s13, s13, s12
 800d1ac:	ee25 5a21 	vmul.f32	s10, s10, s3
 800d1b0:	ee37 7a23 	vadd.f32	s14, s14, s7
 800d1b4:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d1b8:	ee73 4a24 	vadd.f32	s9, s6, s9
 800d1bc:	ee75 0a26 	vadd.f32	s1, s10, s13
 800d1c0:	d18f      	bne.n	800d0e2 <arm_fir_decimate_f32+0xb6>
 800d1c2:	440e      	add	r6, r1
 800d1c4:	440f      	add	r7, r1
 800d1c6:	448c      	add	ip, r1
 800d1c8:	eb0a 0001 	add.w	r0, sl, r1
 800d1cc:	9a06      	ldr	r2, [sp, #24]
 800d1ce:	9b04      	ldr	r3, [sp, #16]
 800d1d0:	b1db      	cbz	r3, 800d20a <arm_fir_decimate_f32+0x1de>
 800d1d2:	ecb2 5a01 	vldmia	r2!, {s10}
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	ecf6 2a01 	vldmia	r6!, {s5}
 800d1dc:	ecf7 3a01 	vldmia	r7!, {s7}
 800d1e0:	ecbc 4a01 	vldmia	ip!, {s8}
 800d1e4:	ee65 2a22 	vmul.f32	s5, s10, s5
 800d1e8:	ecf0 6a01 	vldmia	r0!, {s13}
 800d1ec:	ee65 3a23 	vmul.f32	s7, s10, s7
 800d1f0:	ee25 4a04 	vmul.f32	s8, s10, s8
 800d1f4:	ee25 5a26 	vmul.f32	s10, s10, s13
 800d1f8:	ee37 7a22 	vadd.f32	s14, s14, s5
 800d1fc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800d200:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d204:	ee70 0a85 	vadd.f32	s1, s1, s10
 800d208:	d1e3      	bne.n	800d1d2 <arm_fir_decimate_f32+0x1a6>
 800d20a:	9b02      	ldr	r3, [sp, #8]
 800d20c:	eb0a 0608 	add.w	r6, sl, r8
 800d210:	ed09 7a04 	vstr	s14, [r9, #-16]
 800d214:	f109 0910 	add.w	r9, r9, #16
 800d218:	3b01      	subs	r3, #1
 800d21a:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800d21e:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800d222:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800d226:	9302      	str	r3, [sp, #8]
 800d228:	d002      	beq.n	800d230 <arm_fir_decimate_f32+0x204>
 800d22a:	9b01      	ldr	r3, [sp, #4]
 800d22c:	781c      	ldrb	r4, [r3, #0]
 800d22e:	e729      	b.n	800d084 <arm_fir_decimate_f32+0x58>
 800d230:	9b07      	ldr	r3, [sp, #28]
 800d232:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d234:	9900      	ldr	r1, [sp, #0]
 800d236:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800d23a:	9307      	str	r3, [sp, #28]
 800d23c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d23e:	f013 0803 	ands.w	r8, r3, #3
 800d242:	d067      	beq.n	800d314 <arm_fir_decimate_f32+0x2e8>
 800d244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d246:	9808      	ldr	r0, [sp, #32]
 800d248:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800d24c:	9d07      	ldr	r5, [sp, #28]
 800d24e:	4602      	mov	r2, r0
 800d250:	f003 0703 	and.w	r7, r3, #3
 800d254:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800d258:	f8cd e000 	str.w	lr, [sp]
 800d25c:	3210      	adds	r2, #16
 800d25e:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800d262:	eb00 090c 	add.w	r9, r0, ip
 800d266:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d26a:	eb02 040c 	add.w	r4, r2, ip
 800d26e:	46aa      	mov	sl, r5
 800d270:	9203      	str	r2, [sp, #12]
 800d272:	f89e 5000 	ldrb.w	r5, [lr]
 800d276:	4658      	mov	r0, fp
 800d278:	460a      	mov	r2, r1
 800d27a:	462b      	mov	r3, r5
 800d27c:	ecf2 7a01 	vldmia	r2!, {s15}
 800d280:	3b01      	subs	r3, #1
 800d282:	ece0 7a01 	vstmia	r0!, {s15}
 800d286:	d1f9      	bne.n	800d27c <arm_fir_decimate_f32+0x250>
 800d288:	00ad      	lsls	r5, r5, #2
 800d28a:	9b00      	ldr	r3, [sp, #0]
 800d28c:	4429      	add	r1, r5
 800d28e:	44ab      	add	fp, r5
 800d290:	2b00      	cmp	r3, #0
 800d292:	d07c      	beq.n	800d38e <arm_fir_decimate_f32+0x362>
 800d294:	9b03      	ldr	r3, [sp, #12]
 800d296:	f106 0210 	add.w	r2, r6, #16
 800d29a:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d398 <arm_fir_decimate_f32+0x36c>
 800d29e:	ed13 7a04 	vldr	s14, [r3, #-16]
 800d2a2:	3310      	adds	r3, #16
 800d2a4:	ed52 6a04 	vldr	s13, [r2, #-16]
 800d2a8:	3210      	adds	r2, #16
 800d2aa:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d2ae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d2b2:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800d2b6:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d2ba:	ee26 6a25 	vmul.f32	s12, s12, s11
 800d2be:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800d2c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2c6:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800d2ca:	ee26 7a85 	vmul.f32	s14, s13, s10
 800d2ce:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800d2d2:	429c      	cmp	r4, r3
 800d2d4:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d2d8:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d2dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2e4:	d1db      	bne.n	800d29e <arm_fir_decimate_f32+0x272>
 800d2e6:	eb06 000c 	add.w	r0, r6, ip
 800d2ea:	464a      	mov	r2, r9
 800d2ec:	b157      	cbz	r7, 800d304 <arm_fir_decimate_f32+0x2d8>
 800d2ee:	463b      	mov	r3, r7
 800d2f0:	ecb2 7a01 	vldmia	r2!, {s14}
 800d2f4:	3b01      	subs	r3, #1
 800d2f6:	ecf0 6a01 	vldmia	r0!, {s13}
 800d2fa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d2fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d302:	d1f5      	bne.n	800d2f0 <arm_fir_decimate_f32+0x2c4>
 800d304:	f89e 3000 	ldrb.w	r3, [lr]
 800d308:	ecea 7a01 	vstmia	sl!, {s15}
 800d30c:	45c2      	cmp	sl, r8
 800d30e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800d312:	d1ae      	bne.n	800d272 <arm_fir_decimate_f32+0x246>
 800d314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d316:	1e5c      	subs	r4, r3, #1
 800d318:	9b01      	ldr	r3, [sp, #4]
 800d31a:	08a5      	lsrs	r5, r4, #2
 800d31c:	689f      	ldr	r7, [r3, #8]
 800d31e:	d01d      	beq.n	800d35c <arm_fir_decimate_f32+0x330>
 800d320:	f106 0210 	add.w	r2, r6, #16
 800d324:	f107 0310 	add.w	r3, r7, #16
 800d328:	4629      	mov	r1, r5
 800d32a:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800d32e:	3901      	subs	r1, #1
 800d330:	f102 0210 	add.w	r2, r2, #16
 800d334:	f103 0310 	add.w	r3, r3, #16
 800d338:	f843 0c20 	str.w	r0, [r3, #-32]
 800d33c:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800d340:	f843 0c1c 	str.w	r0, [r3, #-28]
 800d344:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800d348:	f843 0c18 	str.w	r0, [r3, #-24]
 800d34c:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800d350:	f843 0c14 	str.w	r0, [r3, #-20]
 800d354:	d1e9      	bne.n	800d32a <arm_fir_decimate_f32+0x2fe>
 800d356:	012d      	lsls	r5, r5, #4
 800d358:	442e      	add	r6, r5
 800d35a:	442f      	add	r7, r5
 800d35c:	f014 0403 	ands.w	r4, r4, #3
 800d360:	d009      	beq.n	800d376 <arm_fir_decimate_f32+0x34a>
 800d362:	6833      	ldr	r3, [r6, #0]
 800d364:	3c01      	subs	r4, #1
 800d366:	603b      	str	r3, [r7, #0]
 800d368:	d005      	beq.n	800d376 <arm_fir_decimate_f32+0x34a>
 800d36a:	6873      	ldr	r3, [r6, #4]
 800d36c:	2c01      	cmp	r4, #1
 800d36e:	607b      	str	r3, [r7, #4]
 800d370:	d001      	beq.n	800d376 <arm_fir_decimate_f32+0x34a>
 800d372:	68b3      	ldr	r3, [r6, #8]
 800d374:	60bb      	str	r3, [r7, #8]
 800d376:	b00d      	add	sp, #52	; 0x34
 800d378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d37c:	4650      	mov	r0, sl
 800d37e:	9a08      	ldr	r2, [sp, #32]
 800d380:	eef0 4a60 	vmov.f32	s9, s1
 800d384:	eef0 7a60 	vmov.f32	s15, s1
 800d388:	eeb0 7a60 	vmov.f32	s14, s1
 800d38c:	e71f      	b.n	800d1ce <arm_fir_decimate_f32+0x1a2>
 800d38e:	9a08      	ldr	r2, [sp, #32]
 800d390:	4630      	mov	r0, r6
 800d392:	eddf 7a01 	vldr	s15, [pc, #4]	; 800d398 <arm_fir_decimate_f32+0x36c>
 800d396:	e7a9      	b.n	800d2ec <arm_fir_decimate_f32+0x2c0>
 800d398:	00000000 	.word	0x00000000

0800d39c <arm_cmplx_mult_cmplx_f32>:
 800d39c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800d3a0:	b4f0      	push	{r4, r5, r6, r7}
 800d3a2:	d073      	beq.n	800d48c <arm_cmplx_mult_cmplx_f32+0xf0>
 800d3a4:	f100 0620 	add.w	r6, r0, #32
 800d3a8:	f101 0520 	add.w	r5, r1, #32
 800d3ac:	f102 0420 	add.w	r4, r2, #32
 800d3b0:	4667      	mov	r7, ip
 800d3b2:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800d3b6:	3f01      	subs	r7, #1
 800d3b8:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800d3bc:	f105 0520 	add.w	r5, r5, #32
 800d3c0:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800d3c4:	f106 0620 	add.w	r6, r6, #32
 800d3c8:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800d3cc:	f104 0420 	add.w	r4, r4, #32
 800d3d0:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d3d4:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d3d8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d3dc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d3e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d3e4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d3e8:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800d3ec:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800d3f0:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800d3f4:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800d3f8:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800d3fc:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800d400:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d404:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d408:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d40c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d410:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d414:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d418:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800d41c:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800d420:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800d424:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800d428:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800d42c:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800d430:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d434:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d438:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d43c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d440:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d444:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d448:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800d44c:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800d450:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800d454:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800d458:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800d45c:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800d460:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d464:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d468:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d46c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d470:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d474:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d478:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800d47c:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800d480:	d197      	bne.n	800d3b2 <arm_cmplx_mult_cmplx_f32+0x16>
 800d482:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800d486:	4420      	add	r0, r4
 800d488:	4421      	add	r1, r4
 800d48a:	4422      	add	r2, r4
 800d48c:	f013 0303 	ands.w	r3, r3, #3
 800d490:	d04b      	beq.n	800d52a <arm_cmplx_mult_cmplx_f32+0x18e>
 800d492:	edd0 5a00 	vldr	s11, [r0]
 800d496:	3b01      	subs	r3, #1
 800d498:	edd1 7a00 	vldr	s15, [r1]
 800d49c:	edd0 6a01 	vldr	s13, [r0, #4]
 800d4a0:	ed91 7a01 	vldr	s14, [r1, #4]
 800d4a4:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800d4a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d4ac:	ee67 6a26 	vmul.f32	s13, s14, s13
 800d4b0:	ee27 7a25 	vmul.f32	s14, s14, s11
 800d4b4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d4b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d4bc:	edc2 6a00 	vstr	s13, [r2]
 800d4c0:	edc2 7a01 	vstr	s15, [r2, #4]
 800d4c4:	d031      	beq.n	800d52a <arm_cmplx_mult_cmplx_f32+0x18e>
 800d4c6:	edd0 7a02 	vldr	s15, [r0, #8]
 800d4ca:	2b01      	cmp	r3, #1
 800d4cc:	ed91 7a02 	vldr	s14, [r1, #8]
 800d4d0:	edd0 6a03 	vldr	s13, [r0, #12]
 800d4d4:	edd1 5a03 	vldr	s11, [r1, #12]
 800d4d8:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d4dc:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d4e0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d4e4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d4e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d4ec:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d4f0:	edc2 7a03 	vstr	s15, [r2, #12]
 800d4f4:	edc2 6a02 	vstr	s13, [r2, #8]
 800d4f8:	d017      	beq.n	800d52a <arm_cmplx_mult_cmplx_f32+0x18e>
 800d4fa:	edd0 7a04 	vldr	s15, [r0, #16]
 800d4fe:	ed91 7a04 	vldr	s14, [r1, #16]
 800d502:	edd0 6a05 	vldr	s13, [r0, #20]
 800d506:	edd1 5a05 	vldr	s11, [r1, #20]
 800d50a:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d50e:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d512:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d516:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d51a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d51e:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d522:	edc2 7a05 	vstr	s15, [r2, #20]
 800d526:	edc2 6a04 	vstr	s13, [r2, #16]
 800d52a:	bcf0      	pop	{r4, r5, r6, r7}
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop

0800d530 <arm_radix8_butterfly_f32>:
 800d530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d534:	ed2d 8b10 	vpush	{d8-d15}
 800d538:	b095      	sub	sp, #84	; 0x54
 800d53a:	468a      	mov	sl, r1
 800d53c:	468b      	mov	fp, r1
 800d53e:	eddf 8abb 	vldr	s17, [pc, #748]	; 800d82c <arm_radix8_butterfly_f32+0x2fc>
 800d542:	9012      	str	r0, [sp, #72]	; 0x48
 800d544:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800d548:	4603      	mov	r3, r0
 800d54a:	3304      	adds	r3, #4
 800d54c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d54e:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800d552:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d554:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d558:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800d55c:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800d560:	920f      	str	r2, [sp, #60]	; 0x3c
 800d562:	9303      	str	r3, [sp, #12]
 800d564:	0153      	lsls	r3, r2, #5
 800d566:	0114      	lsls	r4, r2, #4
 800d568:	eba9 0002 	sub.w	r0, r9, r2
 800d56c:	18ce      	adds	r6, r1, r3
 800d56e:	9302      	str	r3, [sp, #8]
 800d570:	0097      	lsls	r7, r2, #2
 800d572:	4613      	mov	r3, r2
 800d574:	eb06 0509 	add.w	r5, r6, r9
 800d578:	9004      	str	r0, [sp, #16]
 800d57a:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800d57e:	1bd2      	subs	r2, r2, r7
 800d580:	eb05 0109 	add.w	r1, r5, r9
 800d584:	441f      	add	r7, r3
 800d586:	9405      	str	r4, [sp, #20]
 800d588:	f109 0004 	add.w	r0, r9, #4
 800d58c:	9101      	str	r1, [sp, #4]
 800d58e:	1d21      	adds	r1, r4, #4
 800d590:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d592:	f04f 0e00 	mov.w	lr, #0
 800d596:	9c01      	ldr	r4, [sp, #4]
 800d598:	4418      	add	r0, r3
 800d59a:	4419      	add	r1, r3
 800d59c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800d5a0:	9b02      	ldr	r3, [sp, #8]
 800d5a2:	00fc      	lsls	r4, r7, #3
 800d5a4:	18d7      	adds	r7, r2, r3
 800d5a6:	9b04      	ldr	r3, [sp, #16]
 800d5a8:	9406      	str	r4, [sp, #24]
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	9c01      	ldr	r4, [sp, #4]
 800d5ae:	9307      	str	r3, [sp, #28]
 800d5b0:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800d5b4:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800d5b8:	9304      	str	r3, [sp, #16]
 800d5ba:	9b03      	ldr	r3, [sp, #12]
 800d5bc:	edd6 6a00 	vldr	s13, [r6]
 800d5c0:	44de      	add	lr, fp
 800d5c2:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800d5c6:	ed94 7a00 	vldr	s14, [r4]
 800d5ca:	45f2      	cmp	sl, lr
 800d5cc:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d5d0:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800d5d4:	edd5 2a00 	vldr	s5, [r5]
 800d5d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5dc:	edd7 3a00 	vldr	s7, [r7]
 800d5e0:	ed11 5a01 	vldr	s10, [r1, #-4]
 800d5e4:	ee36 3a22 	vadd.f32	s6, s12, s5
 800d5e8:	edd2 6a00 	vldr	s13, [r2]
 800d5ec:	ee75 5a07 	vadd.f32	s11, s10, s14
 800d5f0:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800d5f4:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800d5f8:	ee72 4a25 	vadd.f32	s9, s4, s11
 800d5fc:	ee73 3a04 	vadd.f32	s7, s6, s8
 800d600:	ee35 5a47 	vsub.f32	s10, s10, s14
 800d604:	ee36 7a62 	vsub.f32	s14, s12, s5
 800d608:	ee32 2a65 	vsub.f32	s4, s4, s11
 800d60c:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800d610:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800d614:	ee37 6a66 	vsub.f32	s12, s14, s13
 800d618:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800d61c:	ee33 3a44 	vsub.f32	s6, s6, s8
 800d620:	edc6 4a00 	vstr	s9, [r6]
 800d624:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d628:	ed97 4a01 	vldr	s8, [r7, #4]
 800d62c:	ee66 6a28 	vmul.f32	s13, s12, s17
 800d630:	edd0 5a00 	vldr	s11, [r0]
 800d634:	ed95 6a01 	vldr	s12, [r5, #4]
 800d638:	ee27 7a28 	vmul.f32	s14, s14, s17
 800d63c:	edd2 3a01 	vldr	s7, [r2, #4]
 800d640:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800d644:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800d648:	ed96 1a01 	vldr	s2, [r6, #4]
 800d64c:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800d650:	edd4 0a01 	vldr	s1, [r4, #4]
 800d654:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d658:	eddc 6a00 	vldr	s13, [ip]
 800d65c:	ee75 5a86 	vadd.f32	s11, s11, s12
 800d660:	ed91 6a00 	vldr	s12, [r1]
 800d664:	ee73 3a84 	vadd.f32	s7, s7, s8
 800d668:	ee74 1a80 	vadd.f32	s3, s9, s0
 800d66c:	ee36 4a81 	vadd.f32	s8, s13, s2
 800d670:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800d674:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800d678:	ee36 1a20 	vadd.f32	s2, s12, s1
 800d67c:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800d680:	ee36 6a60 	vsub.f32	s12, s12, s1
 800d684:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800d688:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800d68c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800d690:	ee74 3a01 	vadd.f32	s7, s8, s2
 800d694:	ee34 4a41 	vsub.f32	s8, s8, s2
 800d698:	ee36 1a21 	vadd.f32	s2, s12, s3
 800d69c:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800d6a0:	ee36 6a61 	vsub.f32	s12, s12, s3
 800d6a4:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800d6a8:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800d6ac:	ed8c 0a00 	vstr	s0, [ip]
 800d6b0:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800d6b4:	449c      	add	ip, r3
 800d6b6:	ee75 4a07 	vadd.f32	s9, s10, s14
 800d6ba:	edc6 3a01 	vstr	s7, [r6, #4]
 800d6be:	ee35 7a47 	vsub.f32	s14, s10, s14
 800d6c2:	441e      	add	r6, r3
 800d6c4:	ee32 5a25 	vadd.f32	s10, s4, s11
 800d6c8:	ee72 5a65 	vsub.f32	s11, s4, s11
 800d6cc:	ee72 3a81 	vadd.f32	s7, s5, s2
 800d6d0:	ed01 5a01 	vstr	s10, [r1, #-4]
 800d6d4:	ee34 2a43 	vsub.f32	s4, s8, s6
 800d6d8:	edc4 5a00 	vstr	s11, [r4]
 800d6dc:	ee37 5a86 	vadd.f32	s10, s15, s12
 800d6e0:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800d6e4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d6e8:	ed81 2a00 	vstr	s4, [r1]
 800d6ec:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800d6f0:	4419      	add	r1, r3
 800d6f2:	ee33 4a04 	vadd.f32	s8, s6, s8
 800d6f6:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800d6fa:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800d6fe:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d702:	ed84 4a01 	vstr	s8, [r4, #4]
 800d706:	ed40 3a01 	vstr	s7, [r0, #-4]
 800d70a:	441c      	add	r4, r3
 800d70c:	edc7 2a00 	vstr	s5, [r7]
 800d710:	ed85 5a00 	vstr	s10, [r5]
 800d714:	edc2 7a00 	vstr	s15, [r2]
 800d718:	edc0 5a00 	vstr	s11, [r0]
 800d71c:	4418      	add	r0, r3
 800d71e:	edc7 4a01 	vstr	s9, [r7, #4]
 800d722:	441f      	add	r7, r3
 800d724:	ed85 6a01 	vstr	s12, [r5, #4]
 800d728:	441d      	add	r5, r3
 800d72a:	ed82 7a01 	vstr	s14, [r2, #4]
 800d72e:	441a      	add	r2, r3
 800d730:	f63f af44 	bhi.w	800d5bc <arm_radix8_butterfly_f32+0x8c>
 800d734:	469c      	mov	ip, r3
 800d736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d738:	2b07      	cmp	r3, #7
 800d73a:	f240 81b6 	bls.w	800daaa <arm_radix8_butterfly_f32+0x57a>
 800d73e:	9a02      	ldr	r2, [sp, #8]
 800d740:	f109 0608 	add.w	r6, r9, #8
 800d744:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d746:	f108 0408 	add.w	r4, r8, #8
 800d74a:	3208      	adds	r2, #8
 800d74c:	9f06      	ldr	r7, [sp, #24]
 800d74e:	9d04      	ldr	r5, [sp, #16]
 800d750:	189a      	adds	r2, r3, r2
 800d752:	3708      	adds	r7, #8
 800d754:	3508      	adds	r5, #8
 800d756:	9807      	ldr	r0, [sp, #28]
 800d758:	920c      	str	r2, [sp, #48]	; 0x30
 800d75a:	199a      	adds	r2, r3, r6
 800d75c:	9905      	ldr	r1, [sp, #20]
 800d75e:	3008      	adds	r0, #8
 800d760:	920b      	str	r2, [sp, #44]	; 0x2c
 800d762:	19da      	adds	r2, r3, r7
 800d764:	310c      	adds	r1, #12
 800d766:	920a      	str	r2, [sp, #40]	; 0x28
 800d768:	195a      	adds	r2, r3, r5
 800d76a:	9209      	str	r2, [sp, #36]	; 0x24
 800d76c:	191a      	adds	r2, r3, r4
 800d76e:	9208      	str	r2, [sp, #32]
 800d770:	181a      	adds	r2, r3, r0
 800d772:	9207      	str	r2, [sp, #28]
 800d774:	185a      	adds	r2, r3, r1
 800d776:	330c      	adds	r3, #12
 800d778:	9205      	str	r2, [sp, #20]
 800d77a:	9306      	str	r3, [sp, #24]
 800d77c:	2301      	movs	r3, #1
 800d77e:	9304      	str	r3, [sp, #16]
 800d780:	2300      	movs	r3, #0
 800d782:	930d      	str	r3, [sp, #52]	; 0x34
 800d784:	4663      	mov	r3, ip
 800d786:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d788:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d78a:	f8dd c014 	ldr.w	ip, [sp, #20]
 800d78e:	440a      	add	r2, r1
 800d790:	9f06      	ldr	r7, [sp, #24]
 800d792:	9e07      	ldr	r6, [sp, #28]
 800d794:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800d798:	920d      	str	r2, [sp, #52]	; 0x34
 800d79a:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800d79e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d7a0:	9d08      	ldr	r5, [sp, #32]
 800d7a2:	4442      	add	r2, r8
 800d7a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d7a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7a8:	eb02 0108 	add.w	r1, r2, r8
 800d7ac:	ed92 ea00 	vldr	s28, [r2]
 800d7b0:	eb01 0208 	add.w	r2, r1, r8
 800d7b4:	edd1 da00 	vldr	s27, [r1]
 800d7b8:	eb02 0108 	add.w	r1, r2, r8
 800d7bc:	ed92 da00 	vldr	s26, [r2]
 800d7c0:	eb01 0208 	add.w	r2, r1, r8
 800d7c4:	edd1 ca00 	vldr	s25, [r1]
 800d7c8:	eb02 0108 	add.w	r1, r2, r8
 800d7cc:	ed92 ca00 	vldr	s24, [r2]
 800d7d0:	eb01 0208 	add.w	r2, r1, r8
 800d7d4:	edd1 ba00 	vldr	s23, [r1]
 800d7d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d7da:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800d7de:	ed92 ba00 	vldr	s22, [r2]
 800d7e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7e4:	eb0e 0908 	add.w	r9, lr, r8
 800d7e8:	910e      	str	r1, [sp, #56]	; 0x38
 800d7ea:	9201      	str	r2, [sp, #4]
 800d7ec:	eb09 0208 	add.w	r2, r9, r8
 800d7f0:	ed99 aa01 	vldr	s20, [r9, #4]
 800d7f4:	edde aa01 	vldr	s21, [lr, #4]
 800d7f8:	eb02 0908 	add.w	r9, r2, r8
 800d7fc:	edd2 9a01 	vldr	s19, [r2, #4]
 800d800:	f8dd e010 	ldr.w	lr, [sp, #16]
 800d804:	eb09 0208 	add.w	r2, r9, r8
 800d808:	ed99 9a01 	vldr	s18, [r9, #4]
 800d80c:	eb02 0908 	add.w	r9, r2, r8
 800d810:	ed92 8a01 	vldr	s16, [r2, #4]
 800d814:	9a01      	ldr	r2, [sp, #4]
 800d816:	edd9 7a01 	vldr	s15, [r9, #4]
 800d81a:	44c8      	add	r8, r9
 800d81c:	edcd 7a02 	vstr	s15, [sp, #8]
 800d820:	edd8 7a01 	vldr	s15, [r8, #4]
 800d824:	edcd 7a03 	vstr	s15, [sp, #12]
 800d828:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d82a:	e001      	b.n	800d830 <arm_radix8_butterfly_f32+0x300>
 800d82c:	3f3504f3 	.word	0x3f3504f3
 800d830:	ed92 7a00 	vldr	s14, [r2]
 800d834:	44de      	add	lr, fp
 800d836:	ed17 1a01 	vldr	s2, [r7, #-4]
 800d83a:	ed90 5a00 	vldr	s10, [r0]
 800d83e:	45f2      	cmp	sl, lr
 800d840:	ed1c fa01 	vldr	s30, [ip, #-4]
 800d844:	ee31 3a07 	vadd.f32	s6, s2, s14
 800d848:	edd6 5a00 	vldr	s11, [r6]
 800d84c:	ee31 1a47 	vsub.f32	s2, s2, s14
 800d850:	edd4 7a00 	vldr	s15, [r4]
 800d854:	ed95 7a00 	vldr	s14, [r5]
 800d858:	ed91 4a00 	vldr	s8, [r1]
 800d85c:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800d860:	ee77 6a25 	vadd.f32	s13, s14, s11
 800d864:	edd7 ea00 	vldr	s29, [r7]
 800d868:	ee74 fa05 	vadd.f32	s31, s8, s10
 800d86c:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d870:	ee34 4a45 	vsub.f32	s8, s8, s10
 800d874:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800d878:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d87c:	ee33 3a46 	vsub.f32	s6, s6, s12
 800d880:	ee31 6a85 	vadd.f32	s12, s3, s10
 800d884:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800d888:	ee34 fa07 	vadd.f32	s30, s8, s14
 800d88c:	ed07 6a01 	vstr	s12, [r7, #-4]
 800d890:	ee34 4a47 	vsub.f32	s8, s8, s14
 800d894:	edd5 3a01 	vldr	s7, [r5, #4]
 800d898:	ee7f fae6 	vsub.f32	s31, s31, s13
 800d89c:	ed90 7a01 	vldr	s14, [r0, #4]
 800d8a0:	ee2f fa28 	vmul.f32	s30, s30, s17
 800d8a4:	edd1 5a01 	vldr	s11, [r1, #4]
 800d8a8:	ee24 4a28 	vmul.f32	s8, s8, s17
 800d8ac:	ed96 6a01 	vldr	s12, [r6, #4]
 800d8b0:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800d8b4:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800d8b8:	edd2 6a01 	vldr	s13, [r2, #4]
 800d8bc:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800d8c0:	edd4 4a01 	vldr	s9, [r4, #4]
 800d8c4:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d8c8:	ed9c 7a00 	vldr	s14, [ip]
 800d8cc:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800d8d0:	ee33 6a86 	vadd.f32	s12, s7, s12
 800d8d4:	ee37 facf 	vsub.f32	s30, s15, s30
 800d8d8:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800d8dc:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800d8e0:	ee7e eae6 	vsub.f32	s29, s29, s13
 800d8e4:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800d8e8:	ee77 6a24 	vadd.f32	s13, s14, s9
 800d8ec:	ee75 0a86 	vadd.f32	s1, s11, s12
 800d8f0:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d8f4:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800d8f8:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800d8fc:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800d900:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800d904:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800d908:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800d90c:	ee77 4a22 	vadd.f32	s9, s14, s5
 800d910:	ee7e eae7 	vsub.f32	s29, s29, s15
 800d914:	ee77 7a62 	vsub.f32	s15, s14, s5
 800d918:	ee71 2a04 	vadd.f32	s5, s2, s8
 800d91c:	ee31 7a44 	vsub.f32	s14, s2, s8
 800d920:	ee30 1a60 	vsub.f32	s2, s0, s1
 800d924:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d928:	ee33 6a46 	vsub.f32	s12, s6, s12
 800d92c:	ee33 3aef 	vsub.f32	s6, s7, s31
 800d930:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800d934:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800d938:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800d93c:	ee72 5a25 	vadd.f32	s11, s4, s11
 800d940:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800d944:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800d948:	ee77 2a27 	vadd.f32	s5, s14, s15
 800d94c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d950:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800d954:	ee2c fa85 	vmul.f32	s30, s25, s10
 800d958:	ee69 ea01 	vmul.f32	s29, s18, s2
 800d95c:	ee29 5a05 	vmul.f32	s10, s18, s10
 800d960:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800d964:	ee6d faa1 	vmul.f32	s31, s27, s3
 800d968:	ee70 0a20 	vadd.f32	s1, s0, s1
 800d96c:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800d970:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800d974:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800d978:	edc7 0a00 	vstr	s1, [r7]
 800d97c:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800d980:	441f      	add	r7, r3
 800d982:	ee2a faa3 	vmul.f32	s30, s21, s7
 800d986:	ee31 5a45 	vsub.f32	s10, s2, s10
 800d98a:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800d98e:	edc2 ea00 	vstr	s29, [r2]
 800d992:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800d996:	ee33 3a61 	vsub.f32	s6, s6, s3
 800d99a:	ed82 5a01 	vstr	s10, [r2, #4]
 800d99e:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800d9a2:	edcd 3a01 	vstr	s7, [sp, #4]
 800d9a6:	ed9d 5a03 	vldr	s10, [sp, #12]
 800d9aa:	ee6b ea86 	vmul.f32	s29, s23, s12
 800d9ae:	eddd 3a02 	vldr	s7, [sp, #8]
 800d9b2:	ee6b fa24 	vmul.f32	s31, s22, s9
 800d9b6:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800d9ba:	ee65 4a24 	vmul.f32	s9, s10, s9
 800d9be:	ed8c 3a00 	vstr	s6, [ip]
 800d9c2:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800d9c6:	ee23 6a86 	vmul.f32	s12, s7, s12
 800d9ca:	eddd 3a01 	vldr	s7, [sp, #4]
 800d9ce:	ee25 5a25 	vmul.f32	s10, s10, s11
 800d9d2:	441a      	add	r2, r3
 800d9d4:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800d9d8:	449c      	add	ip, r3
 800d9da:	ee68 1a04 	vmul.f32	s3, s16, s8
 800d9de:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800d9e2:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800d9e6:	ee29 faa7 	vmul.f32	s30, s19, s15
 800d9ea:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800d9ee:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800d9f2:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800d9f6:	ee68 2a22 	vmul.f32	s5, s16, s5
 800d9fa:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800d9fe:	ee29 7a87 	vmul.f32	s14, s19, s14
 800da02:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800da06:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800da0a:	ee7e ea81 	vadd.f32	s29, s29, s2
 800da0e:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800da12:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800da16:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800da1a:	edc4 ea00 	vstr	s29, [r4]
 800da1e:	ee30 0a21 	vadd.f32	s0, s0, s3
 800da22:	ed84 6a01 	vstr	s12, [r4, #4]
 800da26:	ee74 2a62 	vsub.f32	s5, s8, s5
 800da2a:	edc1 0a00 	vstr	s1, [r1]
 800da2e:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800da32:	edc1 3a01 	vstr	s7, [r1, #4]
 800da36:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800da3a:	ed86 5a00 	vstr	s10, [r6]
 800da3e:	edc6 4a01 	vstr	s9, [r6, #4]
 800da42:	4419      	add	r1, r3
 800da44:	ed80 0a00 	vstr	s0, [r0]
 800da48:	441c      	add	r4, r3
 800da4a:	edc0 2a01 	vstr	s5, [r0, #4]
 800da4e:	441e      	add	r6, r3
 800da50:	ed85 3a00 	vstr	s6, [r5]
 800da54:	4418      	add	r0, r3
 800da56:	ed85 7a01 	vstr	s14, [r5, #4]
 800da5a:	441d      	add	r5, r3
 800da5c:	f63f aee8 	bhi.w	800d830 <arm_radix8_butterfly_f32+0x300>
 800da60:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da62:	9a04      	ldr	r2, [sp, #16]
 800da64:	3108      	adds	r1, #8
 800da66:	3201      	adds	r2, #1
 800da68:	910c      	str	r1, [sp, #48]	; 0x30
 800da6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800da6c:	9204      	str	r2, [sp, #16]
 800da6e:	3108      	adds	r1, #8
 800da70:	910b      	str	r1, [sp, #44]	; 0x2c
 800da72:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da74:	3108      	adds	r1, #8
 800da76:	910a      	str	r1, [sp, #40]	; 0x28
 800da78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da7a:	3108      	adds	r1, #8
 800da7c:	9109      	str	r1, [sp, #36]	; 0x24
 800da7e:	9908      	ldr	r1, [sp, #32]
 800da80:	3108      	adds	r1, #8
 800da82:	9108      	str	r1, [sp, #32]
 800da84:	9907      	ldr	r1, [sp, #28]
 800da86:	3108      	adds	r1, #8
 800da88:	9107      	str	r1, [sp, #28]
 800da8a:	9906      	ldr	r1, [sp, #24]
 800da8c:	3108      	adds	r1, #8
 800da8e:	9106      	str	r1, [sp, #24]
 800da90:	9905      	ldr	r1, [sp, #20]
 800da92:	3108      	adds	r1, #8
 800da94:	9105      	str	r1, [sp, #20]
 800da96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800da98:	4291      	cmp	r1, r2
 800da9a:	f47f ae74 	bne.w	800d786 <arm_radix8_butterfly_f32+0x256>
 800da9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daa0:	468b      	mov	fp, r1
 800daa2:	00db      	lsls	r3, r3, #3
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	9310      	str	r3, [sp, #64]	; 0x40
 800daa8:	e551      	b.n	800d54e <arm_radix8_butterfly_f32+0x1e>
 800daaa:	b015      	add	sp, #84	; 0x54
 800daac:	ecbd 8b10 	vpop	{d8-d15}
 800dab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dab4 <__errno>:
 800dab4:	4b01      	ldr	r3, [pc, #4]	; (800dabc <__errno+0x8>)
 800dab6:	6818      	ldr	r0, [r3, #0]
 800dab8:	4770      	bx	lr
 800daba:	bf00      	nop
 800dabc:	2400040c 	.word	0x2400040c

0800dac0 <__libc_init_array>:
 800dac0:	b570      	push	{r4, r5, r6, lr}
 800dac2:	4d0d      	ldr	r5, [pc, #52]	; (800daf8 <__libc_init_array+0x38>)
 800dac4:	4c0d      	ldr	r4, [pc, #52]	; (800dafc <__libc_init_array+0x3c>)
 800dac6:	1b64      	subs	r4, r4, r5
 800dac8:	10a4      	asrs	r4, r4, #2
 800daca:	2600      	movs	r6, #0
 800dacc:	42a6      	cmp	r6, r4
 800dace:	d109      	bne.n	800dae4 <__libc_init_array+0x24>
 800dad0:	4d0b      	ldr	r5, [pc, #44]	; (800db00 <__libc_init_array+0x40>)
 800dad2:	4c0c      	ldr	r4, [pc, #48]	; (800db04 <__libc_init_array+0x44>)
 800dad4:	f003 ff86 	bl	80119e4 <_init>
 800dad8:	1b64      	subs	r4, r4, r5
 800dada:	10a4      	asrs	r4, r4, #2
 800dadc:	2600      	movs	r6, #0
 800dade:	42a6      	cmp	r6, r4
 800dae0:	d105      	bne.n	800daee <__libc_init_array+0x2e>
 800dae2:	bd70      	pop	{r4, r5, r6, pc}
 800dae4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dae8:	4798      	blx	r3
 800daea:	3601      	adds	r6, #1
 800daec:	e7ee      	b.n	800dacc <__libc_init_array+0xc>
 800daee:	f855 3b04 	ldr.w	r3, [r5], #4
 800daf2:	4798      	blx	r3
 800daf4:	3601      	adds	r6, #1
 800daf6:	e7f2      	b.n	800dade <__libc_init_array+0x1e>
 800daf8:	0801c118 	.word	0x0801c118
 800dafc:	0801c118 	.word	0x0801c118
 800db00:	0801c118 	.word	0x0801c118
 800db04:	0801c11c 	.word	0x0801c11c

0800db08 <memcpy>:
 800db08:	440a      	add	r2, r1
 800db0a:	4291      	cmp	r1, r2
 800db0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800db10:	d100      	bne.n	800db14 <memcpy+0xc>
 800db12:	4770      	bx	lr
 800db14:	b510      	push	{r4, lr}
 800db16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db1e:	4291      	cmp	r1, r2
 800db20:	d1f9      	bne.n	800db16 <memcpy+0xe>
 800db22:	bd10      	pop	{r4, pc}

0800db24 <memset>:
 800db24:	4402      	add	r2, r0
 800db26:	4603      	mov	r3, r0
 800db28:	4293      	cmp	r3, r2
 800db2a:	d100      	bne.n	800db2e <memset+0xa>
 800db2c:	4770      	bx	lr
 800db2e:	f803 1b01 	strb.w	r1, [r3], #1
 800db32:	e7f9      	b.n	800db28 <memset+0x4>

0800db34 <__cvt>:
 800db34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db36:	ed2d 8b02 	vpush	{d8}
 800db3a:	eeb0 8b40 	vmov.f64	d8, d0
 800db3e:	b085      	sub	sp, #20
 800db40:	4617      	mov	r7, r2
 800db42:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800db44:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800db46:	ee18 2a90 	vmov	r2, s17
 800db4a:	f025 0520 	bic.w	r5, r5, #32
 800db4e:	2a00      	cmp	r2, #0
 800db50:	bfb6      	itet	lt
 800db52:	222d      	movlt	r2, #45	; 0x2d
 800db54:	2200      	movge	r2, #0
 800db56:	eeb1 8b40 	vneglt.f64	d8, d0
 800db5a:	2d46      	cmp	r5, #70	; 0x46
 800db5c:	460c      	mov	r4, r1
 800db5e:	701a      	strb	r2, [r3, #0]
 800db60:	d004      	beq.n	800db6c <__cvt+0x38>
 800db62:	2d45      	cmp	r5, #69	; 0x45
 800db64:	d100      	bne.n	800db68 <__cvt+0x34>
 800db66:	3401      	adds	r4, #1
 800db68:	2102      	movs	r1, #2
 800db6a:	e000      	b.n	800db6e <__cvt+0x3a>
 800db6c:	2103      	movs	r1, #3
 800db6e:	ab03      	add	r3, sp, #12
 800db70:	9301      	str	r3, [sp, #4]
 800db72:	ab02      	add	r3, sp, #8
 800db74:	9300      	str	r3, [sp, #0]
 800db76:	4622      	mov	r2, r4
 800db78:	4633      	mov	r3, r6
 800db7a:	eeb0 0b48 	vmov.f64	d0, d8
 800db7e:	f000 fcd3 	bl	800e528 <_dtoa_r>
 800db82:	2d47      	cmp	r5, #71	; 0x47
 800db84:	d109      	bne.n	800db9a <__cvt+0x66>
 800db86:	07fb      	lsls	r3, r7, #31
 800db88:	d407      	bmi.n	800db9a <__cvt+0x66>
 800db8a:	9b03      	ldr	r3, [sp, #12]
 800db8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db8e:	1a1b      	subs	r3, r3, r0
 800db90:	6013      	str	r3, [r2, #0]
 800db92:	b005      	add	sp, #20
 800db94:	ecbd 8b02 	vpop	{d8}
 800db98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db9a:	2d46      	cmp	r5, #70	; 0x46
 800db9c:	eb00 0204 	add.w	r2, r0, r4
 800dba0:	d10c      	bne.n	800dbbc <__cvt+0x88>
 800dba2:	7803      	ldrb	r3, [r0, #0]
 800dba4:	2b30      	cmp	r3, #48	; 0x30
 800dba6:	d107      	bne.n	800dbb8 <__cvt+0x84>
 800dba8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dbac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb0:	bf1c      	itt	ne
 800dbb2:	f1c4 0401 	rsbne	r4, r4, #1
 800dbb6:	6034      	strne	r4, [r6, #0]
 800dbb8:	6833      	ldr	r3, [r6, #0]
 800dbba:	441a      	add	r2, r3
 800dbbc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dbc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc4:	bf08      	it	eq
 800dbc6:	9203      	streq	r2, [sp, #12]
 800dbc8:	2130      	movs	r1, #48	; 0x30
 800dbca:	9b03      	ldr	r3, [sp, #12]
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d2dc      	bcs.n	800db8a <__cvt+0x56>
 800dbd0:	1c5c      	adds	r4, r3, #1
 800dbd2:	9403      	str	r4, [sp, #12]
 800dbd4:	7019      	strb	r1, [r3, #0]
 800dbd6:	e7f8      	b.n	800dbca <__cvt+0x96>

0800dbd8 <__exponent>:
 800dbd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbda:	4603      	mov	r3, r0
 800dbdc:	2900      	cmp	r1, #0
 800dbde:	bfb8      	it	lt
 800dbe0:	4249      	neglt	r1, r1
 800dbe2:	f803 2b02 	strb.w	r2, [r3], #2
 800dbe6:	bfb4      	ite	lt
 800dbe8:	222d      	movlt	r2, #45	; 0x2d
 800dbea:	222b      	movge	r2, #43	; 0x2b
 800dbec:	2909      	cmp	r1, #9
 800dbee:	7042      	strb	r2, [r0, #1]
 800dbf0:	dd2a      	ble.n	800dc48 <__exponent+0x70>
 800dbf2:	f10d 0407 	add.w	r4, sp, #7
 800dbf6:	46a4      	mov	ip, r4
 800dbf8:	270a      	movs	r7, #10
 800dbfa:	46a6      	mov	lr, r4
 800dbfc:	460a      	mov	r2, r1
 800dbfe:	fb91 f6f7 	sdiv	r6, r1, r7
 800dc02:	fb07 1516 	mls	r5, r7, r6, r1
 800dc06:	3530      	adds	r5, #48	; 0x30
 800dc08:	2a63      	cmp	r2, #99	; 0x63
 800dc0a:	f104 34ff 	add.w	r4, r4, #4294967295
 800dc0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dc12:	4631      	mov	r1, r6
 800dc14:	dcf1      	bgt.n	800dbfa <__exponent+0x22>
 800dc16:	3130      	adds	r1, #48	; 0x30
 800dc18:	f1ae 0502 	sub.w	r5, lr, #2
 800dc1c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc20:	1c44      	adds	r4, r0, #1
 800dc22:	4629      	mov	r1, r5
 800dc24:	4561      	cmp	r1, ip
 800dc26:	d30a      	bcc.n	800dc3e <__exponent+0x66>
 800dc28:	f10d 0209 	add.w	r2, sp, #9
 800dc2c:	eba2 020e 	sub.w	r2, r2, lr
 800dc30:	4565      	cmp	r5, ip
 800dc32:	bf88      	it	hi
 800dc34:	2200      	movhi	r2, #0
 800dc36:	4413      	add	r3, r2
 800dc38:	1a18      	subs	r0, r3, r0
 800dc3a:	b003      	add	sp, #12
 800dc3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc42:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dc46:	e7ed      	b.n	800dc24 <__exponent+0x4c>
 800dc48:	2330      	movs	r3, #48	; 0x30
 800dc4a:	3130      	adds	r1, #48	; 0x30
 800dc4c:	7083      	strb	r3, [r0, #2]
 800dc4e:	70c1      	strb	r1, [r0, #3]
 800dc50:	1d03      	adds	r3, r0, #4
 800dc52:	e7f1      	b.n	800dc38 <__exponent+0x60>
 800dc54:	0000      	movs	r0, r0
	...

0800dc58 <_printf_float>:
 800dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	b08b      	sub	sp, #44	; 0x2c
 800dc5e:	460c      	mov	r4, r1
 800dc60:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800dc64:	4616      	mov	r6, r2
 800dc66:	461f      	mov	r7, r3
 800dc68:	4605      	mov	r5, r0
 800dc6a:	f001 f9df 	bl	800f02c <_localeconv_r>
 800dc6e:	f8d0 b000 	ldr.w	fp, [r0]
 800dc72:	4658      	mov	r0, fp
 800dc74:	f7f2 fb34 	bl	80002e0 <strlen>
 800dc78:	2300      	movs	r3, #0
 800dc7a:	9308      	str	r3, [sp, #32]
 800dc7c:	f8d8 3000 	ldr.w	r3, [r8]
 800dc80:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dc84:	6822      	ldr	r2, [r4, #0]
 800dc86:	3307      	adds	r3, #7
 800dc88:	f023 0307 	bic.w	r3, r3, #7
 800dc8c:	f103 0108 	add.w	r1, r3, #8
 800dc90:	f8c8 1000 	str.w	r1, [r8]
 800dc94:	4682      	mov	sl, r0
 800dc96:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dc9a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800dc9e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800df00 <_printf_float+0x2a8>
 800dca2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800dca6:	eeb0 6bc0 	vabs.f64	d6, d0
 800dcaa:	eeb4 6b47 	vcmp.f64	d6, d7
 800dcae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb2:	dd24      	ble.n	800dcfe <_printf_float+0xa6>
 800dcb4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dcb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcbc:	d502      	bpl.n	800dcc4 <_printf_float+0x6c>
 800dcbe:	232d      	movs	r3, #45	; 0x2d
 800dcc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcc4:	4b90      	ldr	r3, [pc, #576]	; (800df08 <_printf_float+0x2b0>)
 800dcc6:	4891      	ldr	r0, [pc, #580]	; (800df0c <_printf_float+0x2b4>)
 800dcc8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800dccc:	bf94      	ite	ls
 800dcce:	4698      	movls	r8, r3
 800dcd0:	4680      	movhi	r8, r0
 800dcd2:	2303      	movs	r3, #3
 800dcd4:	6123      	str	r3, [r4, #16]
 800dcd6:	f022 0204 	bic.w	r2, r2, #4
 800dcda:	2300      	movs	r3, #0
 800dcdc:	6022      	str	r2, [r4, #0]
 800dcde:	9304      	str	r3, [sp, #16]
 800dce0:	9700      	str	r7, [sp, #0]
 800dce2:	4633      	mov	r3, r6
 800dce4:	aa09      	add	r2, sp, #36	; 0x24
 800dce6:	4621      	mov	r1, r4
 800dce8:	4628      	mov	r0, r5
 800dcea:	f000 f9d3 	bl	800e094 <_printf_common>
 800dcee:	3001      	adds	r0, #1
 800dcf0:	f040 808a 	bne.w	800de08 <_printf_float+0x1b0>
 800dcf4:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf8:	b00b      	add	sp, #44	; 0x2c
 800dcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfe:	eeb4 0b40 	vcmp.f64	d0, d0
 800dd02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd06:	d709      	bvc.n	800dd1c <_printf_float+0xc4>
 800dd08:	ee10 3a90 	vmov	r3, s1
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	bfbc      	itt	lt
 800dd10:	232d      	movlt	r3, #45	; 0x2d
 800dd12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dd16:	487e      	ldr	r0, [pc, #504]	; (800df10 <_printf_float+0x2b8>)
 800dd18:	4b7e      	ldr	r3, [pc, #504]	; (800df14 <_printf_float+0x2bc>)
 800dd1a:	e7d5      	b.n	800dcc8 <_printf_float+0x70>
 800dd1c:	6863      	ldr	r3, [r4, #4]
 800dd1e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800dd22:	9104      	str	r1, [sp, #16]
 800dd24:	1c59      	adds	r1, r3, #1
 800dd26:	d13c      	bne.n	800dda2 <_printf_float+0x14a>
 800dd28:	2306      	movs	r3, #6
 800dd2a:	6063      	str	r3, [r4, #4]
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	9303      	str	r3, [sp, #12]
 800dd30:	ab08      	add	r3, sp, #32
 800dd32:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dd36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dd3a:	ab07      	add	r3, sp, #28
 800dd3c:	6861      	ldr	r1, [r4, #4]
 800dd3e:	9300      	str	r3, [sp, #0]
 800dd40:	6022      	str	r2, [r4, #0]
 800dd42:	f10d 031b 	add.w	r3, sp, #27
 800dd46:	4628      	mov	r0, r5
 800dd48:	f7ff fef4 	bl	800db34 <__cvt>
 800dd4c:	9b04      	ldr	r3, [sp, #16]
 800dd4e:	9907      	ldr	r1, [sp, #28]
 800dd50:	2b47      	cmp	r3, #71	; 0x47
 800dd52:	4680      	mov	r8, r0
 800dd54:	d108      	bne.n	800dd68 <_printf_float+0x110>
 800dd56:	1cc8      	adds	r0, r1, #3
 800dd58:	db02      	blt.n	800dd60 <_printf_float+0x108>
 800dd5a:	6863      	ldr	r3, [r4, #4]
 800dd5c:	4299      	cmp	r1, r3
 800dd5e:	dd41      	ble.n	800dde4 <_printf_float+0x18c>
 800dd60:	f1a9 0902 	sub.w	r9, r9, #2
 800dd64:	fa5f f989 	uxtb.w	r9, r9
 800dd68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800dd6c:	d820      	bhi.n	800ddb0 <_printf_float+0x158>
 800dd6e:	3901      	subs	r1, #1
 800dd70:	464a      	mov	r2, r9
 800dd72:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dd76:	9107      	str	r1, [sp, #28]
 800dd78:	f7ff ff2e 	bl	800dbd8 <__exponent>
 800dd7c:	9a08      	ldr	r2, [sp, #32]
 800dd7e:	9004      	str	r0, [sp, #16]
 800dd80:	1813      	adds	r3, r2, r0
 800dd82:	2a01      	cmp	r2, #1
 800dd84:	6123      	str	r3, [r4, #16]
 800dd86:	dc02      	bgt.n	800dd8e <_printf_float+0x136>
 800dd88:	6822      	ldr	r2, [r4, #0]
 800dd8a:	07d2      	lsls	r2, r2, #31
 800dd8c:	d501      	bpl.n	800dd92 <_printf_float+0x13a>
 800dd8e:	3301      	adds	r3, #1
 800dd90:	6123      	str	r3, [r4, #16]
 800dd92:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d0a2      	beq.n	800dce0 <_printf_float+0x88>
 800dd9a:	232d      	movs	r3, #45	; 0x2d
 800dd9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dda0:	e79e      	b.n	800dce0 <_printf_float+0x88>
 800dda2:	9904      	ldr	r1, [sp, #16]
 800dda4:	2947      	cmp	r1, #71	; 0x47
 800dda6:	d1c1      	bne.n	800dd2c <_printf_float+0xd4>
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d1bf      	bne.n	800dd2c <_printf_float+0xd4>
 800ddac:	2301      	movs	r3, #1
 800ddae:	e7bc      	b.n	800dd2a <_printf_float+0xd2>
 800ddb0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ddb4:	d118      	bne.n	800dde8 <_printf_float+0x190>
 800ddb6:	2900      	cmp	r1, #0
 800ddb8:	6863      	ldr	r3, [r4, #4]
 800ddba:	dd0b      	ble.n	800ddd4 <_printf_float+0x17c>
 800ddbc:	6121      	str	r1, [r4, #16]
 800ddbe:	b913      	cbnz	r3, 800ddc6 <_printf_float+0x16e>
 800ddc0:	6822      	ldr	r2, [r4, #0]
 800ddc2:	07d0      	lsls	r0, r2, #31
 800ddc4:	d502      	bpl.n	800ddcc <_printf_float+0x174>
 800ddc6:	3301      	adds	r3, #1
 800ddc8:	440b      	add	r3, r1
 800ddca:	6123      	str	r3, [r4, #16]
 800ddcc:	2300      	movs	r3, #0
 800ddce:	65a1      	str	r1, [r4, #88]	; 0x58
 800ddd0:	9304      	str	r3, [sp, #16]
 800ddd2:	e7de      	b.n	800dd92 <_printf_float+0x13a>
 800ddd4:	b913      	cbnz	r3, 800dddc <_printf_float+0x184>
 800ddd6:	6822      	ldr	r2, [r4, #0]
 800ddd8:	07d2      	lsls	r2, r2, #31
 800ddda:	d501      	bpl.n	800dde0 <_printf_float+0x188>
 800dddc:	3302      	adds	r3, #2
 800ddde:	e7f4      	b.n	800ddca <_printf_float+0x172>
 800dde0:	2301      	movs	r3, #1
 800dde2:	e7f2      	b.n	800ddca <_printf_float+0x172>
 800dde4:	f04f 0967 	mov.w	r9, #103	; 0x67
 800dde8:	9b08      	ldr	r3, [sp, #32]
 800ddea:	4299      	cmp	r1, r3
 800ddec:	db05      	blt.n	800ddfa <_printf_float+0x1a2>
 800ddee:	6823      	ldr	r3, [r4, #0]
 800ddf0:	6121      	str	r1, [r4, #16]
 800ddf2:	07d8      	lsls	r0, r3, #31
 800ddf4:	d5ea      	bpl.n	800ddcc <_printf_float+0x174>
 800ddf6:	1c4b      	adds	r3, r1, #1
 800ddf8:	e7e7      	b.n	800ddca <_printf_float+0x172>
 800ddfa:	2900      	cmp	r1, #0
 800ddfc:	bfd4      	ite	le
 800ddfe:	f1c1 0202 	rsble	r2, r1, #2
 800de02:	2201      	movgt	r2, #1
 800de04:	4413      	add	r3, r2
 800de06:	e7e0      	b.n	800ddca <_printf_float+0x172>
 800de08:	6823      	ldr	r3, [r4, #0]
 800de0a:	055a      	lsls	r2, r3, #21
 800de0c:	d407      	bmi.n	800de1e <_printf_float+0x1c6>
 800de0e:	6923      	ldr	r3, [r4, #16]
 800de10:	4642      	mov	r2, r8
 800de12:	4631      	mov	r1, r6
 800de14:	4628      	mov	r0, r5
 800de16:	47b8      	blx	r7
 800de18:	3001      	adds	r0, #1
 800de1a:	d12a      	bne.n	800de72 <_printf_float+0x21a>
 800de1c:	e76a      	b.n	800dcf4 <_printf_float+0x9c>
 800de1e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800de22:	f240 80e2 	bls.w	800dfea <_printf_float+0x392>
 800de26:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800de2a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de32:	d133      	bne.n	800de9c <_printf_float+0x244>
 800de34:	4a38      	ldr	r2, [pc, #224]	; (800df18 <_printf_float+0x2c0>)
 800de36:	2301      	movs	r3, #1
 800de38:	4631      	mov	r1, r6
 800de3a:	4628      	mov	r0, r5
 800de3c:	47b8      	blx	r7
 800de3e:	3001      	adds	r0, #1
 800de40:	f43f af58 	beq.w	800dcf4 <_printf_float+0x9c>
 800de44:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800de48:	429a      	cmp	r2, r3
 800de4a:	db02      	blt.n	800de52 <_printf_float+0x1fa>
 800de4c:	6823      	ldr	r3, [r4, #0]
 800de4e:	07d8      	lsls	r0, r3, #31
 800de50:	d50f      	bpl.n	800de72 <_printf_float+0x21a>
 800de52:	4653      	mov	r3, sl
 800de54:	465a      	mov	r2, fp
 800de56:	4631      	mov	r1, r6
 800de58:	4628      	mov	r0, r5
 800de5a:	47b8      	blx	r7
 800de5c:	3001      	adds	r0, #1
 800de5e:	f43f af49 	beq.w	800dcf4 <_printf_float+0x9c>
 800de62:	f04f 0800 	mov.w	r8, #0
 800de66:	f104 091a 	add.w	r9, r4, #26
 800de6a:	9b08      	ldr	r3, [sp, #32]
 800de6c:	3b01      	subs	r3, #1
 800de6e:	4543      	cmp	r3, r8
 800de70:	dc09      	bgt.n	800de86 <_printf_float+0x22e>
 800de72:	6823      	ldr	r3, [r4, #0]
 800de74:	079b      	lsls	r3, r3, #30
 800de76:	f100 8108 	bmi.w	800e08a <_printf_float+0x432>
 800de7a:	68e0      	ldr	r0, [r4, #12]
 800de7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de7e:	4298      	cmp	r0, r3
 800de80:	bfb8      	it	lt
 800de82:	4618      	movlt	r0, r3
 800de84:	e738      	b.n	800dcf8 <_printf_float+0xa0>
 800de86:	2301      	movs	r3, #1
 800de88:	464a      	mov	r2, r9
 800de8a:	4631      	mov	r1, r6
 800de8c:	4628      	mov	r0, r5
 800de8e:	47b8      	blx	r7
 800de90:	3001      	adds	r0, #1
 800de92:	f43f af2f 	beq.w	800dcf4 <_printf_float+0x9c>
 800de96:	f108 0801 	add.w	r8, r8, #1
 800de9a:	e7e6      	b.n	800de6a <_printf_float+0x212>
 800de9c:	9b07      	ldr	r3, [sp, #28]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	dc3c      	bgt.n	800df1c <_printf_float+0x2c4>
 800dea2:	4a1d      	ldr	r2, [pc, #116]	; (800df18 <_printf_float+0x2c0>)
 800dea4:	2301      	movs	r3, #1
 800dea6:	4631      	mov	r1, r6
 800dea8:	4628      	mov	r0, r5
 800deaa:	47b8      	blx	r7
 800deac:	3001      	adds	r0, #1
 800deae:	f43f af21 	beq.w	800dcf4 <_printf_float+0x9c>
 800deb2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800deb6:	4313      	orrs	r3, r2
 800deb8:	d102      	bne.n	800dec0 <_printf_float+0x268>
 800deba:	6823      	ldr	r3, [r4, #0]
 800debc:	07d9      	lsls	r1, r3, #31
 800debe:	d5d8      	bpl.n	800de72 <_printf_float+0x21a>
 800dec0:	4653      	mov	r3, sl
 800dec2:	465a      	mov	r2, fp
 800dec4:	4631      	mov	r1, r6
 800dec6:	4628      	mov	r0, r5
 800dec8:	47b8      	blx	r7
 800deca:	3001      	adds	r0, #1
 800decc:	f43f af12 	beq.w	800dcf4 <_printf_float+0x9c>
 800ded0:	f04f 0900 	mov.w	r9, #0
 800ded4:	f104 0a1a 	add.w	sl, r4, #26
 800ded8:	9b07      	ldr	r3, [sp, #28]
 800deda:	425b      	negs	r3, r3
 800dedc:	454b      	cmp	r3, r9
 800dede:	dc01      	bgt.n	800dee4 <_printf_float+0x28c>
 800dee0:	9b08      	ldr	r3, [sp, #32]
 800dee2:	e795      	b.n	800de10 <_printf_float+0x1b8>
 800dee4:	2301      	movs	r3, #1
 800dee6:	4652      	mov	r2, sl
 800dee8:	4631      	mov	r1, r6
 800deea:	4628      	mov	r0, r5
 800deec:	47b8      	blx	r7
 800deee:	3001      	adds	r0, #1
 800def0:	f43f af00 	beq.w	800dcf4 <_printf_float+0x9c>
 800def4:	f109 0901 	add.w	r9, r9, #1
 800def8:	e7ee      	b.n	800ded8 <_printf_float+0x280>
 800defa:	bf00      	nop
 800defc:	f3af 8000 	nop.w
 800df00:	ffffffff 	.word	0xffffffff
 800df04:	7fefffff 	.word	0x7fefffff
 800df08:	0801aa58 	.word	0x0801aa58
 800df0c:	0801aa5c 	.word	0x0801aa5c
 800df10:	0801aa64 	.word	0x0801aa64
 800df14:	0801aa60 	.word	0x0801aa60
 800df18:	0801aa68 	.word	0x0801aa68
 800df1c:	9a08      	ldr	r2, [sp, #32]
 800df1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df20:	429a      	cmp	r2, r3
 800df22:	bfa8      	it	ge
 800df24:	461a      	movge	r2, r3
 800df26:	2a00      	cmp	r2, #0
 800df28:	4691      	mov	r9, r2
 800df2a:	dc38      	bgt.n	800df9e <_printf_float+0x346>
 800df2c:	2300      	movs	r3, #0
 800df2e:	9305      	str	r3, [sp, #20]
 800df30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df34:	f104 021a 	add.w	r2, r4, #26
 800df38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df3a:	9905      	ldr	r1, [sp, #20]
 800df3c:	9304      	str	r3, [sp, #16]
 800df3e:	eba3 0309 	sub.w	r3, r3, r9
 800df42:	428b      	cmp	r3, r1
 800df44:	dc33      	bgt.n	800dfae <_printf_float+0x356>
 800df46:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df4a:	429a      	cmp	r2, r3
 800df4c:	db3c      	blt.n	800dfc8 <_printf_float+0x370>
 800df4e:	6823      	ldr	r3, [r4, #0]
 800df50:	07da      	lsls	r2, r3, #31
 800df52:	d439      	bmi.n	800dfc8 <_printf_float+0x370>
 800df54:	9a08      	ldr	r2, [sp, #32]
 800df56:	9b04      	ldr	r3, [sp, #16]
 800df58:	9907      	ldr	r1, [sp, #28]
 800df5a:	1ad3      	subs	r3, r2, r3
 800df5c:	eba2 0901 	sub.w	r9, r2, r1
 800df60:	4599      	cmp	r9, r3
 800df62:	bfa8      	it	ge
 800df64:	4699      	movge	r9, r3
 800df66:	f1b9 0f00 	cmp.w	r9, #0
 800df6a:	dc35      	bgt.n	800dfd8 <_printf_float+0x380>
 800df6c:	f04f 0800 	mov.w	r8, #0
 800df70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df74:	f104 0a1a 	add.w	sl, r4, #26
 800df78:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df7c:	1a9b      	subs	r3, r3, r2
 800df7e:	eba3 0309 	sub.w	r3, r3, r9
 800df82:	4543      	cmp	r3, r8
 800df84:	f77f af75 	ble.w	800de72 <_printf_float+0x21a>
 800df88:	2301      	movs	r3, #1
 800df8a:	4652      	mov	r2, sl
 800df8c:	4631      	mov	r1, r6
 800df8e:	4628      	mov	r0, r5
 800df90:	47b8      	blx	r7
 800df92:	3001      	adds	r0, #1
 800df94:	f43f aeae 	beq.w	800dcf4 <_printf_float+0x9c>
 800df98:	f108 0801 	add.w	r8, r8, #1
 800df9c:	e7ec      	b.n	800df78 <_printf_float+0x320>
 800df9e:	4613      	mov	r3, r2
 800dfa0:	4631      	mov	r1, r6
 800dfa2:	4642      	mov	r2, r8
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	47b8      	blx	r7
 800dfa8:	3001      	adds	r0, #1
 800dfaa:	d1bf      	bne.n	800df2c <_printf_float+0x2d4>
 800dfac:	e6a2      	b.n	800dcf4 <_printf_float+0x9c>
 800dfae:	2301      	movs	r3, #1
 800dfb0:	4631      	mov	r1, r6
 800dfb2:	4628      	mov	r0, r5
 800dfb4:	9204      	str	r2, [sp, #16]
 800dfb6:	47b8      	blx	r7
 800dfb8:	3001      	adds	r0, #1
 800dfba:	f43f ae9b 	beq.w	800dcf4 <_printf_float+0x9c>
 800dfbe:	9b05      	ldr	r3, [sp, #20]
 800dfc0:	9a04      	ldr	r2, [sp, #16]
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	9305      	str	r3, [sp, #20]
 800dfc6:	e7b7      	b.n	800df38 <_printf_float+0x2e0>
 800dfc8:	4653      	mov	r3, sl
 800dfca:	465a      	mov	r2, fp
 800dfcc:	4631      	mov	r1, r6
 800dfce:	4628      	mov	r0, r5
 800dfd0:	47b8      	blx	r7
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	d1be      	bne.n	800df54 <_printf_float+0x2fc>
 800dfd6:	e68d      	b.n	800dcf4 <_printf_float+0x9c>
 800dfd8:	9a04      	ldr	r2, [sp, #16]
 800dfda:	464b      	mov	r3, r9
 800dfdc:	4442      	add	r2, r8
 800dfde:	4631      	mov	r1, r6
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	47b8      	blx	r7
 800dfe4:	3001      	adds	r0, #1
 800dfe6:	d1c1      	bne.n	800df6c <_printf_float+0x314>
 800dfe8:	e684      	b.n	800dcf4 <_printf_float+0x9c>
 800dfea:	9a08      	ldr	r2, [sp, #32]
 800dfec:	2a01      	cmp	r2, #1
 800dfee:	dc01      	bgt.n	800dff4 <_printf_float+0x39c>
 800dff0:	07db      	lsls	r3, r3, #31
 800dff2:	d537      	bpl.n	800e064 <_printf_float+0x40c>
 800dff4:	2301      	movs	r3, #1
 800dff6:	4642      	mov	r2, r8
 800dff8:	4631      	mov	r1, r6
 800dffa:	4628      	mov	r0, r5
 800dffc:	47b8      	blx	r7
 800dffe:	3001      	adds	r0, #1
 800e000:	f43f ae78 	beq.w	800dcf4 <_printf_float+0x9c>
 800e004:	4653      	mov	r3, sl
 800e006:	465a      	mov	r2, fp
 800e008:	4631      	mov	r1, r6
 800e00a:	4628      	mov	r0, r5
 800e00c:	47b8      	blx	r7
 800e00e:	3001      	adds	r0, #1
 800e010:	f43f ae70 	beq.w	800dcf4 <_printf_float+0x9c>
 800e014:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e018:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e020:	d01b      	beq.n	800e05a <_printf_float+0x402>
 800e022:	9b08      	ldr	r3, [sp, #32]
 800e024:	f108 0201 	add.w	r2, r8, #1
 800e028:	3b01      	subs	r3, #1
 800e02a:	4631      	mov	r1, r6
 800e02c:	4628      	mov	r0, r5
 800e02e:	47b8      	blx	r7
 800e030:	3001      	adds	r0, #1
 800e032:	d10e      	bne.n	800e052 <_printf_float+0x3fa>
 800e034:	e65e      	b.n	800dcf4 <_printf_float+0x9c>
 800e036:	2301      	movs	r3, #1
 800e038:	464a      	mov	r2, r9
 800e03a:	4631      	mov	r1, r6
 800e03c:	4628      	mov	r0, r5
 800e03e:	47b8      	blx	r7
 800e040:	3001      	adds	r0, #1
 800e042:	f43f ae57 	beq.w	800dcf4 <_printf_float+0x9c>
 800e046:	f108 0801 	add.w	r8, r8, #1
 800e04a:	9b08      	ldr	r3, [sp, #32]
 800e04c:	3b01      	subs	r3, #1
 800e04e:	4543      	cmp	r3, r8
 800e050:	dcf1      	bgt.n	800e036 <_printf_float+0x3de>
 800e052:	9b04      	ldr	r3, [sp, #16]
 800e054:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e058:	e6db      	b.n	800de12 <_printf_float+0x1ba>
 800e05a:	f04f 0800 	mov.w	r8, #0
 800e05e:	f104 091a 	add.w	r9, r4, #26
 800e062:	e7f2      	b.n	800e04a <_printf_float+0x3f2>
 800e064:	2301      	movs	r3, #1
 800e066:	4642      	mov	r2, r8
 800e068:	e7df      	b.n	800e02a <_printf_float+0x3d2>
 800e06a:	2301      	movs	r3, #1
 800e06c:	464a      	mov	r2, r9
 800e06e:	4631      	mov	r1, r6
 800e070:	4628      	mov	r0, r5
 800e072:	47b8      	blx	r7
 800e074:	3001      	adds	r0, #1
 800e076:	f43f ae3d 	beq.w	800dcf4 <_printf_float+0x9c>
 800e07a:	f108 0801 	add.w	r8, r8, #1
 800e07e:	68e3      	ldr	r3, [r4, #12]
 800e080:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e082:	1a5b      	subs	r3, r3, r1
 800e084:	4543      	cmp	r3, r8
 800e086:	dcf0      	bgt.n	800e06a <_printf_float+0x412>
 800e088:	e6f7      	b.n	800de7a <_printf_float+0x222>
 800e08a:	f04f 0800 	mov.w	r8, #0
 800e08e:	f104 0919 	add.w	r9, r4, #25
 800e092:	e7f4      	b.n	800e07e <_printf_float+0x426>

0800e094 <_printf_common>:
 800e094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e098:	4616      	mov	r6, r2
 800e09a:	4699      	mov	r9, r3
 800e09c:	688a      	ldr	r2, [r1, #8]
 800e09e:	690b      	ldr	r3, [r1, #16]
 800e0a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	bfb8      	it	lt
 800e0a8:	4613      	movlt	r3, r2
 800e0aa:	6033      	str	r3, [r6, #0]
 800e0ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e0b0:	4607      	mov	r7, r0
 800e0b2:	460c      	mov	r4, r1
 800e0b4:	b10a      	cbz	r2, 800e0ba <_printf_common+0x26>
 800e0b6:	3301      	adds	r3, #1
 800e0b8:	6033      	str	r3, [r6, #0]
 800e0ba:	6823      	ldr	r3, [r4, #0]
 800e0bc:	0699      	lsls	r1, r3, #26
 800e0be:	bf42      	ittt	mi
 800e0c0:	6833      	ldrmi	r3, [r6, #0]
 800e0c2:	3302      	addmi	r3, #2
 800e0c4:	6033      	strmi	r3, [r6, #0]
 800e0c6:	6825      	ldr	r5, [r4, #0]
 800e0c8:	f015 0506 	ands.w	r5, r5, #6
 800e0cc:	d106      	bne.n	800e0dc <_printf_common+0x48>
 800e0ce:	f104 0a19 	add.w	sl, r4, #25
 800e0d2:	68e3      	ldr	r3, [r4, #12]
 800e0d4:	6832      	ldr	r2, [r6, #0]
 800e0d6:	1a9b      	subs	r3, r3, r2
 800e0d8:	42ab      	cmp	r3, r5
 800e0da:	dc26      	bgt.n	800e12a <_printf_common+0x96>
 800e0dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e0e0:	1e13      	subs	r3, r2, #0
 800e0e2:	6822      	ldr	r2, [r4, #0]
 800e0e4:	bf18      	it	ne
 800e0e6:	2301      	movne	r3, #1
 800e0e8:	0692      	lsls	r2, r2, #26
 800e0ea:	d42b      	bmi.n	800e144 <_printf_common+0xb0>
 800e0ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e0f0:	4649      	mov	r1, r9
 800e0f2:	4638      	mov	r0, r7
 800e0f4:	47c0      	blx	r8
 800e0f6:	3001      	adds	r0, #1
 800e0f8:	d01e      	beq.n	800e138 <_printf_common+0xa4>
 800e0fa:	6823      	ldr	r3, [r4, #0]
 800e0fc:	68e5      	ldr	r5, [r4, #12]
 800e0fe:	6832      	ldr	r2, [r6, #0]
 800e100:	f003 0306 	and.w	r3, r3, #6
 800e104:	2b04      	cmp	r3, #4
 800e106:	bf08      	it	eq
 800e108:	1aad      	subeq	r5, r5, r2
 800e10a:	68a3      	ldr	r3, [r4, #8]
 800e10c:	6922      	ldr	r2, [r4, #16]
 800e10e:	bf0c      	ite	eq
 800e110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e114:	2500      	movne	r5, #0
 800e116:	4293      	cmp	r3, r2
 800e118:	bfc4      	itt	gt
 800e11a:	1a9b      	subgt	r3, r3, r2
 800e11c:	18ed      	addgt	r5, r5, r3
 800e11e:	2600      	movs	r6, #0
 800e120:	341a      	adds	r4, #26
 800e122:	42b5      	cmp	r5, r6
 800e124:	d11a      	bne.n	800e15c <_printf_common+0xc8>
 800e126:	2000      	movs	r0, #0
 800e128:	e008      	b.n	800e13c <_printf_common+0xa8>
 800e12a:	2301      	movs	r3, #1
 800e12c:	4652      	mov	r2, sl
 800e12e:	4649      	mov	r1, r9
 800e130:	4638      	mov	r0, r7
 800e132:	47c0      	blx	r8
 800e134:	3001      	adds	r0, #1
 800e136:	d103      	bne.n	800e140 <_printf_common+0xac>
 800e138:	f04f 30ff 	mov.w	r0, #4294967295
 800e13c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e140:	3501      	adds	r5, #1
 800e142:	e7c6      	b.n	800e0d2 <_printf_common+0x3e>
 800e144:	18e1      	adds	r1, r4, r3
 800e146:	1c5a      	adds	r2, r3, #1
 800e148:	2030      	movs	r0, #48	; 0x30
 800e14a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e14e:	4422      	add	r2, r4
 800e150:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e154:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e158:	3302      	adds	r3, #2
 800e15a:	e7c7      	b.n	800e0ec <_printf_common+0x58>
 800e15c:	2301      	movs	r3, #1
 800e15e:	4622      	mov	r2, r4
 800e160:	4649      	mov	r1, r9
 800e162:	4638      	mov	r0, r7
 800e164:	47c0      	blx	r8
 800e166:	3001      	adds	r0, #1
 800e168:	d0e6      	beq.n	800e138 <_printf_common+0xa4>
 800e16a:	3601      	adds	r6, #1
 800e16c:	e7d9      	b.n	800e122 <_printf_common+0x8e>
	...

0800e170 <_printf_i>:
 800e170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e174:	460c      	mov	r4, r1
 800e176:	4691      	mov	r9, r2
 800e178:	7e27      	ldrb	r7, [r4, #24]
 800e17a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e17c:	2f78      	cmp	r7, #120	; 0x78
 800e17e:	4680      	mov	r8, r0
 800e180:	469a      	mov	sl, r3
 800e182:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e186:	d807      	bhi.n	800e198 <_printf_i+0x28>
 800e188:	2f62      	cmp	r7, #98	; 0x62
 800e18a:	d80a      	bhi.n	800e1a2 <_printf_i+0x32>
 800e18c:	2f00      	cmp	r7, #0
 800e18e:	f000 80d8 	beq.w	800e342 <_printf_i+0x1d2>
 800e192:	2f58      	cmp	r7, #88	; 0x58
 800e194:	f000 80a3 	beq.w	800e2de <_printf_i+0x16e>
 800e198:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e19c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e1a0:	e03a      	b.n	800e218 <_printf_i+0xa8>
 800e1a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e1a6:	2b15      	cmp	r3, #21
 800e1a8:	d8f6      	bhi.n	800e198 <_printf_i+0x28>
 800e1aa:	a001      	add	r0, pc, #4	; (adr r0, 800e1b0 <_printf_i+0x40>)
 800e1ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e1b0:	0800e209 	.word	0x0800e209
 800e1b4:	0800e21d 	.word	0x0800e21d
 800e1b8:	0800e199 	.word	0x0800e199
 800e1bc:	0800e199 	.word	0x0800e199
 800e1c0:	0800e199 	.word	0x0800e199
 800e1c4:	0800e199 	.word	0x0800e199
 800e1c8:	0800e21d 	.word	0x0800e21d
 800e1cc:	0800e199 	.word	0x0800e199
 800e1d0:	0800e199 	.word	0x0800e199
 800e1d4:	0800e199 	.word	0x0800e199
 800e1d8:	0800e199 	.word	0x0800e199
 800e1dc:	0800e329 	.word	0x0800e329
 800e1e0:	0800e24d 	.word	0x0800e24d
 800e1e4:	0800e30b 	.word	0x0800e30b
 800e1e8:	0800e199 	.word	0x0800e199
 800e1ec:	0800e199 	.word	0x0800e199
 800e1f0:	0800e34b 	.word	0x0800e34b
 800e1f4:	0800e199 	.word	0x0800e199
 800e1f8:	0800e24d 	.word	0x0800e24d
 800e1fc:	0800e199 	.word	0x0800e199
 800e200:	0800e199 	.word	0x0800e199
 800e204:	0800e313 	.word	0x0800e313
 800e208:	680b      	ldr	r3, [r1, #0]
 800e20a:	1d1a      	adds	r2, r3, #4
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	600a      	str	r2, [r1, #0]
 800e210:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e214:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e218:	2301      	movs	r3, #1
 800e21a:	e0a3      	b.n	800e364 <_printf_i+0x1f4>
 800e21c:	6825      	ldr	r5, [r4, #0]
 800e21e:	6808      	ldr	r0, [r1, #0]
 800e220:	062e      	lsls	r6, r5, #24
 800e222:	f100 0304 	add.w	r3, r0, #4
 800e226:	d50a      	bpl.n	800e23e <_printf_i+0xce>
 800e228:	6805      	ldr	r5, [r0, #0]
 800e22a:	600b      	str	r3, [r1, #0]
 800e22c:	2d00      	cmp	r5, #0
 800e22e:	da03      	bge.n	800e238 <_printf_i+0xc8>
 800e230:	232d      	movs	r3, #45	; 0x2d
 800e232:	426d      	negs	r5, r5
 800e234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e238:	485e      	ldr	r0, [pc, #376]	; (800e3b4 <_printf_i+0x244>)
 800e23a:	230a      	movs	r3, #10
 800e23c:	e019      	b.n	800e272 <_printf_i+0x102>
 800e23e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e242:	6805      	ldr	r5, [r0, #0]
 800e244:	600b      	str	r3, [r1, #0]
 800e246:	bf18      	it	ne
 800e248:	b22d      	sxthne	r5, r5
 800e24a:	e7ef      	b.n	800e22c <_printf_i+0xbc>
 800e24c:	680b      	ldr	r3, [r1, #0]
 800e24e:	6825      	ldr	r5, [r4, #0]
 800e250:	1d18      	adds	r0, r3, #4
 800e252:	6008      	str	r0, [r1, #0]
 800e254:	0628      	lsls	r0, r5, #24
 800e256:	d501      	bpl.n	800e25c <_printf_i+0xec>
 800e258:	681d      	ldr	r5, [r3, #0]
 800e25a:	e002      	b.n	800e262 <_printf_i+0xf2>
 800e25c:	0669      	lsls	r1, r5, #25
 800e25e:	d5fb      	bpl.n	800e258 <_printf_i+0xe8>
 800e260:	881d      	ldrh	r5, [r3, #0]
 800e262:	4854      	ldr	r0, [pc, #336]	; (800e3b4 <_printf_i+0x244>)
 800e264:	2f6f      	cmp	r7, #111	; 0x6f
 800e266:	bf0c      	ite	eq
 800e268:	2308      	moveq	r3, #8
 800e26a:	230a      	movne	r3, #10
 800e26c:	2100      	movs	r1, #0
 800e26e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e272:	6866      	ldr	r6, [r4, #4]
 800e274:	60a6      	str	r6, [r4, #8]
 800e276:	2e00      	cmp	r6, #0
 800e278:	bfa2      	ittt	ge
 800e27a:	6821      	ldrge	r1, [r4, #0]
 800e27c:	f021 0104 	bicge.w	r1, r1, #4
 800e280:	6021      	strge	r1, [r4, #0]
 800e282:	b90d      	cbnz	r5, 800e288 <_printf_i+0x118>
 800e284:	2e00      	cmp	r6, #0
 800e286:	d04d      	beq.n	800e324 <_printf_i+0x1b4>
 800e288:	4616      	mov	r6, r2
 800e28a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e28e:	fb03 5711 	mls	r7, r3, r1, r5
 800e292:	5dc7      	ldrb	r7, [r0, r7]
 800e294:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e298:	462f      	mov	r7, r5
 800e29a:	42bb      	cmp	r3, r7
 800e29c:	460d      	mov	r5, r1
 800e29e:	d9f4      	bls.n	800e28a <_printf_i+0x11a>
 800e2a0:	2b08      	cmp	r3, #8
 800e2a2:	d10b      	bne.n	800e2bc <_printf_i+0x14c>
 800e2a4:	6823      	ldr	r3, [r4, #0]
 800e2a6:	07df      	lsls	r7, r3, #31
 800e2a8:	d508      	bpl.n	800e2bc <_printf_i+0x14c>
 800e2aa:	6923      	ldr	r3, [r4, #16]
 800e2ac:	6861      	ldr	r1, [r4, #4]
 800e2ae:	4299      	cmp	r1, r3
 800e2b0:	bfde      	ittt	le
 800e2b2:	2330      	movle	r3, #48	; 0x30
 800e2b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e2b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e2bc:	1b92      	subs	r2, r2, r6
 800e2be:	6122      	str	r2, [r4, #16]
 800e2c0:	f8cd a000 	str.w	sl, [sp]
 800e2c4:	464b      	mov	r3, r9
 800e2c6:	aa03      	add	r2, sp, #12
 800e2c8:	4621      	mov	r1, r4
 800e2ca:	4640      	mov	r0, r8
 800e2cc:	f7ff fee2 	bl	800e094 <_printf_common>
 800e2d0:	3001      	adds	r0, #1
 800e2d2:	d14c      	bne.n	800e36e <_printf_i+0x1fe>
 800e2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d8:	b004      	add	sp, #16
 800e2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2de:	4835      	ldr	r0, [pc, #212]	; (800e3b4 <_printf_i+0x244>)
 800e2e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e2e4:	6823      	ldr	r3, [r4, #0]
 800e2e6:	680e      	ldr	r6, [r1, #0]
 800e2e8:	061f      	lsls	r7, r3, #24
 800e2ea:	f856 5b04 	ldr.w	r5, [r6], #4
 800e2ee:	600e      	str	r6, [r1, #0]
 800e2f0:	d514      	bpl.n	800e31c <_printf_i+0x1ac>
 800e2f2:	07d9      	lsls	r1, r3, #31
 800e2f4:	bf44      	itt	mi
 800e2f6:	f043 0320 	orrmi.w	r3, r3, #32
 800e2fa:	6023      	strmi	r3, [r4, #0]
 800e2fc:	b91d      	cbnz	r5, 800e306 <_printf_i+0x196>
 800e2fe:	6823      	ldr	r3, [r4, #0]
 800e300:	f023 0320 	bic.w	r3, r3, #32
 800e304:	6023      	str	r3, [r4, #0]
 800e306:	2310      	movs	r3, #16
 800e308:	e7b0      	b.n	800e26c <_printf_i+0xfc>
 800e30a:	6823      	ldr	r3, [r4, #0]
 800e30c:	f043 0320 	orr.w	r3, r3, #32
 800e310:	6023      	str	r3, [r4, #0]
 800e312:	2378      	movs	r3, #120	; 0x78
 800e314:	4828      	ldr	r0, [pc, #160]	; (800e3b8 <_printf_i+0x248>)
 800e316:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e31a:	e7e3      	b.n	800e2e4 <_printf_i+0x174>
 800e31c:	065e      	lsls	r6, r3, #25
 800e31e:	bf48      	it	mi
 800e320:	b2ad      	uxthmi	r5, r5
 800e322:	e7e6      	b.n	800e2f2 <_printf_i+0x182>
 800e324:	4616      	mov	r6, r2
 800e326:	e7bb      	b.n	800e2a0 <_printf_i+0x130>
 800e328:	680b      	ldr	r3, [r1, #0]
 800e32a:	6826      	ldr	r6, [r4, #0]
 800e32c:	6960      	ldr	r0, [r4, #20]
 800e32e:	1d1d      	adds	r5, r3, #4
 800e330:	600d      	str	r5, [r1, #0]
 800e332:	0635      	lsls	r5, r6, #24
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	d501      	bpl.n	800e33c <_printf_i+0x1cc>
 800e338:	6018      	str	r0, [r3, #0]
 800e33a:	e002      	b.n	800e342 <_printf_i+0x1d2>
 800e33c:	0671      	lsls	r1, r6, #25
 800e33e:	d5fb      	bpl.n	800e338 <_printf_i+0x1c8>
 800e340:	8018      	strh	r0, [r3, #0]
 800e342:	2300      	movs	r3, #0
 800e344:	6123      	str	r3, [r4, #16]
 800e346:	4616      	mov	r6, r2
 800e348:	e7ba      	b.n	800e2c0 <_printf_i+0x150>
 800e34a:	680b      	ldr	r3, [r1, #0]
 800e34c:	1d1a      	adds	r2, r3, #4
 800e34e:	600a      	str	r2, [r1, #0]
 800e350:	681e      	ldr	r6, [r3, #0]
 800e352:	6862      	ldr	r2, [r4, #4]
 800e354:	2100      	movs	r1, #0
 800e356:	4630      	mov	r0, r6
 800e358:	f7f1 ffca 	bl	80002f0 <memchr>
 800e35c:	b108      	cbz	r0, 800e362 <_printf_i+0x1f2>
 800e35e:	1b80      	subs	r0, r0, r6
 800e360:	6060      	str	r0, [r4, #4]
 800e362:	6863      	ldr	r3, [r4, #4]
 800e364:	6123      	str	r3, [r4, #16]
 800e366:	2300      	movs	r3, #0
 800e368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e36c:	e7a8      	b.n	800e2c0 <_printf_i+0x150>
 800e36e:	6923      	ldr	r3, [r4, #16]
 800e370:	4632      	mov	r2, r6
 800e372:	4649      	mov	r1, r9
 800e374:	4640      	mov	r0, r8
 800e376:	47d0      	blx	sl
 800e378:	3001      	adds	r0, #1
 800e37a:	d0ab      	beq.n	800e2d4 <_printf_i+0x164>
 800e37c:	6823      	ldr	r3, [r4, #0]
 800e37e:	079b      	lsls	r3, r3, #30
 800e380:	d413      	bmi.n	800e3aa <_printf_i+0x23a>
 800e382:	68e0      	ldr	r0, [r4, #12]
 800e384:	9b03      	ldr	r3, [sp, #12]
 800e386:	4298      	cmp	r0, r3
 800e388:	bfb8      	it	lt
 800e38a:	4618      	movlt	r0, r3
 800e38c:	e7a4      	b.n	800e2d8 <_printf_i+0x168>
 800e38e:	2301      	movs	r3, #1
 800e390:	4632      	mov	r2, r6
 800e392:	4649      	mov	r1, r9
 800e394:	4640      	mov	r0, r8
 800e396:	47d0      	blx	sl
 800e398:	3001      	adds	r0, #1
 800e39a:	d09b      	beq.n	800e2d4 <_printf_i+0x164>
 800e39c:	3501      	adds	r5, #1
 800e39e:	68e3      	ldr	r3, [r4, #12]
 800e3a0:	9903      	ldr	r1, [sp, #12]
 800e3a2:	1a5b      	subs	r3, r3, r1
 800e3a4:	42ab      	cmp	r3, r5
 800e3a6:	dcf2      	bgt.n	800e38e <_printf_i+0x21e>
 800e3a8:	e7eb      	b.n	800e382 <_printf_i+0x212>
 800e3aa:	2500      	movs	r5, #0
 800e3ac:	f104 0619 	add.w	r6, r4, #25
 800e3b0:	e7f5      	b.n	800e39e <_printf_i+0x22e>
 800e3b2:	bf00      	nop
 800e3b4:	0801aa6a 	.word	0x0801aa6a
 800e3b8:	0801aa7b 	.word	0x0801aa7b

0800e3bc <siprintf>:
 800e3bc:	b40e      	push	{r1, r2, r3}
 800e3be:	b500      	push	{lr}
 800e3c0:	b09c      	sub	sp, #112	; 0x70
 800e3c2:	ab1d      	add	r3, sp, #116	; 0x74
 800e3c4:	9002      	str	r0, [sp, #8]
 800e3c6:	9006      	str	r0, [sp, #24]
 800e3c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e3cc:	4809      	ldr	r0, [pc, #36]	; (800e3f4 <siprintf+0x38>)
 800e3ce:	9107      	str	r1, [sp, #28]
 800e3d0:	9104      	str	r1, [sp, #16]
 800e3d2:	4909      	ldr	r1, [pc, #36]	; (800e3f8 <siprintf+0x3c>)
 800e3d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3d8:	9105      	str	r1, [sp, #20]
 800e3da:	6800      	ldr	r0, [r0, #0]
 800e3dc:	9301      	str	r3, [sp, #4]
 800e3de:	a902      	add	r1, sp, #8
 800e3e0:	f001 fac4 	bl	800f96c <_svfiprintf_r>
 800e3e4:	9b02      	ldr	r3, [sp, #8]
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	701a      	strb	r2, [r3, #0]
 800e3ea:	b01c      	add	sp, #112	; 0x70
 800e3ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3f0:	b003      	add	sp, #12
 800e3f2:	4770      	bx	lr
 800e3f4:	2400040c 	.word	0x2400040c
 800e3f8:	ffff0208 	.word	0xffff0208

0800e3fc <strcpy>:
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e402:	f803 2b01 	strb.w	r2, [r3], #1
 800e406:	2a00      	cmp	r2, #0
 800e408:	d1f9      	bne.n	800e3fe <strcpy+0x2>
 800e40a:	4770      	bx	lr

0800e40c <quorem>:
 800e40c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e410:	6903      	ldr	r3, [r0, #16]
 800e412:	690c      	ldr	r4, [r1, #16]
 800e414:	42a3      	cmp	r3, r4
 800e416:	4607      	mov	r7, r0
 800e418:	f2c0 8081 	blt.w	800e51e <quorem+0x112>
 800e41c:	3c01      	subs	r4, #1
 800e41e:	f101 0814 	add.w	r8, r1, #20
 800e422:	f100 0514 	add.w	r5, r0, #20
 800e426:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e42a:	9301      	str	r3, [sp, #4]
 800e42c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e430:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e434:	3301      	adds	r3, #1
 800e436:	429a      	cmp	r2, r3
 800e438:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e43c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e440:	fbb2 f6f3 	udiv	r6, r2, r3
 800e444:	d331      	bcc.n	800e4aa <quorem+0x9e>
 800e446:	f04f 0e00 	mov.w	lr, #0
 800e44a:	4640      	mov	r0, r8
 800e44c:	46ac      	mov	ip, r5
 800e44e:	46f2      	mov	sl, lr
 800e450:	f850 2b04 	ldr.w	r2, [r0], #4
 800e454:	b293      	uxth	r3, r2
 800e456:	fb06 e303 	mla	r3, r6, r3, lr
 800e45a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e45e:	b29b      	uxth	r3, r3
 800e460:	ebaa 0303 	sub.w	r3, sl, r3
 800e464:	0c12      	lsrs	r2, r2, #16
 800e466:	f8dc a000 	ldr.w	sl, [ip]
 800e46a:	fb06 e202 	mla	r2, r6, r2, lr
 800e46e:	fa13 f38a 	uxtah	r3, r3, sl
 800e472:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e476:	fa1f fa82 	uxth.w	sl, r2
 800e47a:	f8dc 2000 	ldr.w	r2, [ip]
 800e47e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e482:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e486:	b29b      	uxth	r3, r3
 800e488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e48c:	4581      	cmp	r9, r0
 800e48e:	f84c 3b04 	str.w	r3, [ip], #4
 800e492:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e496:	d2db      	bcs.n	800e450 <quorem+0x44>
 800e498:	f855 300b 	ldr.w	r3, [r5, fp]
 800e49c:	b92b      	cbnz	r3, 800e4aa <quorem+0x9e>
 800e49e:	9b01      	ldr	r3, [sp, #4]
 800e4a0:	3b04      	subs	r3, #4
 800e4a2:	429d      	cmp	r5, r3
 800e4a4:	461a      	mov	r2, r3
 800e4a6:	d32e      	bcc.n	800e506 <quorem+0xfa>
 800e4a8:	613c      	str	r4, [r7, #16]
 800e4aa:	4638      	mov	r0, r7
 800e4ac:	f001 f848 	bl	800f540 <__mcmp>
 800e4b0:	2800      	cmp	r0, #0
 800e4b2:	db24      	blt.n	800e4fe <quorem+0xf2>
 800e4b4:	3601      	adds	r6, #1
 800e4b6:	4628      	mov	r0, r5
 800e4b8:	f04f 0c00 	mov.w	ip, #0
 800e4bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800e4c0:	f8d0 e000 	ldr.w	lr, [r0]
 800e4c4:	b293      	uxth	r3, r2
 800e4c6:	ebac 0303 	sub.w	r3, ip, r3
 800e4ca:	0c12      	lsrs	r2, r2, #16
 800e4cc:	fa13 f38e 	uxtah	r3, r3, lr
 800e4d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e4d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4d8:	b29b      	uxth	r3, r3
 800e4da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4de:	45c1      	cmp	r9, r8
 800e4e0:	f840 3b04 	str.w	r3, [r0], #4
 800e4e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e4e8:	d2e8      	bcs.n	800e4bc <quorem+0xb0>
 800e4ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4f2:	b922      	cbnz	r2, 800e4fe <quorem+0xf2>
 800e4f4:	3b04      	subs	r3, #4
 800e4f6:	429d      	cmp	r5, r3
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	d30a      	bcc.n	800e512 <quorem+0x106>
 800e4fc:	613c      	str	r4, [r7, #16]
 800e4fe:	4630      	mov	r0, r6
 800e500:	b003      	add	sp, #12
 800e502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e506:	6812      	ldr	r2, [r2, #0]
 800e508:	3b04      	subs	r3, #4
 800e50a:	2a00      	cmp	r2, #0
 800e50c:	d1cc      	bne.n	800e4a8 <quorem+0x9c>
 800e50e:	3c01      	subs	r4, #1
 800e510:	e7c7      	b.n	800e4a2 <quorem+0x96>
 800e512:	6812      	ldr	r2, [r2, #0]
 800e514:	3b04      	subs	r3, #4
 800e516:	2a00      	cmp	r2, #0
 800e518:	d1f0      	bne.n	800e4fc <quorem+0xf0>
 800e51a:	3c01      	subs	r4, #1
 800e51c:	e7eb      	b.n	800e4f6 <quorem+0xea>
 800e51e:	2000      	movs	r0, #0
 800e520:	e7ee      	b.n	800e500 <quorem+0xf4>
 800e522:	0000      	movs	r0, r0
 800e524:	0000      	movs	r0, r0
	...

0800e528 <_dtoa_r>:
 800e528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e52c:	ec59 8b10 	vmov	r8, r9, d0
 800e530:	b095      	sub	sp, #84	; 0x54
 800e532:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e534:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800e536:	9107      	str	r1, [sp, #28]
 800e538:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e53c:	4606      	mov	r6, r0
 800e53e:	9209      	str	r2, [sp, #36]	; 0x24
 800e540:	9310      	str	r3, [sp, #64]	; 0x40
 800e542:	b975      	cbnz	r5, 800e562 <_dtoa_r+0x3a>
 800e544:	2010      	movs	r0, #16
 800e546:	f000 fd75 	bl	800f034 <malloc>
 800e54a:	4602      	mov	r2, r0
 800e54c:	6270      	str	r0, [r6, #36]	; 0x24
 800e54e:	b920      	cbnz	r0, 800e55a <_dtoa_r+0x32>
 800e550:	4bab      	ldr	r3, [pc, #684]	; (800e800 <_dtoa_r+0x2d8>)
 800e552:	21ea      	movs	r1, #234	; 0xea
 800e554:	48ab      	ldr	r0, [pc, #684]	; (800e804 <_dtoa_r+0x2dc>)
 800e556:	f001 fb19 	bl	800fb8c <__assert_func>
 800e55a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e55e:	6005      	str	r5, [r0, #0]
 800e560:	60c5      	str	r5, [r0, #12]
 800e562:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e564:	6819      	ldr	r1, [r3, #0]
 800e566:	b151      	cbz	r1, 800e57e <_dtoa_r+0x56>
 800e568:	685a      	ldr	r2, [r3, #4]
 800e56a:	604a      	str	r2, [r1, #4]
 800e56c:	2301      	movs	r3, #1
 800e56e:	4093      	lsls	r3, r2
 800e570:	608b      	str	r3, [r1, #8]
 800e572:	4630      	mov	r0, r6
 800e574:	f000 fda6 	bl	800f0c4 <_Bfree>
 800e578:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e57a:	2200      	movs	r2, #0
 800e57c:	601a      	str	r2, [r3, #0]
 800e57e:	f1b9 0300 	subs.w	r3, r9, #0
 800e582:	bfbb      	ittet	lt
 800e584:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e588:	9303      	strlt	r3, [sp, #12]
 800e58a:	2300      	movge	r3, #0
 800e58c:	2201      	movlt	r2, #1
 800e58e:	bfac      	ite	ge
 800e590:	6023      	strge	r3, [r4, #0]
 800e592:	6022      	strlt	r2, [r4, #0]
 800e594:	4b9c      	ldr	r3, [pc, #624]	; (800e808 <_dtoa_r+0x2e0>)
 800e596:	9c03      	ldr	r4, [sp, #12]
 800e598:	43a3      	bics	r3, r4
 800e59a:	d11a      	bne.n	800e5d2 <_dtoa_r+0xaa>
 800e59c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e59e:	f242 730f 	movw	r3, #9999	; 0x270f
 800e5a2:	6013      	str	r3, [r2, #0]
 800e5a4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800e5a8:	ea53 0308 	orrs.w	r3, r3, r8
 800e5ac:	f000 8512 	beq.w	800efd4 <_dtoa_r+0xaac>
 800e5b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e5b2:	b953      	cbnz	r3, 800e5ca <_dtoa_r+0xa2>
 800e5b4:	4b95      	ldr	r3, [pc, #596]	; (800e80c <_dtoa_r+0x2e4>)
 800e5b6:	e01f      	b.n	800e5f8 <_dtoa_r+0xd0>
 800e5b8:	4b95      	ldr	r3, [pc, #596]	; (800e810 <_dtoa_r+0x2e8>)
 800e5ba:	9300      	str	r3, [sp, #0]
 800e5bc:	3308      	adds	r3, #8
 800e5be:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e5c0:	6013      	str	r3, [r2, #0]
 800e5c2:	9800      	ldr	r0, [sp, #0]
 800e5c4:	b015      	add	sp, #84	; 0x54
 800e5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ca:	4b90      	ldr	r3, [pc, #576]	; (800e80c <_dtoa_r+0x2e4>)
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	3303      	adds	r3, #3
 800e5d0:	e7f5      	b.n	800e5be <_dtoa_r+0x96>
 800e5d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e5d6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5de:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e5e2:	d10b      	bne.n	800e5fc <_dtoa_r+0xd4>
 800e5e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	6013      	str	r3, [r2, #0]
 800e5ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	f000 84ee 	beq.w	800efce <_dtoa_r+0xaa6>
 800e5f2:	4888      	ldr	r0, [pc, #544]	; (800e814 <_dtoa_r+0x2ec>)
 800e5f4:	6018      	str	r0, [r3, #0]
 800e5f6:	1e43      	subs	r3, r0, #1
 800e5f8:	9300      	str	r3, [sp, #0]
 800e5fa:	e7e2      	b.n	800e5c2 <_dtoa_r+0x9a>
 800e5fc:	a913      	add	r1, sp, #76	; 0x4c
 800e5fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e602:	aa12      	add	r2, sp, #72	; 0x48
 800e604:	4630      	mov	r0, r6
 800e606:	f001 f83f 	bl	800f688 <__d2b>
 800e60a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800e60e:	4605      	mov	r5, r0
 800e610:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e612:	2900      	cmp	r1, #0
 800e614:	d047      	beq.n	800e6a6 <_dtoa_r+0x17e>
 800e616:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e618:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e61c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e620:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800e624:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e628:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e62c:	2400      	movs	r4, #0
 800e62e:	ec43 2b16 	vmov	d6, r2, r3
 800e632:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800e636:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800e7e8 <_dtoa_r+0x2c0>
 800e63a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800e63e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800e7f0 <_dtoa_r+0x2c8>
 800e642:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e646:	eeb0 7b46 	vmov.f64	d7, d6
 800e64a:	ee06 1a90 	vmov	s13, r1
 800e64e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800e652:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800e7f8 <_dtoa_r+0x2d0>
 800e656:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e65a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e65e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e666:	ee16 ba90 	vmov	fp, s13
 800e66a:	9411      	str	r4, [sp, #68]	; 0x44
 800e66c:	d508      	bpl.n	800e680 <_dtoa_r+0x158>
 800e66e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e672:	eeb4 6b47 	vcmp.f64	d6, d7
 800e676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e67a:	bf18      	it	ne
 800e67c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800e680:	f1bb 0f16 	cmp.w	fp, #22
 800e684:	d832      	bhi.n	800e6ec <_dtoa_r+0x1c4>
 800e686:	4b64      	ldr	r3, [pc, #400]	; (800e818 <_dtoa_r+0x2f0>)
 800e688:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e68c:	ed93 7b00 	vldr	d7, [r3]
 800e690:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e694:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e69c:	d501      	bpl.n	800e6a2 <_dtoa_r+0x17a>
 800e69e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	e023      	b.n	800e6ee <_dtoa_r+0x1c6>
 800e6a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e6a8:	4401      	add	r1, r0
 800e6aa:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800e6ae:	2b20      	cmp	r3, #32
 800e6b0:	bfc3      	ittte	gt
 800e6b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e6b6:	fa04 f303 	lslgt.w	r3, r4, r3
 800e6ba:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800e6be:	f1c3 0320 	rsble	r3, r3, #32
 800e6c2:	bfc6      	itte	gt
 800e6c4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800e6c8:	ea43 0308 	orrgt.w	r3, r3, r8
 800e6cc:	fa08 f303 	lslle.w	r3, r8, r3
 800e6d0:	ee07 3a90 	vmov	s15, r3
 800e6d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e6d8:	3901      	subs	r1, #1
 800e6da:	ed8d 7b00 	vstr	d7, [sp]
 800e6de:	9c01      	ldr	r4, [sp, #4]
 800e6e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6e4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800e6e8:	2401      	movs	r4, #1
 800e6ea:	e7a0      	b.n	800e62e <_dtoa_r+0x106>
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800e6f0:	1a43      	subs	r3, r0, r1
 800e6f2:	1e5a      	subs	r2, r3, #1
 800e6f4:	bf45      	ittet	mi
 800e6f6:	f1c3 0301 	rsbmi	r3, r3, #1
 800e6fa:	9305      	strmi	r3, [sp, #20]
 800e6fc:	2300      	movpl	r3, #0
 800e6fe:	2300      	movmi	r3, #0
 800e700:	9206      	str	r2, [sp, #24]
 800e702:	bf54      	ite	pl
 800e704:	9305      	strpl	r3, [sp, #20]
 800e706:	9306      	strmi	r3, [sp, #24]
 800e708:	f1bb 0f00 	cmp.w	fp, #0
 800e70c:	db18      	blt.n	800e740 <_dtoa_r+0x218>
 800e70e:	9b06      	ldr	r3, [sp, #24]
 800e710:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800e714:	445b      	add	r3, fp
 800e716:	9306      	str	r3, [sp, #24]
 800e718:	2300      	movs	r3, #0
 800e71a:	9a07      	ldr	r2, [sp, #28]
 800e71c:	2a09      	cmp	r2, #9
 800e71e:	d849      	bhi.n	800e7b4 <_dtoa_r+0x28c>
 800e720:	2a05      	cmp	r2, #5
 800e722:	bfc4      	itt	gt
 800e724:	3a04      	subgt	r2, #4
 800e726:	9207      	strgt	r2, [sp, #28]
 800e728:	9a07      	ldr	r2, [sp, #28]
 800e72a:	f1a2 0202 	sub.w	r2, r2, #2
 800e72e:	bfcc      	ite	gt
 800e730:	2400      	movgt	r4, #0
 800e732:	2401      	movle	r4, #1
 800e734:	2a03      	cmp	r2, #3
 800e736:	d848      	bhi.n	800e7ca <_dtoa_r+0x2a2>
 800e738:	e8df f002 	tbb	[pc, r2]
 800e73c:	3a2c2e0b 	.word	0x3a2c2e0b
 800e740:	9b05      	ldr	r3, [sp, #20]
 800e742:	2200      	movs	r2, #0
 800e744:	eba3 030b 	sub.w	r3, r3, fp
 800e748:	9305      	str	r3, [sp, #20]
 800e74a:	920e      	str	r2, [sp, #56]	; 0x38
 800e74c:	f1cb 0300 	rsb	r3, fp, #0
 800e750:	e7e3      	b.n	800e71a <_dtoa_r+0x1f2>
 800e752:	2200      	movs	r2, #0
 800e754:	9208      	str	r2, [sp, #32]
 800e756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e758:	2a00      	cmp	r2, #0
 800e75a:	dc39      	bgt.n	800e7d0 <_dtoa_r+0x2a8>
 800e75c:	f04f 0a01 	mov.w	sl, #1
 800e760:	46d1      	mov	r9, sl
 800e762:	4652      	mov	r2, sl
 800e764:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e768:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800e76a:	2100      	movs	r1, #0
 800e76c:	6079      	str	r1, [r7, #4]
 800e76e:	2004      	movs	r0, #4
 800e770:	f100 0c14 	add.w	ip, r0, #20
 800e774:	4594      	cmp	ip, r2
 800e776:	6879      	ldr	r1, [r7, #4]
 800e778:	d92f      	bls.n	800e7da <_dtoa_r+0x2b2>
 800e77a:	4630      	mov	r0, r6
 800e77c:	930c      	str	r3, [sp, #48]	; 0x30
 800e77e:	f000 fc61 	bl	800f044 <_Balloc>
 800e782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e784:	9000      	str	r0, [sp, #0]
 800e786:	4602      	mov	r2, r0
 800e788:	2800      	cmp	r0, #0
 800e78a:	d149      	bne.n	800e820 <_dtoa_r+0x2f8>
 800e78c:	4b23      	ldr	r3, [pc, #140]	; (800e81c <_dtoa_r+0x2f4>)
 800e78e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e792:	e6df      	b.n	800e554 <_dtoa_r+0x2c>
 800e794:	2201      	movs	r2, #1
 800e796:	e7dd      	b.n	800e754 <_dtoa_r+0x22c>
 800e798:	2200      	movs	r2, #0
 800e79a:	9208      	str	r2, [sp, #32]
 800e79c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e79e:	eb0b 0a02 	add.w	sl, fp, r2
 800e7a2:	f10a 0901 	add.w	r9, sl, #1
 800e7a6:	464a      	mov	r2, r9
 800e7a8:	2a01      	cmp	r2, #1
 800e7aa:	bfb8      	it	lt
 800e7ac:	2201      	movlt	r2, #1
 800e7ae:	e7db      	b.n	800e768 <_dtoa_r+0x240>
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	e7f2      	b.n	800e79a <_dtoa_r+0x272>
 800e7b4:	2401      	movs	r4, #1
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e7bc:	f04f 3aff 	mov.w	sl, #4294967295
 800e7c0:	2100      	movs	r1, #0
 800e7c2:	46d1      	mov	r9, sl
 800e7c4:	2212      	movs	r2, #18
 800e7c6:	9109      	str	r1, [sp, #36]	; 0x24
 800e7c8:	e7ce      	b.n	800e768 <_dtoa_r+0x240>
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	9208      	str	r2, [sp, #32]
 800e7ce:	e7f5      	b.n	800e7bc <_dtoa_r+0x294>
 800e7d0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e7d4:	46d1      	mov	r9, sl
 800e7d6:	4652      	mov	r2, sl
 800e7d8:	e7c6      	b.n	800e768 <_dtoa_r+0x240>
 800e7da:	3101      	adds	r1, #1
 800e7dc:	6079      	str	r1, [r7, #4]
 800e7de:	0040      	lsls	r0, r0, #1
 800e7e0:	e7c6      	b.n	800e770 <_dtoa_r+0x248>
 800e7e2:	bf00      	nop
 800e7e4:	f3af 8000 	nop.w
 800e7e8:	636f4361 	.word	0x636f4361
 800e7ec:	3fd287a7 	.word	0x3fd287a7
 800e7f0:	8b60c8b3 	.word	0x8b60c8b3
 800e7f4:	3fc68a28 	.word	0x3fc68a28
 800e7f8:	509f79fb 	.word	0x509f79fb
 800e7fc:	3fd34413 	.word	0x3fd34413
 800e800:	0801aa99 	.word	0x0801aa99
 800e804:	0801aab0 	.word	0x0801aab0
 800e808:	7ff00000 	.word	0x7ff00000
 800e80c:	0801aa95 	.word	0x0801aa95
 800e810:	0801aa8c 	.word	0x0801aa8c
 800e814:	0801aa69 	.word	0x0801aa69
 800e818:	0801aba8 	.word	0x0801aba8
 800e81c:	0801ab0f 	.word	0x0801ab0f
 800e820:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800e822:	9900      	ldr	r1, [sp, #0]
 800e824:	6011      	str	r1, [r2, #0]
 800e826:	f1b9 0f0e 	cmp.w	r9, #14
 800e82a:	d872      	bhi.n	800e912 <_dtoa_r+0x3ea>
 800e82c:	2c00      	cmp	r4, #0
 800e82e:	d070      	beq.n	800e912 <_dtoa_r+0x3ea>
 800e830:	f1bb 0f00 	cmp.w	fp, #0
 800e834:	f340 80a6 	ble.w	800e984 <_dtoa_r+0x45c>
 800e838:	49ca      	ldr	r1, [pc, #808]	; (800eb64 <_dtoa_r+0x63c>)
 800e83a:	f00b 020f 	and.w	r2, fp, #15
 800e83e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e842:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e846:	ed92 7b00 	vldr	d7, [r2]
 800e84a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800e84e:	f000 808d 	beq.w	800e96c <_dtoa_r+0x444>
 800e852:	4ac5      	ldr	r2, [pc, #788]	; (800eb68 <_dtoa_r+0x640>)
 800e854:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800e858:	ed92 6b08 	vldr	d6, [r2, #32]
 800e85c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800e860:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e864:	f001 010f 	and.w	r1, r1, #15
 800e868:	2203      	movs	r2, #3
 800e86a:	48bf      	ldr	r0, [pc, #764]	; (800eb68 <_dtoa_r+0x640>)
 800e86c:	2900      	cmp	r1, #0
 800e86e:	d17f      	bne.n	800e970 <_dtoa_r+0x448>
 800e870:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e874:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e878:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e87c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e87e:	2900      	cmp	r1, #0
 800e880:	f000 80b2 	beq.w	800e9e8 <_dtoa_r+0x4c0>
 800e884:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e888:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e88c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e894:	f140 80a8 	bpl.w	800e9e8 <_dtoa_r+0x4c0>
 800e898:	f1b9 0f00 	cmp.w	r9, #0
 800e89c:	f000 80a4 	beq.w	800e9e8 <_dtoa_r+0x4c0>
 800e8a0:	f1ba 0f00 	cmp.w	sl, #0
 800e8a4:	dd31      	ble.n	800e90a <_dtoa_r+0x3e2>
 800e8a6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800e8aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e8ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e8b2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800e8b6:	3201      	adds	r2, #1
 800e8b8:	4650      	mov	r0, sl
 800e8ba:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e8be:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800e8c2:	ee07 2a90 	vmov	s15, r2
 800e8c6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e8ca:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e8ce:	ed8d 5b02 	vstr	d5, [sp, #8]
 800e8d2:	9c03      	ldr	r4, [sp, #12]
 800e8d4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e8d8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	f040 8086 	bne.w	800e9ee <_dtoa_r+0x4c6>
 800e8e2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e8e6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e8ea:	ec42 1b17 	vmov	d7, r1, r2
 800e8ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8f6:	f300 8272 	bgt.w	800edde <_dtoa_r+0x8b6>
 800e8fa:	eeb1 7b47 	vneg.f64	d7, d7
 800e8fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e906:	f100 8267 	bmi.w	800edd8 <_dtoa_r+0x8b0>
 800e90a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800e90e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e912:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e914:	2a00      	cmp	r2, #0
 800e916:	f2c0 8129 	blt.w	800eb6c <_dtoa_r+0x644>
 800e91a:	f1bb 0f0e 	cmp.w	fp, #14
 800e91e:	f300 8125 	bgt.w	800eb6c <_dtoa_r+0x644>
 800e922:	4b90      	ldr	r3, [pc, #576]	; (800eb64 <_dtoa_r+0x63c>)
 800e924:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e928:	ed93 6b00 	vldr	d6, [r3]
 800e92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e92e:	2b00      	cmp	r3, #0
 800e930:	f280 80c3 	bge.w	800eaba <_dtoa_r+0x592>
 800e934:	f1b9 0f00 	cmp.w	r9, #0
 800e938:	f300 80bf 	bgt.w	800eaba <_dtoa_r+0x592>
 800e93c:	f040 824c 	bne.w	800edd8 <_dtoa_r+0x8b0>
 800e940:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e944:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e948:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e94c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e954:	464c      	mov	r4, r9
 800e956:	464f      	mov	r7, r9
 800e958:	f280 8222 	bge.w	800eda0 <_dtoa_r+0x878>
 800e95c:	f8dd 8000 	ldr.w	r8, [sp]
 800e960:	2331      	movs	r3, #49	; 0x31
 800e962:	f808 3b01 	strb.w	r3, [r8], #1
 800e966:	f10b 0b01 	add.w	fp, fp, #1
 800e96a:	e21e      	b.n	800edaa <_dtoa_r+0x882>
 800e96c:	2202      	movs	r2, #2
 800e96e:	e77c      	b.n	800e86a <_dtoa_r+0x342>
 800e970:	07cc      	lsls	r4, r1, #31
 800e972:	d504      	bpl.n	800e97e <_dtoa_r+0x456>
 800e974:	ed90 6b00 	vldr	d6, [r0]
 800e978:	3201      	adds	r2, #1
 800e97a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e97e:	1049      	asrs	r1, r1, #1
 800e980:	3008      	adds	r0, #8
 800e982:	e773      	b.n	800e86c <_dtoa_r+0x344>
 800e984:	d02e      	beq.n	800e9e4 <_dtoa_r+0x4bc>
 800e986:	f1cb 0100 	rsb	r1, fp, #0
 800e98a:	4a76      	ldr	r2, [pc, #472]	; (800eb64 <_dtoa_r+0x63c>)
 800e98c:	f001 000f 	and.w	r0, r1, #15
 800e990:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e994:	ed92 7b00 	vldr	d7, [r2]
 800e998:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e99c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e9a0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e9a4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800e9a8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800e9ac:	486e      	ldr	r0, [pc, #440]	; (800eb68 <_dtoa_r+0x640>)
 800e9ae:	1109      	asrs	r1, r1, #4
 800e9b0:	2400      	movs	r4, #0
 800e9b2:	2202      	movs	r2, #2
 800e9b4:	b939      	cbnz	r1, 800e9c6 <_dtoa_r+0x49e>
 800e9b6:	2c00      	cmp	r4, #0
 800e9b8:	f43f af60 	beq.w	800e87c <_dtoa_r+0x354>
 800e9bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e9c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9c4:	e75a      	b.n	800e87c <_dtoa_r+0x354>
 800e9c6:	07cf      	lsls	r7, r1, #31
 800e9c8:	d509      	bpl.n	800e9de <_dtoa_r+0x4b6>
 800e9ca:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800e9ce:	ed90 7b00 	vldr	d7, [r0]
 800e9d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e9d6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e9da:	3201      	adds	r2, #1
 800e9dc:	2401      	movs	r4, #1
 800e9de:	1049      	asrs	r1, r1, #1
 800e9e0:	3008      	adds	r0, #8
 800e9e2:	e7e7      	b.n	800e9b4 <_dtoa_r+0x48c>
 800e9e4:	2202      	movs	r2, #2
 800e9e6:	e749      	b.n	800e87c <_dtoa_r+0x354>
 800e9e8:	465f      	mov	r7, fp
 800e9ea:	4648      	mov	r0, r9
 800e9ec:	e765      	b.n	800e8ba <_dtoa_r+0x392>
 800e9ee:	ec42 1b17 	vmov	d7, r1, r2
 800e9f2:	4a5c      	ldr	r2, [pc, #368]	; (800eb64 <_dtoa_r+0x63c>)
 800e9f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e9f8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e9fc:	9a00      	ldr	r2, [sp, #0]
 800e9fe:	1814      	adds	r4, r2, r0
 800ea00:	9a08      	ldr	r2, [sp, #32]
 800ea02:	b352      	cbz	r2, 800ea5a <_dtoa_r+0x532>
 800ea04:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ea08:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ea0c:	f8dd 8000 	ldr.w	r8, [sp]
 800ea10:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ea14:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea18:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ea1c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea20:	ee14 2a90 	vmov	r2, s9
 800ea24:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea28:	3230      	adds	r2, #48	; 0x30
 800ea2a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea2e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea36:	f808 2b01 	strb.w	r2, [r8], #1
 800ea3a:	d439      	bmi.n	800eab0 <_dtoa_r+0x588>
 800ea3c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ea40:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ea44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea48:	d472      	bmi.n	800eb30 <_dtoa_r+0x608>
 800ea4a:	45a0      	cmp	r8, r4
 800ea4c:	f43f af5d 	beq.w	800e90a <_dtoa_r+0x3e2>
 800ea50:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ea54:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea58:	e7e0      	b.n	800ea1c <_dtoa_r+0x4f4>
 800ea5a:	f8dd 8000 	ldr.w	r8, [sp]
 800ea5e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ea62:	4621      	mov	r1, r4
 800ea64:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea68:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea6c:	ee14 2a90 	vmov	r2, s9
 800ea70:	3230      	adds	r2, #48	; 0x30
 800ea72:	f808 2b01 	strb.w	r2, [r8], #1
 800ea76:	45a0      	cmp	r8, r4
 800ea78:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea80:	d118      	bne.n	800eab4 <_dtoa_r+0x58c>
 800ea82:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ea86:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ea8a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ea8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea92:	dc4d      	bgt.n	800eb30 <_dtoa_r+0x608>
 800ea94:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ea98:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaa0:	f57f af33 	bpl.w	800e90a <_dtoa_r+0x3e2>
 800eaa4:	4688      	mov	r8, r1
 800eaa6:	3901      	subs	r1, #1
 800eaa8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800eaac:	2b30      	cmp	r3, #48	; 0x30
 800eaae:	d0f9      	beq.n	800eaa4 <_dtoa_r+0x57c>
 800eab0:	46bb      	mov	fp, r7
 800eab2:	e02a      	b.n	800eb0a <_dtoa_r+0x5e2>
 800eab4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800eab8:	e7d6      	b.n	800ea68 <_dtoa_r+0x540>
 800eaba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eabe:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800eac2:	f8dd 8000 	ldr.w	r8, [sp]
 800eac6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800eaca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800eace:	ee15 3a10 	vmov	r3, s10
 800ead2:	3330      	adds	r3, #48	; 0x30
 800ead4:	f808 3b01 	strb.w	r3, [r8], #1
 800ead8:	9b00      	ldr	r3, [sp, #0]
 800eada:	eba8 0303 	sub.w	r3, r8, r3
 800eade:	4599      	cmp	r9, r3
 800eae0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800eae4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800eae8:	d133      	bne.n	800eb52 <_dtoa_r+0x62a>
 800eaea:	ee37 7b07 	vadd.f64	d7, d7, d7
 800eaee:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eaf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaf6:	dc1a      	bgt.n	800eb2e <_dtoa_r+0x606>
 800eaf8:	eeb4 7b46 	vcmp.f64	d7, d6
 800eafc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb00:	d103      	bne.n	800eb0a <_dtoa_r+0x5e2>
 800eb02:	ee15 3a10 	vmov	r3, s10
 800eb06:	07d9      	lsls	r1, r3, #31
 800eb08:	d411      	bmi.n	800eb2e <_dtoa_r+0x606>
 800eb0a:	4629      	mov	r1, r5
 800eb0c:	4630      	mov	r0, r6
 800eb0e:	f000 fad9 	bl	800f0c4 <_Bfree>
 800eb12:	2300      	movs	r3, #0
 800eb14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eb16:	f888 3000 	strb.w	r3, [r8]
 800eb1a:	f10b 0301 	add.w	r3, fp, #1
 800eb1e:	6013      	str	r3, [r2, #0]
 800eb20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	f43f ad4d 	beq.w	800e5c2 <_dtoa_r+0x9a>
 800eb28:	f8c3 8000 	str.w	r8, [r3]
 800eb2c:	e549      	b.n	800e5c2 <_dtoa_r+0x9a>
 800eb2e:	465f      	mov	r7, fp
 800eb30:	4643      	mov	r3, r8
 800eb32:	4698      	mov	r8, r3
 800eb34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb38:	2a39      	cmp	r2, #57	; 0x39
 800eb3a:	d106      	bne.n	800eb4a <_dtoa_r+0x622>
 800eb3c:	9a00      	ldr	r2, [sp, #0]
 800eb3e:	429a      	cmp	r2, r3
 800eb40:	d1f7      	bne.n	800eb32 <_dtoa_r+0x60a>
 800eb42:	9900      	ldr	r1, [sp, #0]
 800eb44:	2230      	movs	r2, #48	; 0x30
 800eb46:	3701      	adds	r7, #1
 800eb48:	700a      	strb	r2, [r1, #0]
 800eb4a:	781a      	ldrb	r2, [r3, #0]
 800eb4c:	3201      	adds	r2, #1
 800eb4e:	701a      	strb	r2, [r3, #0]
 800eb50:	e7ae      	b.n	800eab0 <_dtoa_r+0x588>
 800eb52:	ee27 7b04 	vmul.f64	d7, d7, d4
 800eb56:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eb5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb5e:	d1b2      	bne.n	800eac6 <_dtoa_r+0x59e>
 800eb60:	e7d3      	b.n	800eb0a <_dtoa_r+0x5e2>
 800eb62:	bf00      	nop
 800eb64:	0801aba8 	.word	0x0801aba8
 800eb68:	0801ab80 	.word	0x0801ab80
 800eb6c:	9908      	ldr	r1, [sp, #32]
 800eb6e:	2900      	cmp	r1, #0
 800eb70:	f000 80d1 	beq.w	800ed16 <_dtoa_r+0x7ee>
 800eb74:	9907      	ldr	r1, [sp, #28]
 800eb76:	2901      	cmp	r1, #1
 800eb78:	f300 80b4 	bgt.w	800ece4 <_dtoa_r+0x7bc>
 800eb7c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eb7e:	2900      	cmp	r1, #0
 800eb80:	f000 80ac 	beq.w	800ecdc <_dtoa_r+0x7b4>
 800eb84:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eb88:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800eb8c:	461c      	mov	r4, r3
 800eb8e:	930a      	str	r3, [sp, #40]	; 0x28
 800eb90:	9b05      	ldr	r3, [sp, #20]
 800eb92:	4413      	add	r3, r2
 800eb94:	9305      	str	r3, [sp, #20]
 800eb96:	9b06      	ldr	r3, [sp, #24]
 800eb98:	2101      	movs	r1, #1
 800eb9a:	4413      	add	r3, r2
 800eb9c:	4630      	mov	r0, r6
 800eb9e:	9306      	str	r3, [sp, #24]
 800eba0:	f000 fb4c 	bl	800f23c <__i2b>
 800eba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eba6:	4607      	mov	r7, r0
 800eba8:	f1b8 0f00 	cmp.w	r8, #0
 800ebac:	dd0d      	ble.n	800ebca <_dtoa_r+0x6a2>
 800ebae:	9a06      	ldr	r2, [sp, #24]
 800ebb0:	2a00      	cmp	r2, #0
 800ebb2:	dd0a      	ble.n	800ebca <_dtoa_r+0x6a2>
 800ebb4:	4542      	cmp	r2, r8
 800ebb6:	9905      	ldr	r1, [sp, #20]
 800ebb8:	bfa8      	it	ge
 800ebba:	4642      	movge	r2, r8
 800ebbc:	1a89      	subs	r1, r1, r2
 800ebbe:	9105      	str	r1, [sp, #20]
 800ebc0:	9906      	ldr	r1, [sp, #24]
 800ebc2:	eba8 0802 	sub.w	r8, r8, r2
 800ebc6:	1a8a      	subs	r2, r1, r2
 800ebc8:	9206      	str	r2, [sp, #24]
 800ebca:	b303      	cbz	r3, 800ec0e <_dtoa_r+0x6e6>
 800ebcc:	9a08      	ldr	r2, [sp, #32]
 800ebce:	2a00      	cmp	r2, #0
 800ebd0:	f000 80a6 	beq.w	800ed20 <_dtoa_r+0x7f8>
 800ebd4:	2c00      	cmp	r4, #0
 800ebd6:	dd13      	ble.n	800ec00 <_dtoa_r+0x6d8>
 800ebd8:	4639      	mov	r1, r7
 800ebda:	4622      	mov	r2, r4
 800ebdc:	4630      	mov	r0, r6
 800ebde:	930c      	str	r3, [sp, #48]	; 0x30
 800ebe0:	f000 fbe8 	bl	800f3b4 <__pow5mult>
 800ebe4:	462a      	mov	r2, r5
 800ebe6:	4601      	mov	r1, r0
 800ebe8:	4607      	mov	r7, r0
 800ebea:	4630      	mov	r0, r6
 800ebec:	f000 fb3c 	bl	800f268 <__multiply>
 800ebf0:	4629      	mov	r1, r5
 800ebf2:	900a      	str	r0, [sp, #40]	; 0x28
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	f000 fa65 	bl	800f0c4 <_Bfree>
 800ebfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ebfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ebfe:	4615      	mov	r5, r2
 800ec00:	1b1a      	subs	r2, r3, r4
 800ec02:	d004      	beq.n	800ec0e <_dtoa_r+0x6e6>
 800ec04:	4629      	mov	r1, r5
 800ec06:	4630      	mov	r0, r6
 800ec08:	f000 fbd4 	bl	800f3b4 <__pow5mult>
 800ec0c:	4605      	mov	r5, r0
 800ec0e:	2101      	movs	r1, #1
 800ec10:	4630      	mov	r0, r6
 800ec12:	f000 fb13 	bl	800f23c <__i2b>
 800ec16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	4604      	mov	r4, r0
 800ec1c:	f340 8082 	ble.w	800ed24 <_dtoa_r+0x7fc>
 800ec20:	461a      	mov	r2, r3
 800ec22:	4601      	mov	r1, r0
 800ec24:	4630      	mov	r0, r6
 800ec26:	f000 fbc5 	bl	800f3b4 <__pow5mult>
 800ec2a:	9b07      	ldr	r3, [sp, #28]
 800ec2c:	2b01      	cmp	r3, #1
 800ec2e:	4604      	mov	r4, r0
 800ec30:	dd7b      	ble.n	800ed2a <_dtoa_r+0x802>
 800ec32:	2300      	movs	r3, #0
 800ec34:	930a      	str	r3, [sp, #40]	; 0x28
 800ec36:	6922      	ldr	r2, [r4, #16]
 800ec38:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ec3c:	6910      	ldr	r0, [r2, #16]
 800ec3e:	f000 faad 	bl	800f19c <__hi0bits>
 800ec42:	f1c0 0020 	rsb	r0, r0, #32
 800ec46:	9b06      	ldr	r3, [sp, #24]
 800ec48:	4418      	add	r0, r3
 800ec4a:	f010 001f 	ands.w	r0, r0, #31
 800ec4e:	f000 808d 	beq.w	800ed6c <_dtoa_r+0x844>
 800ec52:	f1c0 0220 	rsb	r2, r0, #32
 800ec56:	2a04      	cmp	r2, #4
 800ec58:	f340 8086 	ble.w	800ed68 <_dtoa_r+0x840>
 800ec5c:	f1c0 001c 	rsb	r0, r0, #28
 800ec60:	9b05      	ldr	r3, [sp, #20]
 800ec62:	4403      	add	r3, r0
 800ec64:	9305      	str	r3, [sp, #20]
 800ec66:	9b06      	ldr	r3, [sp, #24]
 800ec68:	4403      	add	r3, r0
 800ec6a:	4480      	add	r8, r0
 800ec6c:	9306      	str	r3, [sp, #24]
 800ec6e:	9b05      	ldr	r3, [sp, #20]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	dd05      	ble.n	800ec80 <_dtoa_r+0x758>
 800ec74:	4629      	mov	r1, r5
 800ec76:	461a      	mov	r2, r3
 800ec78:	4630      	mov	r0, r6
 800ec7a:	f000 fbf5 	bl	800f468 <__lshift>
 800ec7e:	4605      	mov	r5, r0
 800ec80:	9b06      	ldr	r3, [sp, #24]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	dd05      	ble.n	800ec92 <_dtoa_r+0x76a>
 800ec86:	4621      	mov	r1, r4
 800ec88:	461a      	mov	r2, r3
 800ec8a:	4630      	mov	r0, r6
 800ec8c:	f000 fbec 	bl	800f468 <__lshift>
 800ec90:	4604      	mov	r4, r0
 800ec92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d06b      	beq.n	800ed70 <_dtoa_r+0x848>
 800ec98:	4621      	mov	r1, r4
 800ec9a:	4628      	mov	r0, r5
 800ec9c:	f000 fc50 	bl	800f540 <__mcmp>
 800eca0:	2800      	cmp	r0, #0
 800eca2:	da65      	bge.n	800ed70 <_dtoa_r+0x848>
 800eca4:	2300      	movs	r3, #0
 800eca6:	4629      	mov	r1, r5
 800eca8:	220a      	movs	r2, #10
 800ecaa:	4630      	mov	r0, r6
 800ecac:	f000 fa2c 	bl	800f108 <__multadd>
 800ecb0:	9b08      	ldr	r3, [sp, #32]
 800ecb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	f000 8192 	beq.w	800efe2 <_dtoa_r+0xaba>
 800ecbe:	4639      	mov	r1, r7
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	220a      	movs	r2, #10
 800ecc4:	4630      	mov	r0, r6
 800ecc6:	f000 fa1f 	bl	800f108 <__multadd>
 800ecca:	f1ba 0f00 	cmp.w	sl, #0
 800ecce:	4607      	mov	r7, r0
 800ecd0:	f300 808e 	bgt.w	800edf0 <_dtoa_r+0x8c8>
 800ecd4:	9b07      	ldr	r3, [sp, #28]
 800ecd6:	2b02      	cmp	r3, #2
 800ecd8:	dc51      	bgt.n	800ed7e <_dtoa_r+0x856>
 800ecda:	e089      	b.n	800edf0 <_dtoa_r+0x8c8>
 800ecdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ecde:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ece2:	e751      	b.n	800eb88 <_dtoa_r+0x660>
 800ece4:	f109 34ff 	add.w	r4, r9, #4294967295
 800ece8:	42a3      	cmp	r3, r4
 800ecea:	bfbf      	itttt	lt
 800ecec:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800ecee:	1ae3      	sublt	r3, r4, r3
 800ecf0:	18d2      	addlt	r2, r2, r3
 800ecf2:	4613      	movlt	r3, r2
 800ecf4:	bfb7      	itett	lt
 800ecf6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ecf8:	1b1c      	subge	r4, r3, r4
 800ecfa:	4623      	movlt	r3, r4
 800ecfc:	2400      	movlt	r4, #0
 800ecfe:	f1b9 0f00 	cmp.w	r9, #0
 800ed02:	bfb5      	itete	lt
 800ed04:	9a05      	ldrlt	r2, [sp, #20]
 800ed06:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800ed0a:	eba2 0809 	sublt.w	r8, r2, r9
 800ed0e:	464a      	movge	r2, r9
 800ed10:	bfb8      	it	lt
 800ed12:	2200      	movlt	r2, #0
 800ed14:	e73b      	b.n	800eb8e <_dtoa_r+0x666>
 800ed16:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ed1a:	9f08      	ldr	r7, [sp, #32]
 800ed1c:	461c      	mov	r4, r3
 800ed1e:	e743      	b.n	800eba8 <_dtoa_r+0x680>
 800ed20:	461a      	mov	r2, r3
 800ed22:	e76f      	b.n	800ec04 <_dtoa_r+0x6dc>
 800ed24:	9b07      	ldr	r3, [sp, #28]
 800ed26:	2b01      	cmp	r3, #1
 800ed28:	dc18      	bgt.n	800ed5c <_dtoa_r+0x834>
 800ed2a:	9b02      	ldr	r3, [sp, #8]
 800ed2c:	b9b3      	cbnz	r3, 800ed5c <_dtoa_r+0x834>
 800ed2e:	9b03      	ldr	r3, [sp, #12]
 800ed30:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ed34:	b9a2      	cbnz	r2, 800ed60 <_dtoa_r+0x838>
 800ed36:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ed3a:	0d12      	lsrs	r2, r2, #20
 800ed3c:	0512      	lsls	r2, r2, #20
 800ed3e:	b18a      	cbz	r2, 800ed64 <_dtoa_r+0x83c>
 800ed40:	9b05      	ldr	r3, [sp, #20]
 800ed42:	3301      	adds	r3, #1
 800ed44:	9305      	str	r3, [sp, #20]
 800ed46:	9b06      	ldr	r3, [sp, #24]
 800ed48:	3301      	adds	r3, #1
 800ed4a:	9306      	str	r3, [sp, #24]
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	930a      	str	r3, [sp, #40]	; 0x28
 800ed50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	f47f af6f 	bne.w	800ec36 <_dtoa_r+0x70e>
 800ed58:	2001      	movs	r0, #1
 800ed5a:	e774      	b.n	800ec46 <_dtoa_r+0x71e>
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	e7f6      	b.n	800ed4e <_dtoa_r+0x826>
 800ed60:	9b02      	ldr	r3, [sp, #8]
 800ed62:	e7f4      	b.n	800ed4e <_dtoa_r+0x826>
 800ed64:	920a      	str	r2, [sp, #40]	; 0x28
 800ed66:	e7f3      	b.n	800ed50 <_dtoa_r+0x828>
 800ed68:	d081      	beq.n	800ec6e <_dtoa_r+0x746>
 800ed6a:	4610      	mov	r0, r2
 800ed6c:	301c      	adds	r0, #28
 800ed6e:	e777      	b.n	800ec60 <_dtoa_r+0x738>
 800ed70:	f1b9 0f00 	cmp.w	r9, #0
 800ed74:	dc37      	bgt.n	800ede6 <_dtoa_r+0x8be>
 800ed76:	9b07      	ldr	r3, [sp, #28]
 800ed78:	2b02      	cmp	r3, #2
 800ed7a:	dd34      	ble.n	800ede6 <_dtoa_r+0x8be>
 800ed7c:	46ca      	mov	sl, r9
 800ed7e:	f1ba 0f00 	cmp.w	sl, #0
 800ed82:	d10d      	bne.n	800eda0 <_dtoa_r+0x878>
 800ed84:	4621      	mov	r1, r4
 800ed86:	4653      	mov	r3, sl
 800ed88:	2205      	movs	r2, #5
 800ed8a:	4630      	mov	r0, r6
 800ed8c:	f000 f9bc 	bl	800f108 <__multadd>
 800ed90:	4601      	mov	r1, r0
 800ed92:	4604      	mov	r4, r0
 800ed94:	4628      	mov	r0, r5
 800ed96:	f000 fbd3 	bl	800f540 <__mcmp>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	f73f adde 	bgt.w	800e95c <_dtoa_r+0x434>
 800eda0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eda2:	f8dd 8000 	ldr.w	r8, [sp]
 800eda6:	ea6f 0b03 	mvn.w	fp, r3
 800edaa:	f04f 0900 	mov.w	r9, #0
 800edae:	4621      	mov	r1, r4
 800edb0:	4630      	mov	r0, r6
 800edb2:	f000 f987 	bl	800f0c4 <_Bfree>
 800edb6:	2f00      	cmp	r7, #0
 800edb8:	f43f aea7 	beq.w	800eb0a <_dtoa_r+0x5e2>
 800edbc:	f1b9 0f00 	cmp.w	r9, #0
 800edc0:	d005      	beq.n	800edce <_dtoa_r+0x8a6>
 800edc2:	45b9      	cmp	r9, r7
 800edc4:	d003      	beq.n	800edce <_dtoa_r+0x8a6>
 800edc6:	4649      	mov	r1, r9
 800edc8:	4630      	mov	r0, r6
 800edca:	f000 f97b 	bl	800f0c4 <_Bfree>
 800edce:	4639      	mov	r1, r7
 800edd0:	4630      	mov	r0, r6
 800edd2:	f000 f977 	bl	800f0c4 <_Bfree>
 800edd6:	e698      	b.n	800eb0a <_dtoa_r+0x5e2>
 800edd8:	2400      	movs	r4, #0
 800edda:	4627      	mov	r7, r4
 800eddc:	e7e0      	b.n	800eda0 <_dtoa_r+0x878>
 800edde:	46bb      	mov	fp, r7
 800ede0:	4604      	mov	r4, r0
 800ede2:	4607      	mov	r7, r0
 800ede4:	e5ba      	b.n	800e95c <_dtoa_r+0x434>
 800ede6:	9b08      	ldr	r3, [sp, #32]
 800ede8:	46ca      	mov	sl, r9
 800edea:	2b00      	cmp	r3, #0
 800edec:	f000 8100 	beq.w	800eff0 <_dtoa_r+0xac8>
 800edf0:	f1b8 0f00 	cmp.w	r8, #0
 800edf4:	dd05      	ble.n	800ee02 <_dtoa_r+0x8da>
 800edf6:	4639      	mov	r1, r7
 800edf8:	4642      	mov	r2, r8
 800edfa:	4630      	mov	r0, r6
 800edfc:	f000 fb34 	bl	800f468 <__lshift>
 800ee00:	4607      	mov	r7, r0
 800ee02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d05d      	beq.n	800eec4 <_dtoa_r+0x99c>
 800ee08:	6879      	ldr	r1, [r7, #4]
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	f000 f91a 	bl	800f044 <_Balloc>
 800ee10:	4680      	mov	r8, r0
 800ee12:	b928      	cbnz	r0, 800ee20 <_dtoa_r+0x8f8>
 800ee14:	4b82      	ldr	r3, [pc, #520]	; (800f020 <_dtoa_r+0xaf8>)
 800ee16:	4602      	mov	r2, r0
 800ee18:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ee1c:	f7ff bb9a 	b.w	800e554 <_dtoa_r+0x2c>
 800ee20:	693a      	ldr	r2, [r7, #16]
 800ee22:	3202      	adds	r2, #2
 800ee24:	0092      	lsls	r2, r2, #2
 800ee26:	f107 010c 	add.w	r1, r7, #12
 800ee2a:	300c      	adds	r0, #12
 800ee2c:	f7fe fe6c 	bl	800db08 <memcpy>
 800ee30:	2201      	movs	r2, #1
 800ee32:	4641      	mov	r1, r8
 800ee34:	4630      	mov	r0, r6
 800ee36:	f000 fb17 	bl	800f468 <__lshift>
 800ee3a:	9b00      	ldr	r3, [sp, #0]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	9305      	str	r3, [sp, #20]
 800ee40:	9b00      	ldr	r3, [sp, #0]
 800ee42:	4453      	add	r3, sl
 800ee44:	9309      	str	r3, [sp, #36]	; 0x24
 800ee46:	9b02      	ldr	r3, [sp, #8]
 800ee48:	f003 0301 	and.w	r3, r3, #1
 800ee4c:	46b9      	mov	r9, r7
 800ee4e:	9308      	str	r3, [sp, #32]
 800ee50:	4607      	mov	r7, r0
 800ee52:	9b05      	ldr	r3, [sp, #20]
 800ee54:	4621      	mov	r1, r4
 800ee56:	3b01      	subs	r3, #1
 800ee58:	4628      	mov	r0, r5
 800ee5a:	9302      	str	r3, [sp, #8]
 800ee5c:	f7ff fad6 	bl	800e40c <quorem>
 800ee60:	4603      	mov	r3, r0
 800ee62:	3330      	adds	r3, #48	; 0x30
 800ee64:	9006      	str	r0, [sp, #24]
 800ee66:	4649      	mov	r1, r9
 800ee68:	4628      	mov	r0, r5
 800ee6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ee6c:	f000 fb68 	bl	800f540 <__mcmp>
 800ee70:	463a      	mov	r2, r7
 800ee72:	4682      	mov	sl, r0
 800ee74:	4621      	mov	r1, r4
 800ee76:	4630      	mov	r0, r6
 800ee78:	f000 fb7e 	bl	800f578 <__mdiff>
 800ee7c:	68c2      	ldr	r2, [r0, #12]
 800ee7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee80:	4680      	mov	r8, r0
 800ee82:	bb0a      	cbnz	r2, 800eec8 <_dtoa_r+0x9a0>
 800ee84:	4601      	mov	r1, r0
 800ee86:	4628      	mov	r0, r5
 800ee88:	f000 fb5a 	bl	800f540 <__mcmp>
 800ee8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee8e:	4602      	mov	r2, r0
 800ee90:	4641      	mov	r1, r8
 800ee92:	4630      	mov	r0, r6
 800ee94:	920e      	str	r2, [sp, #56]	; 0x38
 800ee96:	930a      	str	r3, [sp, #40]	; 0x28
 800ee98:	f000 f914 	bl	800f0c4 <_Bfree>
 800ee9c:	9b07      	ldr	r3, [sp, #28]
 800ee9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eea0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800eea4:	ea43 0102 	orr.w	r1, r3, r2
 800eea8:	9b08      	ldr	r3, [sp, #32]
 800eeaa:	430b      	orrs	r3, r1
 800eeac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eeae:	d10d      	bne.n	800eecc <_dtoa_r+0x9a4>
 800eeb0:	2b39      	cmp	r3, #57	; 0x39
 800eeb2:	d029      	beq.n	800ef08 <_dtoa_r+0x9e0>
 800eeb4:	f1ba 0f00 	cmp.w	sl, #0
 800eeb8:	dd01      	ble.n	800eebe <_dtoa_r+0x996>
 800eeba:	9b06      	ldr	r3, [sp, #24]
 800eebc:	3331      	adds	r3, #49	; 0x31
 800eebe:	9a02      	ldr	r2, [sp, #8]
 800eec0:	7013      	strb	r3, [r2, #0]
 800eec2:	e774      	b.n	800edae <_dtoa_r+0x886>
 800eec4:	4638      	mov	r0, r7
 800eec6:	e7b8      	b.n	800ee3a <_dtoa_r+0x912>
 800eec8:	2201      	movs	r2, #1
 800eeca:	e7e1      	b.n	800ee90 <_dtoa_r+0x968>
 800eecc:	f1ba 0f00 	cmp.w	sl, #0
 800eed0:	db06      	blt.n	800eee0 <_dtoa_r+0x9b8>
 800eed2:	9907      	ldr	r1, [sp, #28]
 800eed4:	ea41 0a0a 	orr.w	sl, r1, sl
 800eed8:	9908      	ldr	r1, [sp, #32]
 800eeda:	ea5a 0101 	orrs.w	r1, sl, r1
 800eede:	d120      	bne.n	800ef22 <_dtoa_r+0x9fa>
 800eee0:	2a00      	cmp	r2, #0
 800eee2:	ddec      	ble.n	800eebe <_dtoa_r+0x996>
 800eee4:	4629      	mov	r1, r5
 800eee6:	2201      	movs	r2, #1
 800eee8:	4630      	mov	r0, r6
 800eeea:	9305      	str	r3, [sp, #20]
 800eeec:	f000 fabc 	bl	800f468 <__lshift>
 800eef0:	4621      	mov	r1, r4
 800eef2:	4605      	mov	r5, r0
 800eef4:	f000 fb24 	bl	800f540 <__mcmp>
 800eef8:	2800      	cmp	r0, #0
 800eefa:	9b05      	ldr	r3, [sp, #20]
 800eefc:	dc02      	bgt.n	800ef04 <_dtoa_r+0x9dc>
 800eefe:	d1de      	bne.n	800eebe <_dtoa_r+0x996>
 800ef00:	07da      	lsls	r2, r3, #31
 800ef02:	d5dc      	bpl.n	800eebe <_dtoa_r+0x996>
 800ef04:	2b39      	cmp	r3, #57	; 0x39
 800ef06:	d1d8      	bne.n	800eeba <_dtoa_r+0x992>
 800ef08:	9a02      	ldr	r2, [sp, #8]
 800ef0a:	2339      	movs	r3, #57	; 0x39
 800ef0c:	7013      	strb	r3, [r2, #0]
 800ef0e:	4643      	mov	r3, r8
 800ef10:	4698      	mov	r8, r3
 800ef12:	3b01      	subs	r3, #1
 800ef14:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ef18:	2a39      	cmp	r2, #57	; 0x39
 800ef1a:	d051      	beq.n	800efc0 <_dtoa_r+0xa98>
 800ef1c:	3201      	adds	r2, #1
 800ef1e:	701a      	strb	r2, [r3, #0]
 800ef20:	e745      	b.n	800edae <_dtoa_r+0x886>
 800ef22:	2a00      	cmp	r2, #0
 800ef24:	dd03      	ble.n	800ef2e <_dtoa_r+0xa06>
 800ef26:	2b39      	cmp	r3, #57	; 0x39
 800ef28:	d0ee      	beq.n	800ef08 <_dtoa_r+0x9e0>
 800ef2a:	3301      	adds	r3, #1
 800ef2c:	e7c7      	b.n	800eebe <_dtoa_r+0x996>
 800ef2e:	9a05      	ldr	r2, [sp, #20]
 800ef30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef32:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ef36:	428a      	cmp	r2, r1
 800ef38:	d02b      	beq.n	800ef92 <_dtoa_r+0xa6a>
 800ef3a:	4629      	mov	r1, r5
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	220a      	movs	r2, #10
 800ef40:	4630      	mov	r0, r6
 800ef42:	f000 f8e1 	bl	800f108 <__multadd>
 800ef46:	45b9      	cmp	r9, r7
 800ef48:	4605      	mov	r5, r0
 800ef4a:	f04f 0300 	mov.w	r3, #0
 800ef4e:	f04f 020a 	mov.w	r2, #10
 800ef52:	4649      	mov	r1, r9
 800ef54:	4630      	mov	r0, r6
 800ef56:	d107      	bne.n	800ef68 <_dtoa_r+0xa40>
 800ef58:	f000 f8d6 	bl	800f108 <__multadd>
 800ef5c:	4681      	mov	r9, r0
 800ef5e:	4607      	mov	r7, r0
 800ef60:	9b05      	ldr	r3, [sp, #20]
 800ef62:	3301      	adds	r3, #1
 800ef64:	9305      	str	r3, [sp, #20]
 800ef66:	e774      	b.n	800ee52 <_dtoa_r+0x92a>
 800ef68:	f000 f8ce 	bl	800f108 <__multadd>
 800ef6c:	4639      	mov	r1, r7
 800ef6e:	4681      	mov	r9, r0
 800ef70:	2300      	movs	r3, #0
 800ef72:	220a      	movs	r2, #10
 800ef74:	4630      	mov	r0, r6
 800ef76:	f000 f8c7 	bl	800f108 <__multadd>
 800ef7a:	4607      	mov	r7, r0
 800ef7c:	e7f0      	b.n	800ef60 <_dtoa_r+0xa38>
 800ef7e:	f1ba 0f00 	cmp.w	sl, #0
 800ef82:	9a00      	ldr	r2, [sp, #0]
 800ef84:	bfcc      	ite	gt
 800ef86:	46d0      	movgt	r8, sl
 800ef88:	f04f 0801 	movle.w	r8, #1
 800ef8c:	4490      	add	r8, r2
 800ef8e:	f04f 0900 	mov.w	r9, #0
 800ef92:	4629      	mov	r1, r5
 800ef94:	2201      	movs	r2, #1
 800ef96:	4630      	mov	r0, r6
 800ef98:	9302      	str	r3, [sp, #8]
 800ef9a:	f000 fa65 	bl	800f468 <__lshift>
 800ef9e:	4621      	mov	r1, r4
 800efa0:	4605      	mov	r5, r0
 800efa2:	f000 facd 	bl	800f540 <__mcmp>
 800efa6:	2800      	cmp	r0, #0
 800efa8:	dcb1      	bgt.n	800ef0e <_dtoa_r+0x9e6>
 800efaa:	d102      	bne.n	800efb2 <_dtoa_r+0xa8a>
 800efac:	9b02      	ldr	r3, [sp, #8]
 800efae:	07db      	lsls	r3, r3, #31
 800efb0:	d4ad      	bmi.n	800ef0e <_dtoa_r+0x9e6>
 800efb2:	4643      	mov	r3, r8
 800efb4:	4698      	mov	r8, r3
 800efb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800efba:	2a30      	cmp	r2, #48	; 0x30
 800efbc:	d0fa      	beq.n	800efb4 <_dtoa_r+0xa8c>
 800efbe:	e6f6      	b.n	800edae <_dtoa_r+0x886>
 800efc0:	9a00      	ldr	r2, [sp, #0]
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d1a4      	bne.n	800ef10 <_dtoa_r+0x9e8>
 800efc6:	f10b 0b01 	add.w	fp, fp, #1
 800efca:	2331      	movs	r3, #49	; 0x31
 800efcc:	e778      	b.n	800eec0 <_dtoa_r+0x998>
 800efce:	4b15      	ldr	r3, [pc, #84]	; (800f024 <_dtoa_r+0xafc>)
 800efd0:	f7ff bb12 	b.w	800e5f8 <_dtoa_r+0xd0>
 800efd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	f47f aaee 	bne.w	800e5b8 <_dtoa_r+0x90>
 800efdc:	4b12      	ldr	r3, [pc, #72]	; (800f028 <_dtoa_r+0xb00>)
 800efde:	f7ff bb0b 	b.w	800e5f8 <_dtoa_r+0xd0>
 800efe2:	f1ba 0f00 	cmp.w	sl, #0
 800efe6:	dc03      	bgt.n	800eff0 <_dtoa_r+0xac8>
 800efe8:	9b07      	ldr	r3, [sp, #28]
 800efea:	2b02      	cmp	r3, #2
 800efec:	f73f aec7 	bgt.w	800ed7e <_dtoa_r+0x856>
 800eff0:	f8dd 8000 	ldr.w	r8, [sp]
 800eff4:	4621      	mov	r1, r4
 800eff6:	4628      	mov	r0, r5
 800eff8:	f7ff fa08 	bl	800e40c <quorem>
 800effc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f000:	f808 3b01 	strb.w	r3, [r8], #1
 800f004:	9a00      	ldr	r2, [sp, #0]
 800f006:	eba8 0202 	sub.w	r2, r8, r2
 800f00a:	4592      	cmp	sl, r2
 800f00c:	ddb7      	ble.n	800ef7e <_dtoa_r+0xa56>
 800f00e:	4629      	mov	r1, r5
 800f010:	2300      	movs	r3, #0
 800f012:	220a      	movs	r2, #10
 800f014:	4630      	mov	r0, r6
 800f016:	f000 f877 	bl	800f108 <__multadd>
 800f01a:	4605      	mov	r5, r0
 800f01c:	e7ea      	b.n	800eff4 <_dtoa_r+0xacc>
 800f01e:	bf00      	nop
 800f020:	0801ab0f 	.word	0x0801ab0f
 800f024:	0801aa68 	.word	0x0801aa68
 800f028:	0801aa8c 	.word	0x0801aa8c

0800f02c <_localeconv_r>:
 800f02c:	4800      	ldr	r0, [pc, #0]	; (800f030 <_localeconv_r+0x4>)
 800f02e:	4770      	bx	lr
 800f030:	24000560 	.word	0x24000560

0800f034 <malloc>:
 800f034:	4b02      	ldr	r3, [pc, #8]	; (800f040 <malloc+0xc>)
 800f036:	4601      	mov	r1, r0
 800f038:	6818      	ldr	r0, [r3, #0]
 800f03a:	f000 bbe1 	b.w	800f800 <_malloc_r>
 800f03e:	bf00      	nop
 800f040:	2400040c 	.word	0x2400040c

0800f044 <_Balloc>:
 800f044:	b570      	push	{r4, r5, r6, lr}
 800f046:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f048:	4604      	mov	r4, r0
 800f04a:	460d      	mov	r5, r1
 800f04c:	b976      	cbnz	r6, 800f06c <_Balloc+0x28>
 800f04e:	2010      	movs	r0, #16
 800f050:	f7ff fff0 	bl	800f034 <malloc>
 800f054:	4602      	mov	r2, r0
 800f056:	6260      	str	r0, [r4, #36]	; 0x24
 800f058:	b920      	cbnz	r0, 800f064 <_Balloc+0x20>
 800f05a:	4b18      	ldr	r3, [pc, #96]	; (800f0bc <_Balloc+0x78>)
 800f05c:	4818      	ldr	r0, [pc, #96]	; (800f0c0 <_Balloc+0x7c>)
 800f05e:	2166      	movs	r1, #102	; 0x66
 800f060:	f000 fd94 	bl	800fb8c <__assert_func>
 800f064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f068:	6006      	str	r6, [r0, #0]
 800f06a:	60c6      	str	r6, [r0, #12]
 800f06c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f06e:	68f3      	ldr	r3, [r6, #12]
 800f070:	b183      	cbz	r3, 800f094 <_Balloc+0x50>
 800f072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f074:	68db      	ldr	r3, [r3, #12]
 800f076:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f07a:	b9b8      	cbnz	r0, 800f0ac <_Balloc+0x68>
 800f07c:	2101      	movs	r1, #1
 800f07e:	fa01 f605 	lsl.w	r6, r1, r5
 800f082:	1d72      	adds	r2, r6, #5
 800f084:	0092      	lsls	r2, r2, #2
 800f086:	4620      	mov	r0, r4
 800f088:	f000 fb5a 	bl	800f740 <_calloc_r>
 800f08c:	b160      	cbz	r0, 800f0a8 <_Balloc+0x64>
 800f08e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f092:	e00e      	b.n	800f0b2 <_Balloc+0x6e>
 800f094:	2221      	movs	r2, #33	; 0x21
 800f096:	2104      	movs	r1, #4
 800f098:	4620      	mov	r0, r4
 800f09a:	f000 fb51 	bl	800f740 <_calloc_r>
 800f09e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0a0:	60f0      	str	r0, [r6, #12]
 800f0a2:	68db      	ldr	r3, [r3, #12]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d1e4      	bne.n	800f072 <_Balloc+0x2e>
 800f0a8:	2000      	movs	r0, #0
 800f0aa:	bd70      	pop	{r4, r5, r6, pc}
 800f0ac:	6802      	ldr	r2, [r0, #0]
 800f0ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f0b8:	e7f7      	b.n	800f0aa <_Balloc+0x66>
 800f0ba:	bf00      	nop
 800f0bc:	0801aa99 	.word	0x0801aa99
 800f0c0:	0801ab20 	.word	0x0801ab20

0800f0c4 <_Bfree>:
 800f0c4:	b570      	push	{r4, r5, r6, lr}
 800f0c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f0c8:	4605      	mov	r5, r0
 800f0ca:	460c      	mov	r4, r1
 800f0cc:	b976      	cbnz	r6, 800f0ec <_Bfree+0x28>
 800f0ce:	2010      	movs	r0, #16
 800f0d0:	f7ff ffb0 	bl	800f034 <malloc>
 800f0d4:	4602      	mov	r2, r0
 800f0d6:	6268      	str	r0, [r5, #36]	; 0x24
 800f0d8:	b920      	cbnz	r0, 800f0e4 <_Bfree+0x20>
 800f0da:	4b09      	ldr	r3, [pc, #36]	; (800f100 <_Bfree+0x3c>)
 800f0dc:	4809      	ldr	r0, [pc, #36]	; (800f104 <_Bfree+0x40>)
 800f0de:	218a      	movs	r1, #138	; 0x8a
 800f0e0:	f000 fd54 	bl	800fb8c <__assert_func>
 800f0e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f0e8:	6006      	str	r6, [r0, #0]
 800f0ea:	60c6      	str	r6, [r0, #12]
 800f0ec:	b13c      	cbz	r4, 800f0fe <_Bfree+0x3a>
 800f0ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f0f0:	6862      	ldr	r2, [r4, #4]
 800f0f2:	68db      	ldr	r3, [r3, #12]
 800f0f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f0f8:	6021      	str	r1, [r4, #0]
 800f0fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f0fe:	bd70      	pop	{r4, r5, r6, pc}
 800f100:	0801aa99 	.word	0x0801aa99
 800f104:	0801ab20 	.word	0x0801ab20

0800f108 <__multadd>:
 800f108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f10c:	690e      	ldr	r6, [r1, #16]
 800f10e:	4607      	mov	r7, r0
 800f110:	4698      	mov	r8, r3
 800f112:	460c      	mov	r4, r1
 800f114:	f101 0014 	add.w	r0, r1, #20
 800f118:	2300      	movs	r3, #0
 800f11a:	6805      	ldr	r5, [r0, #0]
 800f11c:	b2a9      	uxth	r1, r5
 800f11e:	fb02 8101 	mla	r1, r2, r1, r8
 800f122:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f126:	0c2d      	lsrs	r5, r5, #16
 800f128:	fb02 c505 	mla	r5, r2, r5, ip
 800f12c:	b289      	uxth	r1, r1
 800f12e:	3301      	adds	r3, #1
 800f130:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f134:	429e      	cmp	r6, r3
 800f136:	f840 1b04 	str.w	r1, [r0], #4
 800f13a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f13e:	dcec      	bgt.n	800f11a <__multadd+0x12>
 800f140:	f1b8 0f00 	cmp.w	r8, #0
 800f144:	d022      	beq.n	800f18c <__multadd+0x84>
 800f146:	68a3      	ldr	r3, [r4, #8]
 800f148:	42b3      	cmp	r3, r6
 800f14a:	dc19      	bgt.n	800f180 <__multadd+0x78>
 800f14c:	6861      	ldr	r1, [r4, #4]
 800f14e:	4638      	mov	r0, r7
 800f150:	3101      	adds	r1, #1
 800f152:	f7ff ff77 	bl	800f044 <_Balloc>
 800f156:	4605      	mov	r5, r0
 800f158:	b928      	cbnz	r0, 800f166 <__multadd+0x5e>
 800f15a:	4602      	mov	r2, r0
 800f15c:	4b0d      	ldr	r3, [pc, #52]	; (800f194 <__multadd+0x8c>)
 800f15e:	480e      	ldr	r0, [pc, #56]	; (800f198 <__multadd+0x90>)
 800f160:	21b5      	movs	r1, #181	; 0xb5
 800f162:	f000 fd13 	bl	800fb8c <__assert_func>
 800f166:	6922      	ldr	r2, [r4, #16]
 800f168:	3202      	adds	r2, #2
 800f16a:	f104 010c 	add.w	r1, r4, #12
 800f16e:	0092      	lsls	r2, r2, #2
 800f170:	300c      	adds	r0, #12
 800f172:	f7fe fcc9 	bl	800db08 <memcpy>
 800f176:	4621      	mov	r1, r4
 800f178:	4638      	mov	r0, r7
 800f17a:	f7ff ffa3 	bl	800f0c4 <_Bfree>
 800f17e:	462c      	mov	r4, r5
 800f180:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f184:	3601      	adds	r6, #1
 800f186:	f8c3 8014 	str.w	r8, [r3, #20]
 800f18a:	6126      	str	r6, [r4, #16]
 800f18c:	4620      	mov	r0, r4
 800f18e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f192:	bf00      	nop
 800f194:	0801ab0f 	.word	0x0801ab0f
 800f198:	0801ab20 	.word	0x0801ab20

0800f19c <__hi0bits>:
 800f19c:	0c03      	lsrs	r3, r0, #16
 800f19e:	041b      	lsls	r3, r3, #16
 800f1a0:	b9d3      	cbnz	r3, 800f1d8 <__hi0bits+0x3c>
 800f1a2:	0400      	lsls	r0, r0, #16
 800f1a4:	2310      	movs	r3, #16
 800f1a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f1aa:	bf04      	itt	eq
 800f1ac:	0200      	lsleq	r0, r0, #8
 800f1ae:	3308      	addeq	r3, #8
 800f1b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f1b4:	bf04      	itt	eq
 800f1b6:	0100      	lsleq	r0, r0, #4
 800f1b8:	3304      	addeq	r3, #4
 800f1ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f1be:	bf04      	itt	eq
 800f1c0:	0080      	lsleq	r0, r0, #2
 800f1c2:	3302      	addeq	r3, #2
 800f1c4:	2800      	cmp	r0, #0
 800f1c6:	db05      	blt.n	800f1d4 <__hi0bits+0x38>
 800f1c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f1cc:	f103 0301 	add.w	r3, r3, #1
 800f1d0:	bf08      	it	eq
 800f1d2:	2320      	moveq	r3, #32
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	4770      	bx	lr
 800f1d8:	2300      	movs	r3, #0
 800f1da:	e7e4      	b.n	800f1a6 <__hi0bits+0xa>

0800f1dc <__lo0bits>:
 800f1dc:	6803      	ldr	r3, [r0, #0]
 800f1de:	f013 0207 	ands.w	r2, r3, #7
 800f1e2:	4601      	mov	r1, r0
 800f1e4:	d00b      	beq.n	800f1fe <__lo0bits+0x22>
 800f1e6:	07da      	lsls	r2, r3, #31
 800f1e8:	d424      	bmi.n	800f234 <__lo0bits+0x58>
 800f1ea:	0798      	lsls	r0, r3, #30
 800f1ec:	bf49      	itett	mi
 800f1ee:	085b      	lsrmi	r3, r3, #1
 800f1f0:	089b      	lsrpl	r3, r3, #2
 800f1f2:	2001      	movmi	r0, #1
 800f1f4:	600b      	strmi	r3, [r1, #0]
 800f1f6:	bf5c      	itt	pl
 800f1f8:	600b      	strpl	r3, [r1, #0]
 800f1fa:	2002      	movpl	r0, #2
 800f1fc:	4770      	bx	lr
 800f1fe:	b298      	uxth	r0, r3
 800f200:	b9b0      	cbnz	r0, 800f230 <__lo0bits+0x54>
 800f202:	0c1b      	lsrs	r3, r3, #16
 800f204:	2010      	movs	r0, #16
 800f206:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f20a:	bf04      	itt	eq
 800f20c:	0a1b      	lsreq	r3, r3, #8
 800f20e:	3008      	addeq	r0, #8
 800f210:	071a      	lsls	r2, r3, #28
 800f212:	bf04      	itt	eq
 800f214:	091b      	lsreq	r3, r3, #4
 800f216:	3004      	addeq	r0, #4
 800f218:	079a      	lsls	r2, r3, #30
 800f21a:	bf04      	itt	eq
 800f21c:	089b      	lsreq	r3, r3, #2
 800f21e:	3002      	addeq	r0, #2
 800f220:	07da      	lsls	r2, r3, #31
 800f222:	d403      	bmi.n	800f22c <__lo0bits+0x50>
 800f224:	085b      	lsrs	r3, r3, #1
 800f226:	f100 0001 	add.w	r0, r0, #1
 800f22a:	d005      	beq.n	800f238 <__lo0bits+0x5c>
 800f22c:	600b      	str	r3, [r1, #0]
 800f22e:	4770      	bx	lr
 800f230:	4610      	mov	r0, r2
 800f232:	e7e8      	b.n	800f206 <__lo0bits+0x2a>
 800f234:	2000      	movs	r0, #0
 800f236:	4770      	bx	lr
 800f238:	2020      	movs	r0, #32
 800f23a:	4770      	bx	lr

0800f23c <__i2b>:
 800f23c:	b510      	push	{r4, lr}
 800f23e:	460c      	mov	r4, r1
 800f240:	2101      	movs	r1, #1
 800f242:	f7ff feff 	bl	800f044 <_Balloc>
 800f246:	4602      	mov	r2, r0
 800f248:	b928      	cbnz	r0, 800f256 <__i2b+0x1a>
 800f24a:	4b05      	ldr	r3, [pc, #20]	; (800f260 <__i2b+0x24>)
 800f24c:	4805      	ldr	r0, [pc, #20]	; (800f264 <__i2b+0x28>)
 800f24e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f252:	f000 fc9b 	bl	800fb8c <__assert_func>
 800f256:	2301      	movs	r3, #1
 800f258:	6144      	str	r4, [r0, #20]
 800f25a:	6103      	str	r3, [r0, #16]
 800f25c:	bd10      	pop	{r4, pc}
 800f25e:	bf00      	nop
 800f260:	0801ab0f 	.word	0x0801ab0f
 800f264:	0801ab20 	.word	0x0801ab20

0800f268 <__multiply>:
 800f268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f26c:	4614      	mov	r4, r2
 800f26e:	690a      	ldr	r2, [r1, #16]
 800f270:	6923      	ldr	r3, [r4, #16]
 800f272:	429a      	cmp	r2, r3
 800f274:	bfb8      	it	lt
 800f276:	460b      	movlt	r3, r1
 800f278:	460d      	mov	r5, r1
 800f27a:	bfbc      	itt	lt
 800f27c:	4625      	movlt	r5, r4
 800f27e:	461c      	movlt	r4, r3
 800f280:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f284:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f288:	68ab      	ldr	r3, [r5, #8]
 800f28a:	6869      	ldr	r1, [r5, #4]
 800f28c:	eb0a 0709 	add.w	r7, sl, r9
 800f290:	42bb      	cmp	r3, r7
 800f292:	b085      	sub	sp, #20
 800f294:	bfb8      	it	lt
 800f296:	3101      	addlt	r1, #1
 800f298:	f7ff fed4 	bl	800f044 <_Balloc>
 800f29c:	b930      	cbnz	r0, 800f2ac <__multiply+0x44>
 800f29e:	4602      	mov	r2, r0
 800f2a0:	4b42      	ldr	r3, [pc, #264]	; (800f3ac <__multiply+0x144>)
 800f2a2:	4843      	ldr	r0, [pc, #268]	; (800f3b0 <__multiply+0x148>)
 800f2a4:	f240 115d 	movw	r1, #349	; 0x15d
 800f2a8:	f000 fc70 	bl	800fb8c <__assert_func>
 800f2ac:	f100 0614 	add.w	r6, r0, #20
 800f2b0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f2b4:	4633      	mov	r3, r6
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	4543      	cmp	r3, r8
 800f2ba:	d31e      	bcc.n	800f2fa <__multiply+0x92>
 800f2bc:	f105 0c14 	add.w	ip, r5, #20
 800f2c0:	f104 0314 	add.w	r3, r4, #20
 800f2c4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f2c8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f2cc:	9202      	str	r2, [sp, #8]
 800f2ce:	ebac 0205 	sub.w	r2, ip, r5
 800f2d2:	3a15      	subs	r2, #21
 800f2d4:	f022 0203 	bic.w	r2, r2, #3
 800f2d8:	3204      	adds	r2, #4
 800f2da:	f105 0115 	add.w	r1, r5, #21
 800f2de:	458c      	cmp	ip, r1
 800f2e0:	bf38      	it	cc
 800f2e2:	2204      	movcc	r2, #4
 800f2e4:	9201      	str	r2, [sp, #4]
 800f2e6:	9a02      	ldr	r2, [sp, #8]
 800f2e8:	9303      	str	r3, [sp, #12]
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d808      	bhi.n	800f300 <__multiply+0x98>
 800f2ee:	2f00      	cmp	r7, #0
 800f2f0:	dc55      	bgt.n	800f39e <__multiply+0x136>
 800f2f2:	6107      	str	r7, [r0, #16]
 800f2f4:	b005      	add	sp, #20
 800f2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2fa:	f843 2b04 	str.w	r2, [r3], #4
 800f2fe:	e7db      	b.n	800f2b8 <__multiply+0x50>
 800f300:	f8b3 a000 	ldrh.w	sl, [r3]
 800f304:	f1ba 0f00 	cmp.w	sl, #0
 800f308:	d020      	beq.n	800f34c <__multiply+0xe4>
 800f30a:	f105 0e14 	add.w	lr, r5, #20
 800f30e:	46b1      	mov	r9, r6
 800f310:	2200      	movs	r2, #0
 800f312:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f316:	f8d9 b000 	ldr.w	fp, [r9]
 800f31a:	b2a1      	uxth	r1, r4
 800f31c:	fa1f fb8b 	uxth.w	fp, fp
 800f320:	fb0a b101 	mla	r1, sl, r1, fp
 800f324:	4411      	add	r1, r2
 800f326:	f8d9 2000 	ldr.w	r2, [r9]
 800f32a:	0c24      	lsrs	r4, r4, #16
 800f32c:	0c12      	lsrs	r2, r2, #16
 800f32e:	fb0a 2404 	mla	r4, sl, r4, r2
 800f332:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f336:	b289      	uxth	r1, r1
 800f338:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f33c:	45f4      	cmp	ip, lr
 800f33e:	f849 1b04 	str.w	r1, [r9], #4
 800f342:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f346:	d8e4      	bhi.n	800f312 <__multiply+0xaa>
 800f348:	9901      	ldr	r1, [sp, #4]
 800f34a:	5072      	str	r2, [r6, r1]
 800f34c:	9a03      	ldr	r2, [sp, #12]
 800f34e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f352:	3304      	adds	r3, #4
 800f354:	f1b9 0f00 	cmp.w	r9, #0
 800f358:	d01f      	beq.n	800f39a <__multiply+0x132>
 800f35a:	6834      	ldr	r4, [r6, #0]
 800f35c:	f105 0114 	add.w	r1, r5, #20
 800f360:	46b6      	mov	lr, r6
 800f362:	f04f 0a00 	mov.w	sl, #0
 800f366:	880a      	ldrh	r2, [r1, #0]
 800f368:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f36c:	fb09 b202 	mla	r2, r9, r2, fp
 800f370:	4492      	add	sl, r2
 800f372:	b2a4      	uxth	r4, r4
 800f374:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f378:	f84e 4b04 	str.w	r4, [lr], #4
 800f37c:	f851 4b04 	ldr.w	r4, [r1], #4
 800f380:	f8be 2000 	ldrh.w	r2, [lr]
 800f384:	0c24      	lsrs	r4, r4, #16
 800f386:	fb09 2404 	mla	r4, r9, r4, r2
 800f38a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f38e:	458c      	cmp	ip, r1
 800f390:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f394:	d8e7      	bhi.n	800f366 <__multiply+0xfe>
 800f396:	9a01      	ldr	r2, [sp, #4]
 800f398:	50b4      	str	r4, [r6, r2]
 800f39a:	3604      	adds	r6, #4
 800f39c:	e7a3      	b.n	800f2e6 <__multiply+0x7e>
 800f39e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d1a5      	bne.n	800f2f2 <__multiply+0x8a>
 800f3a6:	3f01      	subs	r7, #1
 800f3a8:	e7a1      	b.n	800f2ee <__multiply+0x86>
 800f3aa:	bf00      	nop
 800f3ac:	0801ab0f 	.word	0x0801ab0f
 800f3b0:	0801ab20 	.word	0x0801ab20

0800f3b4 <__pow5mult>:
 800f3b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3b8:	4615      	mov	r5, r2
 800f3ba:	f012 0203 	ands.w	r2, r2, #3
 800f3be:	4606      	mov	r6, r0
 800f3c0:	460f      	mov	r7, r1
 800f3c2:	d007      	beq.n	800f3d4 <__pow5mult+0x20>
 800f3c4:	4c25      	ldr	r4, [pc, #148]	; (800f45c <__pow5mult+0xa8>)
 800f3c6:	3a01      	subs	r2, #1
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3ce:	f7ff fe9b 	bl	800f108 <__multadd>
 800f3d2:	4607      	mov	r7, r0
 800f3d4:	10ad      	asrs	r5, r5, #2
 800f3d6:	d03d      	beq.n	800f454 <__pow5mult+0xa0>
 800f3d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f3da:	b97c      	cbnz	r4, 800f3fc <__pow5mult+0x48>
 800f3dc:	2010      	movs	r0, #16
 800f3de:	f7ff fe29 	bl	800f034 <malloc>
 800f3e2:	4602      	mov	r2, r0
 800f3e4:	6270      	str	r0, [r6, #36]	; 0x24
 800f3e6:	b928      	cbnz	r0, 800f3f4 <__pow5mult+0x40>
 800f3e8:	4b1d      	ldr	r3, [pc, #116]	; (800f460 <__pow5mult+0xac>)
 800f3ea:	481e      	ldr	r0, [pc, #120]	; (800f464 <__pow5mult+0xb0>)
 800f3ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f3f0:	f000 fbcc 	bl	800fb8c <__assert_func>
 800f3f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f3f8:	6004      	str	r4, [r0, #0]
 800f3fa:	60c4      	str	r4, [r0, #12]
 800f3fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f400:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f404:	b94c      	cbnz	r4, 800f41a <__pow5mult+0x66>
 800f406:	f240 2171 	movw	r1, #625	; 0x271
 800f40a:	4630      	mov	r0, r6
 800f40c:	f7ff ff16 	bl	800f23c <__i2b>
 800f410:	2300      	movs	r3, #0
 800f412:	f8c8 0008 	str.w	r0, [r8, #8]
 800f416:	4604      	mov	r4, r0
 800f418:	6003      	str	r3, [r0, #0]
 800f41a:	f04f 0900 	mov.w	r9, #0
 800f41e:	07eb      	lsls	r3, r5, #31
 800f420:	d50a      	bpl.n	800f438 <__pow5mult+0x84>
 800f422:	4639      	mov	r1, r7
 800f424:	4622      	mov	r2, r4
 800f426:	4630      	mov	r0, r6
 800f428:	f7ff ff1e 	bl	800f268 <__multiply>
 800f42c:	4639      	mov	r1, r7
 800f42e:	4680      	mov	r8, r0
 800f430:	4630      	mov	r0, r6
 800f432:	f7ff fe47 	bl	800f0c4 <_Bfree>
 800f436:	4647      	mov	r7, r8
 800f438:	106d      	asrs	r5, r5, #1
 800f43a:	d00b      	beq.n	800f454 <__pow5mult+0xa0>
 800f43c:	6820      	ldr	r0, [r4, #0]
 800f43e:	b938      	cbnz	r0, 800f450 <__pow5mult+0x9c>
 800f440:	4622      	mov	r2, r4
 800f442:	4621      	mov	r1, r4
 800f444:	4630      	mov	r0, r6
 800f446:	f7ff ff0f 	bl	800f268 <__multiply>
 800f44a:	6020      	str	r0, [r4, #0]
 800f44c:	f8c0 9000 	str.w	r9, [r0]
 800f450:	4604      	mov	r4, r0
 800f452:	e7e4      	b.n	800f41e <__pow5mult+0x6a>
 800f454:	4638      	mov	r0, r7
 800f456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f45a:	bf00      	nop
 800f45c:	0801ac70 	.word	0x0801ac70
 800f460:	0801aa99 	.word	0x0801aa99
 800f464:	0801ab20 	.word	0x0801ab20

0800f468 <__lshift>:
 800f468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f46c:	460c      	mov	r4, r1
 800f46e:	6849      	ldr	r1, [r1, #4]
 800f470:	6923      	ldr	r3, [r4, #16]
 800f472:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f476:	68a3      	ldr	r3, [r4, #8]
 800f478:	4607      	mov	r7, r0
 800f47a:	4691      	mov	r9, r2
 800f47c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f480:	f108 0601 	add.w	r6, r8, #1
 800f484:	42b3      	cmp	r3, r6
 800f486:	db0b      	blt.n	800f4a0 <__lshift+0x38>
 800f488:	4638      	mov	r0, r7
 800f48a:	f7ff fddb 	bl	800f044 <_Balloc>
 800f48e:	4605      	mov	r5, r0
 800f490:	b948      	cbnz	r0, 800f4a6 <__lshift+0x3e>
 800f492:	4602      	mov	r2, r0
 800f494:	4b28      	ldr	r3, [pc, #160]	; (800f538 <__lshift+0xd0>)
 800f496:	4829      	ldr	r0, [pc, #164]	; (800f53c <__lshift+0xd4>)
 800f498:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f49c:	f000 fb76 	bl	800fb8c <__assert_func>
 800f4a0:	3101      	adds	r1, #1
 800f4a2:	005b      	lsls	r3, r3, #1
 800f4a4:	e7ee      	b.n	800f484 <__lshift+0x1c>
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	f100 0114 	add.w	r1, r0, #20
 800f4ac:	f100 0210 	add.w	r2, r0, #16
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	4553      	cmp	r3, sl
 800f4b4:	db33      	blt.n	800f51e <__lshift+0xb6>
 800f4b6:	6920      	ldr	r0, [r4, #16]
 800f4b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f4bc:	f104 0314 	add.w	r3, r4, #20
 800f4c0:	f019 091f 	ands.w	r9, r9, #31
 800f4c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f4c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f4cc:	d02b      	beq.n	800f526 <__lshift+0xbe>
 800f4ce:	f1c9 0e20 	rsb	lr, r9, #32
 800f4d2:	468a      	mov	sl, r1
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	6818      	ldr	r0, [r3, #0]
 800f4d8:	fa00 f009 	lsl.w	r0, r0, r9
 800f4dc:	4302      	orrs	r2, r0
 800f4de:	f84a 2b04 	str.w	r2, [sl], #4
 800f4e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4e6:	459c      	cmp	ip, r3
 800f4e8:	fa22 f20e 	lsr.w	r2, r2, lr
 800f4ec:	d8f3      	bhi.n	800f4d6 <__lshift+0x6e>
 800f4ee:	ebac 0304 	sub.w	r3, ip, r4
 800f4f2:	3b15      	subs	r3, #21
 800f4f4:	f023 0303 	bic.w	r3, r3, #3
 800f4f8:	3304      	adds	r3, #4
 800f4fa:	f104 0015 	add.w	r0, r4, #21
 800f4fe:	4584      	cmp	ip, r0
 800f500:	bf38      	it	cc
 800f502:	2304      	movcc	r3, #4
 800f504:	50ca      	str	r2, [r1, r3]
 800f506:	b10a      	cbz	r2, 800f50c <__lshift+0xa4>
 800f508:	f108 0602 	add.w	r6, r8, #2
 800f50c:	3e01      	subs	r6, #1
 800f50e:	4638      	mov	r0, r7
 800f510:	612e      	str	r6, [r5, #16]
 800f512:	4621      	mov	r1, r4
 800f514:	f7ff fdd6 	bl	800f0c4 <_Bfree>
 800f518:	4628      	mov	r0, r5
 800f51a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f51e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f522:	3301      	adds	r3, #1
 800f524:	e7c5      	b.n	800f4b2 <__lshift+0x4a>
 800f526:	3904      	subs	r1, #4
 800f528:	f853 2b04 	ldr.w	r2, [r3], #4
 800f52c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f530:	459c      	cmp	ip, r3
 800f532:	d8f9      	bhi.n	800f528 <__lshift+0xc0>
 800f534:	e7ea      	b.n	800f50c <__lshift+0xa4>
 800f536:	bf00      	nop
 800f538:	0801ab0f 	.word	0x0801ab0f
 800f53c:	0801ab20 	.word	0x0801ab20

0800f540 <__mcmp>:
 800f540:	b530      	push	{r4, r5, lr}
 800f542:	6902      	ldr	r2, [r0, #16]
 800f544:	690c      	ldr	r4, [r1, #16]
 800f546:	1b12      	subs	r2, r2, r4
 800f548:	d10e      	bne.n	800f568 <__mcmp+0x28>
 800f54a:	f100 0314 	add.w	r3, r0, #20
 800f54e:	3114      	adds	r1, #20
 800f550:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f554:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f558:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f55c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f560:	42a5      	cmp	r5, r4
 800f562:	d003      	beq.n	800f56c <__mcmp+0x2c>
 800f564:	d305      	bcc.n	800f572 <__mcmp+0x32>
 800f566:	2201      	movs	r2, #1
 800f568:	4610      	mov	r0, r2
 800f56a:	bd30      	pop	{r4, r5, pc}
 800f56c:	4283      	cmp	r3, r0
 800f56e:	d3f3      	bcc.n	800f558 <__mcmp+0x18>
 800f570:	e7fa      	b.n	800f568 <__mcmp+0x28>
 800f572:	f04f 32ff 	mov.w	r2, #4294967295
 800f576:	e7f7      	b.n	800f568 <__mcmp+0x28>

0800f578 <__mdiff>:
 800f578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f57c:	460c      	mov	r4, r1
 800f57e:	4606      	mov	r6, r0
 800f580:	4611      	mov	r1, r2
 800f582:	4620      	mov	r0, r4
 800f584:	4617      	mov	r7, r2
 800f586:	f7ff ffdb 	bl	800f540 <__mcmp>
 800f58a:	1e05      	subs	r5, r0, #0
 800f58c:	d110      	bne.n	800f5b0 <__mdiff+0x38>
 800f58e:	4629      	mov	r1, r5
 800f590:	4630      	mov	r0, r6
 800f592:	f7ff fd57 	bl	800f044 <_Balloc>
 800f596:	b930      	cbnz	r0, 800f5a6 <__mdiff+0x2e>
 800f598:	4b39      	ldr	r3, [pc, #228]	; (800f680 <__mdiff+0x108>)
 800f59a:	4602      	mov	r2, r0
 800f59c:	f240 2132 	movw	r1, #562	; 0x232
 800f5a0:	4838      	ldr	r0, [pc, #224]	; (800f684 <__mdiff+0x10c>)
 800f5a2:	f000 faf3 	bl	800fb8c <__assert_func>
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f5ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5b0:	bfa4      	itt	ge
 800f5b2:	463b      	movge	r3, r7
 800f5b4:	4627      	movge	r7, r4
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	6879      	ldr	r1, [r7, #4]
 800f5ba:	bfa6      	itte	ge
 800f5bc:	461c      	movge	r4, r3
 800f5be:	2500      	movge	r5, #0
 800f5c0:	2501      	movlt	r5, #1
 800f5c2:	f7ff fd3f 	bl	800f044 <_Balloc>
 800f5c6:	b920      	cbnz	r0, 800f5d2 <__mdiff+0x5a>
 800f5c8:	4b2d      	ldr	r3, [pc, #180]	; (800f680 <__mdiff+0x108>)
 800f5ca:	4602      	mov	r2, r0
 800f5cc:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f5d0:	e7e6      	b.n	800f5a0 <__mdiff+0x28>
 800f5d2:	693e      	ldr	r6, [r7, #16]
 800f5d4:	60c5      	str	r5, [r0, #12]
 800f5d6:	6925      	ldr	r5, [r4, #16]
 800f5d8:	f107 0114 	add.w	r1, r7, #20
 800f5dc:	f104 0914 	add.w	r9, r4, #20
 800f5e0:	f100 0e14 	add.w	lr, r0, #20
 800f5e4:	f107 0210 	add.w	r2, r7, #16
 800f5e8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f5ec:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f5f0:	46f2      	mov	sl, lr
 800f5f2:	2700      	movs	r7, #0
 800f5f4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f5f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f5fc:	fa1f f883 	uxth.w	r8, r3
 800f600:	fa17 f78b 	uxtah	r7, r7, fp
 800f604:	0c1b      	lsrs	r3, r3, #16
 800f606:	eba7 0808 	sub.w	r8, r7, r8
 800f60a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f60e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f612:	fa1f f888 	uxth.w	r8, r8
 800f616:	141f      	asrs	r7, r3, #16
 800f618:	454d      	cmp	r5, r9
 800f61a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f61e:	f84a 3b04 	str.w	r3, [sl], #4
 800f622:	d8e7      	bhi.n	800f5f4 <__mdiff+0x7c>
 800f624:	1b2b      	subs	r3, r5, r4
 800f626:	3b15      	subs	r3, #21
 800f628:	f023 0303 	bic.w	r3, r3, #3
 800f62c:	3304      	adds	r3, #4
 800f62e:	3415      	adds	r4, #21
 800f630:	42a5      	cmp	r5, r4
 800f632:	bf38      	it	cc
 800f634:	2304      	movcc	r3, #4
 800f636:	4419      	add	r1, r3
 800f638:	4473      	add	r3, lr
 800f63a:	469e      	mov	lr, r3
 800f63c:	460d      	mov	r5, r1
 800f63e:	4565      	cmp	r5, ip
 800f640:	d30e      	bcc.n	800f660 <__mdiff+0xe8>
 800f642:	f10c 0203 	add.w	r2, ip, #3
 800f646:	1a52      	subs	r2, r2, r1
 800f648:	f022 0203 	bic.w	r2, r2, #3
 800f64c:	3903      	subs	r1, #3
 800f64e:	458c      	cmp	ip, r1
 800f650:	bf38      	it	cc
 800f652:	2200      	movcc	r2, #0
 800f654:	441a      	add	r2, r3
 800f656:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f65a:	b17b      	cbz	r3, 800f67c <__mdiff+0x104>
 800f65c:	6106      	str	r6, [r0, #16]
 800f65e:	e7a5      	b.n	800f5ac <__mdiff+0x34>
 800f660:	f855 8b04 	ldr.w	r8, [r5], #4
 800f664:	fa17 f488 	uxtah	r4, r7, r8
 800f668:	1422      	asrs	r2, r4, #16
 800f66a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f66e:	b2a4      	uxth	r4, r4
 800f670:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f674:	f84e 4b04 	str.w	r4, [lr], #4
 800f678:	1417      	asrs	r7, r2, #16
 800f67a:	e7e0      	b.n	800f63e <__mdiff+0xc6>
 800f67c:	3e01      	subs	r6, #1
 800f67e:	e7ea      	b.n	800f656 <__mdiff+0xde>
 800f680:	0801ab0f 	.word	0x0801ab0f
 800f684:	0801ab20 	.word	0x0801ab20

0800f688 <__d2b>:
 800f688:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f68c:	4689      	mov	r9, r1
 800f68e:	2101      	movs	r1, #1
 800f690:	ec57 6b10 	vmov	r6, r7, d0
 800f694:	4690      	mov	r8, r2
 800f696:	f7ff fcd5 	bl	800f044 <_Balloc>
 800f69a:	4604      	mov	r4, r0
 800f69c:	b930      	cbnz	r0, 800f6ac <__d2b+0x24>
 800f69e:	4602      	mov	r2, r0
 800f6a0:	4b25      	ldr	r3, [pc, #148]	; (800f738 <__d2b+0xb0>)
 800f6a2:	4826      	ldr	r0, [pc, #152]	; (800f73c <__d2b+0xb4>)
 800f6a4:	f240 310a 	movw	r1, #778	; 0x30a
 800f6a8:	f000 fa70 	bl	800fb8c <__assert_func>
 800f6ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f6b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f6b4:	bb35      	cbnz	r5, 800f704 <__d2b+0x7c>
 800f6b6:	2e00      	cmp	r6, #0
 800f6b8:	9301      	str	r3, [sp, #4]
 800f6ba:	d028      	beq.n	800f70e <__d2b+0x86>
 800f6bc:	4668      	mov	r0, sp
 800f6be:	9600      	str	r6, [sp, #0]
 800f6c0:	f7ff fd8c 	bl	800f1dc <__lo0bits>
 800f6c4:	9900      	ldr	r1, [sp, #0]
 800f6c6:	b300      	cbz	r0, 800f70a <__d2b+0x82>
 800f6c8:	9a01      	ldr	r2, [sp, #4]
 800f6ca:	f1c0 0320 	rsb	r3, r0, #32
 800f6ce:	fa02 f303 	lsl.w	r3, r2, r3
 800f6d2:	430b      	orrs	r3, r1
 800f6d4:	40c2      	lsrs	r2, r0
 800f6d6:	6163      	str	r3, [r4, #20]
 800f6d8:	9201      	str	r2, [sp, #4]
 800f6da:	9b01      	ldr	r3, [sp, #4]
 800f6dc:	61a3      	str	r3, [r4, #24]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	bf14      	ite	ne
 800f6e2:	2202      	movne	r2, #2
 800f6e4:	2201      	moveq	r2, #1
 800f6e6:	6122      	str	r2, [r4, #16]
 800f6e8:	b1d5      	cbz	r5, 800f720 <__d2b+0x98>
 800f6ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f6ee:	4405      	add	r5, r0
 800f6f0:	f8c9 5000 	str.w	r5, [r9]
 800f6f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f6f8:	f8c8 0000 	str.w	r0, [r8]
 800f6fc:	4620      	mov	r0, r4
 800f6fe:	b003      	add	sp, #12
 800f700:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f708:	e7d5      	b.n	800f6b6 <__d2b+0x2e>
 800f70a:	6161      	str	r1, [r4, #20]
 800f70c:	e7e5      	b.n	800f6da <__d2b+0x52>
 800f70e:	a801      	add	r0, sp, #4
 800f710:	f7ff fd64 	bl	800f1dc <__lo0bits>
 800f714:	9b01      	ldr	r3, [sp, #4]
 800f716:	6163      	str	r3, [r4, #20]
 800f718:	2201      	movs	r2, #1
 800f71a:	6122      	str	r2, [r4, #16]
 800f71c:	3020      	adds	r0, #32
 800f71e:	e7e3      	b.n	800f6e8 <__d2b+0x60>
 800f720:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f724:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f728:	f8c9 0000 	str.w	r0, [r9]
 800f72c:	6918      	ldr	r0, [r3, #16]
 800f72e:	f7ff fd35 	bl	800f19c <__hi0bits>
 800f732:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f736:	e7df      	b.n	800f6f8 <__d2b+0x70>
 800f738:	0801ab0f 	.word	0x0801ab0f
 800f73c:	0801ab20 	.word	0x0801ab20

0800f740 <_calloc_r>:
 800f740:	b513      	push	{r0, r1, r4, lr}
 800f742:	434a      	muls	r2, r1
 800f744:	4611      	mov	r1, r2
 800f746:	9201      	str	r2, [sp, #4]
 800f748:	f000 f85a 	bl	800f800 <_malloc_r>
 800f74c:	4604      	mov	r4, r0
 800f74e:	b118      	cbz	r0, 800f758 <_calloc_r+0x18>
 800f750:	9a01      	ldr	r2, [sp, #4]
 800f752:	2100      	movs	r1, #0
 800f754:	f7fe f9e6 	bl	800db24 <memset>
 800f758:	4620      	mov	r0, r4
 800f75a:	b002      	add	sp, #8
 800f75c:	bd10      	pop	{r4, pc}
	...

0800f760 <_free_r>:
 800f760:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f762:	2900      	cmp	r1, #0
 800f764:	d048      	beq.n	800f7f8 <_free_r+0x98>
 800f766:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f76a:	9001      	str	r0, [sp, #4]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	f1a1 0404 	sub.w	r4, r1, #4
 800f772:	bfb8      	it	lt
 800f774:	18e4      	addlt	r4, r4, r3
 800f776:	f000 fa65 	bl	800fc44 <__malloc_lock>
 800f77a:	4a20      	ldr	r2, [pc, #128]	; (800f7fc <_free_r+0x9c>)
 800f77c:	9801      	ldr	r0, [sp, #4]
 800f77e:	6813      	ldr	r3, [r2, #0]
 800f780:	4615      	mov	r5, r2
 800f782:	b933      	cbnz	r3, 800f792 <_free_r+0x32>
 800f784:	6063      	str	r3, [r4, #4]
 800f786:	6014      	str	r4, [r2, #0]
 800f788:	b003      	add	sp, #12
 800f78a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f78e:	f000 ba5f 	b.w	800fc50 <__malloc_unlock>
 800f792:	42a3      	cmp	r3, r4
 800f794:	d90b      	bls.n	800f7ae <_free_r+0x4e>
 800f796:	6821      	ldr	r1, [r4, #0]
 800f798:	1862      	adds	r2, r4, r1
 800f79a:	4293      	cmp	r3, r2
 800f79c:	bf04      	itt	eq
 800f79e:	681a      	ldreq	r2, [r3, #0]
 800f7a0:	685b      	ldreq	r3, [r3, #4]
 800f7a2:	6063      	str	r3, [r4, #4]
 800f7a4:	bf04      	itt	eq
 800f7a6:	1852      	addeq	r2, r2, r1
 800f7a8:	6022      	streq	r2, [r4, #0]
 800f7aa:	602c      	str	r4, [r5, #0]
 800f7ac:	e7ec      	b.n	800f788 <_free_r+0x28>
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	685b      	ldr	r3, [r3, #4]
 800f7b2:	b10b      	cbz	r3, 800f7b8 <_free_r+0x58>
 800f7b4:	42a3      	cmp	r3, r4
 800f7b6:	d9fa      	bls.n	800f7ae <_free_r+0x4e>
 800f7b8:	6811      	ldr	r1, [r2, #0]
 800f7ba:	1855      	adds	r5, r2, r1
 800f7bc:	42a5      	cmp	r5, r4
 800f7be:	d10b      	bne.n	800f7d8 <_free_r+0x78>
 800f7c0:	6824      	ldr	r4, [r4, #0]
 800f7c2:	4421      	add	r1, r4
 800f7c4:	1854      	adds	r4, r2, r1
 800f7c6:	42a3      	cmp	r3, r4
 800f7c8:	6011      	str	r1, [r2, #0]
 800f7ca:	d1dd      	bne.n	800f788 <_free_r+0x28>
 800f7cc:	681c      	ldr	r4, [r3, #0]
 800f7ce:	685b      	ldr	r3, [r3, #4]
 800f7d0:	6053      	str	r3, [r2, #4]
 800f7d2:	4421      	add	r1, r4
 800f7d4:	6011      	str	r1, [r2, #0]
 800f7d6:	e7d7      	b.n	800f788 <_free_r+0x28>
 800f7d8:	d902      	bls.n	800f7e0 <_free_r+0x80>
 800f7da:	230c      	movs	r3, #12
 800f7dc:	6003      	str	r3, [r0, #0]
 800f7de:	e7d3      	b.n	800f788 <_free_r+0x28>
 800f7e0:	6825      	ldr	r5, [r4, #0]
 800f7e2:	1961      	adds	r1, r4, r5
 800f7e4:	428b      	cmp	r3, r1
 800f7e6:	bf04      	itt	eq
 800f7e8:	6819      	ldreq	r1, [r3, #0]
 800f7ea:	685b      	ldreq	r3, [r3, #4]
 800f7ec:	6063      	str	r3, [r4, #4]
 800f7ee:	bf04      	itt	eq
 800f7f0:	1949      	addeq	r1, r1, r5
 800f7f2:	6021      	streq	r1, [r4, #0]
 800f7f4:	6054      	str	r4, [r2, #4]
 800f7f6:	e7c7      	b.n	800f788 <_free_r+0x28>
 800f7f8:	b003      	add	sp, #12
 800f7fa:	bd30      	pop	{r4, r5, pc}
 800f7fc:	2400093c 	.word	0x2400093c

0800f800 <_malloc_r>:
 800f800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f802:	1ccd      	adds	r5, r1, #3
 800f804:	f025 0503 	bic.w	r5, r5, #3
 800f808:	3508      	adds	r5, #8
 800f80a:	2d0c      	cmp	r5, #12
 800f80c:	bf38      	it	cc
 800f80e:	250c      	movcc	r5, #12
 800f810:	2d00      	cmp	r5, #0
 800f812:	4606      	mov	r6, r0
 800f814:	db01      	blt.n	800f81a <_malloc_r+0x1a>
 800f816:	42a9      	cmp	r1, r5
 800f818:	d903      	bls.n	800f822 <_malloc_r+0x22>
 800f81a:	230c      	movs	r3, #12
 800f81c:	6033      	str	r3, [r6, #0]
 800f81e:	2000      	movs	r0, #0
 800f820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f822:	f000 fa0f 	bl	800fc44 <__malloc_lock>
 800f826:	4921      	ldr	r1, [pc, #132]	; (800f8ac <_malloc_r+0xac>)
 800f828:	680a      	ldr	r2, [r1, #0]
 800f82a:	4614      	mov	r4, r2
 800f82c:	b99c      	cbnz	r4, 800f856 <_malloc_r+0x56>
 800f82e:	4f20      	ldr	r7, [pc, #128]	; (800f8b0 <_malloc_r+0xb0>)
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	b923      	cbnz	r3, 800f83e <_malloc_r+0x3e>
 800f834:	4621      	mov	r1, r4
 800f836:	4630      	mov	r0, r6
 800f838:	f000 f998 	bl	800fb6c <_sbrk_r>
 800f83c:	6038      	str	r0, [r7, #0]
 800f83e:	4629      	mov	r1, r5
 800f840:	4630      	mov	r0, r6
 800f842:	f000 f993 	bl	800fb6c <_sbrk_r>
 800f846:	1c43      	adds	r3, r0, #1
 800f848:	d123      	bne.n	800f892 <_malloc_r+0x92>
 800f84a:	230c      	movs	r3, #12
 800f84c:	6033      	str	r3, [r6, #0]
 800f84e:	4630      	mov	r0, r6
 800f850:	f000 f9fe 	bl	800fc50 <__malloc_unlock>
 800f854:	e7e3      	b.n	800f81e <_malloc_r+0x1e>
 800f856:	6823      	ldr	r3, [r4, #0]
 800f858:	1b5b      	subs	r3, r3, r5
 800f85a:	d417      	bmi.n	800f88c <_malloc_r+0x8c>
 800f85c:	2b0b      	cmp	r3, #11
 800f85e:	d903      	bls.n	800f868 <_malloc_r+0x68>
 800f860:	6023      	str	r3, [r4, #0]
 800f862:	441c      	add	r4, r3
 800f864:	6025      	str	r5, [r4, #0]
 800f866:	e004      	b.n	800f872 <_malloc_r+0x72>
 800f868:	6863      	ldr	r3, [r4, #4]
 800f86a:	42a2      	cmp	r2, r4
 800f86c:	bf0c      	ite	eq
 800f86e:	600b      	streq	r3, [r1, #0]
 800f870:	6053      	strne	r3, [r2, #4]
 800f872:	4630      	mov	r0, r6
 800f874:	f000 f9ec 	bl	800fc50 <__malloc_unlock>
 800f878:	f104 000b 	add.w	r0, r4, #11
 800f87c:	1d23      	adds	r3, r4, #4
 800f87e:	f020 0007 	bic.w	r0, r0, #7
 800f882:	1ac2      	subs	r2, r0, r3
 800f884:	d0cc      	beq.n	800f820 <_malloc_r+0x20>
 800f886:	1a1b      	subs	r3, r3, r0
 800f888:	50a3      	str	r3, [r4, r2]
 800f88a:	e7c9      	b.n	800f820 <_malloc_r+0x20>
 800f88c:	4622      	mov	r2, r4
 800f88e:	6864      	ldr	r4, [r4, #4]
 800f890:	e7cc      	b.n	800f82c <_malloc_r+0x2c>
 800f892:	1cc4      	adds	r4, r0, #3
 800f894:	f024 0403 	bic.w	r4, r4, #3
 800f898:	42a0      	cmp	r0, r4
 800f89a:	d0e3      	beq.n	800f864 <_malloc_r+0x64>
 800f89c:	1a21      	subs	r1, r4, r0
 800f89e:	4630      	mov	r0, r6
 800f8a0:	f000 f964 	bl	800fb6c <_sbrk_r>
 800f8a4:	3001      	adds	r0, #1
 800f8a6:	d1dd      	bne.n	800f864 <_malloc_r+0x64>
 800f8a8:	e7cf      	b.n	800f84a <_malloc_r+0x4a>
 800f8aa:	bf00      	nop
 800f8ac:	2400093c 	.word	0x2400093c
 800f8b0:	24000940 	.word	0x24000940

0800f8b4 <__ssputs_r>:
 800f8b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8b8:	688e      	ldr	r6, [r1, #8]
 800f8ba:	429e      	cmp	r6, r3
 800f8bc:	4682      	mov	sl, r0
 800f8be:	460c      	mov	r4, r1
 800f8c0:	4690      	mov	r8, r2
 800f8c2:	461f      	mov	r7, r3
 800f8c4:	d838      	bhi.n	800f938 <__ssputs_r+0x84>
 800f8c6:	898a      	ldrh	r2, [r1, #12]
 800f8c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f8cc:	d032      	beq.n	800f934 <__ssputs_r+0x80>
 800f8ce:	6825      	ldr	r5, [r4, #0]
 800f8d0:	6909      	ldr	r1, [r1, #16]
 800f8d2:	eba5 0901 	sub.w	r9, r5, r1
 800f8d6:	6965      	ldr	r5, [r4, #20]
 800f8d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f8dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f8e0:	3301      	adds	r3, #1
 800f8e2:	444b      	add	r3, r9
 800f8e4:	106d      	asrs	r5, r5, #1
 800f8e6:	429d      	cmp	r5, r3
 800f8e8:	bf38      	it	cc
 800f8ea:	461d      	movcc	r5, r3
 800f8ec:	0553      	lsls	r3, r2, #21
 800f8ee:	d531      	bpl.n	800f954 <__ssputs_r+0xa0>
 800f8f0:	4629      	mov	r1, r5
 800f8f2:	f7ff ff85 	bl	800f800 <_malloc_r>
 800f8f6:	4606      	mov	r6, r0
 800f8f8:	b950      	cbnz	r0, 800f910 <__ssputs_r+0x5c>
 800f8fa:	230c      	movs	r3, #12
 800f8fc:	f8ca 3000 	str.w	r3, [sl]
 800f900:	89a3      	ldrh	r3, [r4, #12]
 800f902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f906:	81a3      	strh	r3, [r4, #12]
 800f908:	f04f 30ff 	mov.w	r0, #4294967295
 800f90c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f910:	6921      	ldr	r1, [r4, #16]
 800f912:	464a      	mov	r2, r9
 800f914:	f7fe f8f8 	bl	800db08 <memcpy>
 800f918:	89a3      	ldrh	r3, [r4, #12]
 800f91a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f91e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f922:	81a3      	strh	r3, [r4, #12]
 800f924:	6126      	str	r6, [r4, #16]
 800f926:	6165      	str	r5, [r4, #20]
 800f928:	444e      	add	r6, r9
 800f92a:	eba5 0509 	sub.w	r5, r5, r9
 800f92e:	6026      	str	r6, [r4, #0]
 800f930:	60a5      	str	r5, [r4, #8]
 800f932:	463e      	mov	r6, r7
 800f934:	42be      	cmp	r6, r7
 800f936:	d900      	bls.n	800f93a <__ssputs_r+0x86>
 800f938:	463e      	mov	r6, r7
 800f93a:	4632      	mov	r2, r6
 800f93c:	6820      	ldr	r0, [r4, #0]
 800f93e:	4641      	mov	r1, r8
 800f940:	f000 f966 	bl	800fc10 <memmove>
 800f944:	68a3      	ldr	r3, [r4, #8]
 800f946:	6822      	ldr	r2, [r4, #0]
 800f948:	1b9b      	subs	r3, r3, r6
 800f94a:	4432      	add	r2, r6
 800f94c:	60a3      	str	r3, [r4, #8]
 800f94e:	6022      	str	r2, [r4, #0]
 800f950:	2000      	movs	r0, #0
 800f952:	e7db      	b.n	800f90c <__ssputs_r+0x58>
 800f954:	462a      	mov	r2, r5
 800f956:	f000 f981 	bl	800fc5c <_realloc_r>
 800f95a:	4606      	mov	r6, r0
 800f95c:	2800      	cmp	r0, #0
 800f95e:	d1e1      	bne.n	800f924 <__ssputs_r+0x70>
 800f960:	6921      	ldr	r1, [r4, #16]
 800f962:	4650      	mov	r0, sl
 800f964:	f7ff fefc 	bl	800f760 <_free_r>
 800f968:	e7c7      	b.n	800f8fa <__ssputs_r+0x46>
	...

0800f96c <_svfiprintf_r>:
 800f96c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f970:	4698      	mov	r8, r3
 800f972:	898b      	ldrh	r3, [r1, #12]
 800f974:	061b      	lsls	r3, r3, #24
 800f976:	b09d      	sub	sp, #116	; 0x74
 800f978:	4607      	mov	r7, r0
 800f97a:	460d      	mov	r5, r1
 800f97c:	4614      	mov	r4, r2
 800f97e:	d50e      	bpl.n	800f99e <_svfiprintf_r+0x32>
 800f980:	690b      	ldr	r3, [r1, #16]
 800f982:	b963      	cbnz	r3, 800f99e <_svfiprintf_r+0x32>
 800f984:	2140      	movs	r1, #64	; 0x40
 800f986:	f7ff ff3b 	bl	800f800 <_malloc_r>
 800f98a:	6028      	str	r0, [r5, #0]
 800f98c:	6128      	str	r0, [r5, #16]
 800f98e:	b920      	cbnz	r0, 800f99a <_svfiprintf_r+0x2e>
 800f990:	230c      	movs	r3, #12
 800f992:	603b      	str	r3, [r7, #0]
 800f994:	f04f 30ff 	mov.w	r0, #4294967295
 800f998:	e0d1      	b.n	800fb3e <_svfiprintf_r+0x1d2>
 800f99a:	2340      	movs	r3, #64	; 0x40
 800f99c:	616b      	str	r3, [r5, #20]
 800f99e:	2300      	movs	r3, #0
 800f9a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f9a2:	2320      	movs	r3, #32
 800f9a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9ac:	2330      	movs	r3, #48	; 0x30
 800f9ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fb58 <_svfiprintf_r+0x1ec>
 800f9b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f9b6:	f04f 0901 	mov.w	r9, #1
 800f9ba:	4623      	mov	r3, r4
 800f9bc:	469a      	mov	sl, r3
 800f9be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9c2:	b10a      	cbz	r2, 800f9c8 <_svfiprintf_r+0x5c>
 800f9c4:	2a25      	cmp	r2, #37	; 0x25
 800f9c6:	d1f9      	bne.n	800f9bc <_svfiprintf_r+0x50>
 800f9c8:	ebba 0b04 	subs.w	fp, sl, r4
 800f9cc:	d00b      	beq.n	800f9e6 <_svfiprintf_r+0x7a>
 800f9ce:	465b      	mov	r3, fp
 800f9d0:	4622      	mov	r2, r4
 800f9d2:	4629      	mov	r1, r5
 800f9d4:	4638      	mov	r0, r7
 800f9d6:	f7ff ff6d 	bl	800f8b4 <__ssputs_r>
 800f9da:	3001      	adds	r0, #1
 800f9dc:	f000 80aa 	beq.w	800fb34 <_svfiprintf_r+0x1c8>
 800f9e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9e2:	445a      	add	r2, fp
 800f9e4:	9209      	str	r2, [sp, #36]	; 0x24
 800f9e6:	f89a 3000 	ldrb.w	r3, [sl]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	f000 80a2 	beq.w	800fb34 <_svfiprintf_r+0x1c8>
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f9f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f9fa:	f10a 0a01 	add.w	sl, sl, #1
 800f9fe:	9304      	str	r3, [sp, #16]
 800fa00:	9307      	str	r3, [sp, #28]
 800fa02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa06:	931a      	str	r3, [sp, #104]	; 0x68
 800fa08:	4654      	mov	r4, sl
 800fa0a:	2205      	movs	r2, #5
 800fa0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa10:	4851      	ldr	r0, [pc, #324]	; (800fb58 <_svfiprintf_r+0x1ec>)
 800fa12:	f7f0 fc6d 	bl	80002f0 <memchr>
 800fa16:	9a04      	ldr	r2, [sp, #16]
 800fa18:	b9d8      	cbnz	r0, 800fa52 <_svfiprintf_r+0xe6>
 800fa1a:	06d0      	lsls	r0, r2, #27
 800fa1c:	bf44      	itt	mi
 800fa1e:	2320      	movmi	r3, #32
 800fa20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa24:	0711      	lsls	r1, r2, #28
 800fa26:	bf44      	itt	mi
 800fa28:	232b      	movmi	r3, #43	; 0x2b
 800fa2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa2e:	f89a 3000 	ldrb.w	r3, [sl]
 800fa32:	2b2a      	cmp	r3, #42	; 0x2a
 800fa34:	d015      	beq.n	800fa62 <_svfiprintf_r+0xf6>
 800fa36:	9a07      	ldr	r2, [sp, #28]
 800fa38:	4654      	mov	r4, sl
 800fa3a:	2000      	movs	r0, #0
 800fa3c:	f04f 0c0a 	mov.w	ip, #10
 800fa40:	4621      	mov	r1, r4
 800fa42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa46:	3b30      	subs	r3, #48	; 0x30
 800fa48:	2b09      	cmp	r3, #9
 800fa4a:	d94e      	bls.n	800faea <_svfiprintf_r+0x17e>
 800fa4c:	b1b0      	cbz	r0, 800fa7c <_svfiprintf_r+0x110>
 800fa4e:	9207      	str	r2, [sp, #28]
 800fa50:	e014      	b.n	800fa7c <_svfiprintf_r+0x110>
 800fa52:	eba0 0308 	sub.w	r3, r0, r8
 800fa56:	fa09 f303 	lsl.w	r3, r9, r3
 800fa5a:	4313      	orrs	r3, r2
 800fa5c:	9304      	str	r3, [sp, #16]
 800fa5e:	46a2      	mov	sl, r4
 800fa60:	e7d2      	b.n	800fa08 <_svfiprintf_r+0x9c>
 800fa62:	9b03      	ldr	r3, [sp, #12]
 800fa64:	1d19      	adds	r1, r3, #4
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	9103      	str	r1, [sp, #12]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	bfbb      	ittet	lt
 800fa6e:	425b      	neglt	r3, r3
 800fa70:	f042 0202 	orrlt.w	r2, r2, #2
 800fa74:	9307      	strge	r3, [sp, #28]
 800fa76:	9307      	strlt	r3, [sp, #28]
 800fa78:	bfb8      	it	lt
 800fa7a:	9204      	strlt	r2, [sp, #16]
 800fa7c:	7823      	ldrb	r3, [r4, #0]
 800fa7e:	2b2e      	cmp	r3, #46	; 0x2e
 800fa80:	d10c      	bne.n	800fa9c <_svfiprintf_r+0x130>
 800fa82:	7863      	ldrb	r3, [r4, #1]
 800fa84:	2b2a      	cmp	r3, #42	; 0x2a
 800fa86:	d135      	bne.n	800faf4 <_svfiprintf_r+0x188>
 800fa88:	9b03      	ldr	r3, [sp, #12]
 800fa8a:	1d1a      	adds	r2, r3, #4
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	9203      	str	r2, [sp, #12]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	bfb8      	it	lt
 800fa94:	f04f 33ff 	movlt.w	r3, #4294967295
 800fa98:	3402      	adds	r4, #2
 800fa9a:	9305      	str	r3, [sp, #20]
 800fa9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fb68 <_svfiprintf_r+0x1fc>
 800faa0:	7821      	ldrb	r1, [r4, #0]
 800faa2:	2203      	movs	r2, #3
 800faa4:	4650      	mov	r0, sl
 800faa6:	f7f0 fc23 	bl	80002f0 <memchr>
 800faaa:	b140      	cbz	r0, 800fabe <_svfiprintf_r+0x152>
 800faac:	2340      	movs	r3, #64	; 0x40
 800faae:	eba0 000a 	sub.w	r0, r0, sl
 800fab2:	fa03 f000 	lsl.w	r0, r3, r0
 800fab6:	9b04      	ldr	r3, [sp, #16]
 800fab8:	4303      	orrs	r3, r0
 800faba:	3401      	adds	r4, #1
 800fabc:	9304      	str	r3, [sp, #16]
 800fabe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fac2:	4826      	ldr	r0, [pc, #152]	; (800fb5c <_svfiprintf_r+0x1f0>)
 800fac4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fac8:	2206      	movs	r2, #6
 800faca:	f7f0 fc11 	bl	80002f0 <memchr>
 800face:	2800      	cmp	r0, #0
 800fad0:	d038      	beq.n	800fb44 <_svfiprintf_r+0x1d8>
 800fad2:	4b23      	ldr	r3, [pc, #140]	; (800fb60 <_svfiprintf_r+0x1f4>)
 800fad4:	bb1b      	cbnz	r3, 800fb1e <_svfiprintf_r+0x1b2>
 800fad6:	9b03      	ldr	r3, [sp, #12]
 800fad8:	3307      	adds	r3, #7
 800fada:	f023 0307 	bic.w	r3, r3, #7
 800fade:	3308      	adds	r3, #8
 800fae0:	9303      	str	r3, [sp, #12]
 800fae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fae4:	4433      	add	r3, r6
 800fae6:	9309      	str	r3, [sp, #36]	; 0x24
 800fae8:	e767      	b.n	800f9ba <_svfiprintf_r+0x4e>
 800faea:	fb0c 3202 	mla	r2, ip, r2, r3
 800faee:	460c      	mov	r4, r1
 800faf0:	2001      	movs	r0, #1
 800faf2:	e7a5      	b.n	800fa40 <_svfiprintf_r+0xd4>
 800faf4:	2300      	movs	r3, #0
 800faf6:	3401      	adds	r4, #1
 800faf8:	9305      	str	r3, [sp, #20]
 800fafa:	4619      	mov	r1, r3
 800fafc:	f04f 0c0a 	mov.w	ip, #10
 800fb00:	4620      	mov	r0, r4
 800fb02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb06:	3a30      	subs	r2, #48	; 0x30
 800fb08:	2a09      	cmp	r2, #9
 800fb0a:	d903      	bls.n	800fb14 <_svfiprintf_r+0x1a8>
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d0c5      	beq.n	800fa9c <_svfiprintf_r+0x130>
 800fb10:	9105      	str	r1, [sp, #20]
 800fb12:	e7c3      	b.n	800fa9c <_svfiprintf_r+0x130>
 800fb14:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb18:	4604      	mov	r4, r0
 800fb1a:	2301      	movs	r3, #1
 800fb1c:	e7f0      	b.n	800fb00 <_svfiprintf_r+0x194>
 800fb1e:	ab03      	add	r3, sp, #12
 800fb20:	9300      	str	r3, [sp, #0]
 800fb22:	462a      	mov	r2, r5
 800fb24:	4b0f      	ldr	r3, [pc, #60]	; (800fb64 <_svfiprintf_r+0x1f8>)
 800fb26:	a904      	add	r1, sp, #16
 800fb28:	4638      	mov	r0, r7
 800fb2a:	f7fe f895 	bl	800dc58 <_printf_float>
 800fb2e:	1c42      	adds	r2, r0, #1
 800fb30:	4606      	mov	r6, r0
 800fb32:	d1d6      	bne.n	800fae2 <_svfiprintf_r+0x176>
 800fb34:	89ab      	ldrh	r3, [r5, #12]
 800fb36:	065b      	lsls	r3, r3, #25
 800fb38:	f53f af2c 	bmi.w	800f994 <_svfiprintf_r+0x28>
 800fb3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb3e:	b01d      	add	sp, #116	; 0x74
 800fb40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb44:	ab03      	add	r3, sp, #12
 800fb46:	9300      	str	r3, [sp, #0]
 800fb48:	462a      	mov	r2, r5
 800fb4a:	4b06      	ldr	r3, [pc, #24]	; (800fb64 <_svfiprintf_r+0x1f8>)
 800fb4c:	a904      	add	r1, sp, #16
 800fb4e:	4638      	mov	r0, r7
 800fb50:	f7fe fb0e 	bl	800e170 <_printf_i>
 800fb54:	e7eb      	b.n	800fb2e <_svfiprintf_r+0x1c2>
 800fb56:	bf00      	nop
 800fb58:	0801ac7c 	.word	0x0801ac7c
 800fb5c:	0801ac86 	.word	0x0801ac86
 800fb60:	0800dc59 	.word	0x0800dc59
 800fb64:	0800f8b5 	.word	0x0800f8b5
 800fb68:	0801ac82 	.word	0x0801ac82

0800fb6c <_sbrk_r>:
 800fb6c:	b538      	push	{r3, r4, r5, lr}
 800fb6e:	4d06      	ldr	r5, [pc, #24]	; (800fb88 <_sbrk_r+0x1c>)
 800fb70:	2300      	movs	r3, #0
 800fb72:	4604      	mov	r4, r0
 800fb74:	4608      	mov	r0, r1
 800fb76:	602b      	str	r3, [r5, #0]
 800fb78:	f7f3 fee2 	bl	8003940 <_sbrk>
 800fb7c:	1c43      	adds	r3, r0, #1
 800fb7e:	d102      	bne.n	800fb86 <_sbrk_r+0x1a>
 800fb80:	682b      	ldr	r3, [r5, #0]
 800fb82:	b103      	cbz	r3, 800fb86 <_sbrk_r+0x1a>
 800fb84:	6023      	str	r3, [r4, #0]
 800fb86:	bd38      	pop	{r3, r4, r5, pc}
 800fb88:	24010020 	.word	0x24010020

0800fb8c <__assert_func>:
 800fb8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb8e:	4614      	mov	r4, r2
 800fb90:	461a      	mov	r2, r3
 800fb92:	4b09      	ldr	r3, [pc, #36]	; (800fbb8 <__assert_func+0x2c>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	4605      	mov	r5, r0
 800fb98:	68d8      	ldr	r0, [r3, #12]
 800fb9a:	b14c      	cbz	r4, 800fbb0 <__assert_func+0x24>
 800fb9c:	4b07      	ldr	r3, [pc, #28]	; (800fbbc <__assert_func+0x30>)
 800fb9e:	9100      	str	r1, [sp, #0]
 800fba0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fba4:	4906      	ldr	r1, [pc, #24]	; (800fbc0 <__assert_func+0x34>)
 800fba6:	462b      	mov	r3, r5
 800fba8:	f000 f80e 	bl	800fbc8 <fiprintf>
 800fbac:	f000 faa4 	bl	80100f8 <abort>
 800fbb0:	4b04      	ldr	r3, [pc, #16]	; (800fbc4 <__assert_func+0x38>)
 800fbb2:	461c      	mov	r4, r3
 800fbb4:	e7f3      	b.n	800fb9e <__assert_func+0x12>
 800fbb6:	bf00      	nop
 800fbb8:	2400040c 	.word	0x2400040c
 800fbbc:	0801ac8d 	.word	0x0801ac8d
 800fbc0:	0801ac9a 	.word	0x0801ac9a
 800fbc4:	0801acc8 	.word	0x0801acc8

0800fbc8 <fiprintf>:
 800fbc8:	b40e      	push	{r1, r2, r3}
 800fbca:	b503      	push	{r0, r1, lr}
 800fbcc:	4601      	mov	r1, r0
 800fbce:	ab03      	add	r3, sp, #12
 800fbd0:	4805      	ldr	r0, [pc, #20]	; (800fbe8 <fiprintf+0x20>)
 800fbd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbd6:	6800      	ldr	r0, [r0, #0]
 800fbd8:	9301      	str	r3, [sp, #4]
 800fbda:	f000 f88f 	bl	800fcfc <_vfiprintf_r>
 800fbde:	b002      	add	sp, #8
 800fbe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fbe4:	b003      	add	sp, #12
 800fbe6:	4770      	bx	lr
 800fbe8:	2400040c 	.word	0x2400040c

0800fbec <__ascii_mbtowc>:
 800fbec:	b082      	sub	sp, #8
 800fbee:	b901      	cbnz	r1, 800fbf2 <__ascii_mbtowc+0x6>
 800fbf0:	a901      	add	r1, sp, #4
 800fbf2:	b142      	cbz	r2, 800fc06 <__ascii_mbtowc+0x1a>
 800fbf4:	b14b      	cbz	r3, 800fc0a <__ascii_mbtowc+0x1e>
 800fbf6:	7813      	ldrb	r3, [r2, #0]
 800fbf8:	600b      	str	r3, [r1, #0]
 800fbfa:	7812      	ldrb	r2, [r2, #0]
 800fbfc:	1e10      	subs	r0, r2, #0
 800fbfe:	bf18      	it	ne
 800fc00:	2001      	movne	r0, #1
 800fc02:	b002      	add	sp, #8
 800fc04:	4770      	bx	lr
 800fc06:	4610      	mov	r0, r2
 800fc08:	e7fb      	b.n	800fc02 <__ascii_mbtowc+0x16>
 800fc0a:	f06f 0001 	mvn.w	r0, #1
 800fc0e:	e7f8      	b.n	800fc02 <__ascii_mbtowc+0x16>

0800fc10 <memmove>:
 800fc10:	4288      	cmp	r0, r1
 800fc12:	b510      	push	{r4, lr}
 800fc14:	eb01 0402 	add.w	r4, r1, r2
 800fc18:	d902      	bls.n	800fc20 <memmove+0x10>
 800fc1a:	4284      	cmp	r4, r0
 800fc1c:	4623      	mov	r3, r4
 800fc1e:	d807      	bhi.n	800fc30 <memmove+0x20>
 800fc20:	1e43      	subs	r3, r0, #1
 800fc22:	42a1      	cmp	r1, r4
 800fc24:	d008      	beq.n	800fc38 <memmove+0x28>
 800fc26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fc2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fc2e:	e7f8      	b.n	800fc22 <memmove+0x12>
 800fc30:	4402      	add	r2, r0
 800fc32:	4601      	mov	r1, r0
 800fc34:	428a      	cmp	r2, r1
 800fc36:	d100      	bne.n	800fc3a <memmove+0x2a>
 800fc38:	bd10      	pop	{r4, pc}
 800fc3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fc3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fc42:	e7f7      	b.n	800fc34 <memmove+0x24>

0800fc44 <__malloc_lock>:
 800fc44:	4801      	ldr	r0, [pc, #4]	; (800fc4c <__malloc_lock+0x8>)
 800fc46:	f000 bc17 	b.w	8010478 <__retarget_lock_acquire_recursive>
 800fc4a:	bf00      	nop
 800fc4c:	24010028 	.word	0x24010028

0800fc50 <__malloc_unlock>:
 800fc50:	4801      	ldr	r0, [pc, #4]	; (800fc58 <__malloc_unlock+0x8>)
 800fc52:	f000 bc12 	b.w	801047a <__retarget_lock_release_recursive>
 800fc56:	bf00      	nop
 800fc58:	24010028 	.word	0x24010028

0800fc5c <_realloc_r>:
 800fc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc5e:	4607      	mov	r7, r0
 800fc60:	4614      	mov	r4, r2
 800fc62:	460e      	mov	r6, r1
 800fc64:	b921      	cbnz	r1, 800fc70 <_realloc_r+0x14>
 800fc66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fc6a:	4611      	mov	r1, r2
 800fc6c:	f7ff bdc8 	b.w	800f800 <_malloc_r>
 800fc70:	b922      	cbnz	r2, 800fc7c <_realloc_r+0x20>
 800fc72:	f7ff fd75 	bl	800f760 <_free_r>
 800fc76:	4625      	mov	r5, r4
 800fc78:	4628      	mov	r0, r5
 800fc7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc7c:	f000 fc62 	bl	8010544 <_malloc_usable_size_r>
 800fc80:	42a0      	cmp	r0, r4
 800fc82:	d20f      	bcs.n	800fca4 <_realloc_r+0x48>
 800fc84:	4621      	mov	r1, r4
 800fc86:	4638      	mov	r0, r7
 800fc88:	f7ff fdba 	bl	800f800 <_malloc_r>
 800fc8c:	4605      	mov	r5, r0
 800fc8e:	2800      	cmp	r0, #0
 800fc90:	d0f2      	beq.n	800fc78 <_realloc_r+0x1c>
 800fc92:	4631      	mov	r1, r6
 800fc94:	4622      	mov	r2, r4
 800fc96:	f7fd ff37 	bl	800db08 <memcpy>
 800fc9a:	4631      	mov	r1, r6
 800fc9c:	4638      	mov	r0, r7
 800fc9e:	f7ff fd5f 	bl	800f760 <_free_r>
 800fca2:	e7e9      	b.n	800fc78 <_realloc_r+0x1c>
 800fca4:	4635      	mov	r5, r6
 800fca6:	e7e7      	b.n	800fc78 <_realloc_r+0x1c>

0800fca8 <__sfputc_r>:
 800fca8:	6893      	ldr	r3, [r2, #8]
 800fcaa:	3b01      	subs	r3, #1
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	b410      	push	{r4}
 800fcb0:	6093      	str	r3, [r2, #8]
 800fcb2:	da08      	bge.n	800fcc6 <__sfputc_r+0x1e>
 800fcb4:	6994      	ldr	r4, [r2, #24]
 800fcb6:	42a3      	cmp	r3, r4
 800fcb8:	db01      	blt.n	800fcbe <__sfputc_r+0x16>
 800fcba:	290a      	cmp	r1, #10
 800fcbc:	d103      	bne.n	800fcc6 <__sfputc_r+0x1e>
 800fcbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcc2:	f000 b94b 	b.w	800ff5c <__swbuf_r>
 800fcc6:	6813      	ldr	r3, [r2, #0]
 800fcc8:	1c58      	adds	r0, r3, #1
 800fcca:	6010      	str	r0, [r2, #0]
 800fccc:	7019      	strb	r1, [r3, #0]
 800fcce:	4608      	mov	r0, r1
 800fcd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcd4:	4770      	bx	lr

0800fcd6 <__sfputs_r>:
 800fcd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcd8:	4606      	mov	r6, r0
 800fcda:	460f      	mov	r7, r1
 800fcdc:	4614      	mov	r4, r2
 800fcde:	18d5      	adds	r5, r2, r3
 800fce0:	42ac      	cmp	r4, r5
 800fce2:	d101      	bne.n	800fce8 <__sfputs_r+0x12>
 800fce4:	2000      	movs	r0, #0
 800fce6:	e007      	b.n	800fcf8 <__sfputs_r+0x22>
 800fce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcec:	463a      	mov	r2, r7
 800fcee:	4630      	mov	r0, r6
 800fcf0:	f7ff ffda 	bl	800fca8 <__sfputc_r>
 800fcf4:	1c43      	adds	r3, r0, #1
 800fcf6:	d1f3      	bne.n	800fce0 <__sfputs_r+0xa>
 800fcf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fcfc <_vfiprintf_r>:
 800fcfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd00:	460d      	mov	r5, r1
 800fd02:	b09d      	sub	sp, #116	; 0x74
 800fd04:	4614      	mov	r4, r2
 800fd06:	4698      	mov	r8, r3
 800fd08:	4606      	mov	r6, r0
 800fd0a:	b118      	cbz	r0, 800fd14 <_vfiprintf_r+0x18>
 800fd0c:	6983      	ldr	r3, [r0, #24]
 800fd0e:	b90b      	cbnz	r3, 800fd14 <_vfiprintf_r+0x18>
 800fd10:	f000 fb14 	bl	801033c <__sinit>
 800fd14:	4b89      	ldr	r3, [pc, #548]	; (800ff3c <_vfiprintf_r+0x240>)
 800fd16:	429d      	cmp	r5, r3
 800fd18:	d11b      	bne.n	800fd52 <_vfiprintf_r+0x56>
 800fd1a:	6875      	ldr	r5, [r6, #4]
 800fd1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd1e:	07d9      	lsls	r1, r3, #31
 800fd20:	d405      	bmi.n	800fd2e <_vfiprintf_r+0x32>
 800fd22:	89ab      	ldrh	r3, [r5, #12]
 800fd24:	059a      	lsls	r2, r3, #22
 800fd26:	d402      	bmi.n	800fd2e <_vfiprintf_r+0x32>
 800fd28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd2a:	f000 fba5 	bl	8010478 <__retarget_lock_acquire_recursive>
 800fd2e:	89ab      	ldrh	r3, [r5, #12]
 800fd30:	071b      	lsls	r3, r3, #28
 800fd32:	d501      	bpl.n	800fd38 <_vfiprintf_r+0x3c>
 800fd34:	692b      	ldr	r3, [r5, #16]
 800fd36:	b9eb      	cbnz	r3, 800fd74 <_vfiprintf_r+0x78>
 800fd38:	4629      	mov	r1, r5
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	f000 f96e 	bl	801001c <__swsetup_r>
 800fd40:	b1c0      	cbz	r0, 800fd74 <_vfiprintf_r+0x78>
 800fd42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd44:	07dc      	lsls	r4, r3, #31
 800fd46:	d50e      	bpl.n	800fd66 <_vfiprintf_r+0x6a>
 800fd48:	f04f 30ff 	mov.w	r0, #4294967295
 800fd4c:	b01d      	add	sp, #116	; 0x74
 800fd4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd52:	4b7b      	ldr	r3, [pc, #492]	; (800ff40 <_vfiprintf_r+0x244>)
 800fd54:	429d      	cmp	r5, r3
 800fd56:	d101      	bne.n	800fd5c <_vfiprintf_r+0x60>
 800fd58:	68b5      	ldr	r5, [r6, #8]
 800fd5a:	e7df      	b.n	800fd1c <_vfiprintf_r+0x20>
 800fd5c:	4b79      	ldr	r3, [pc, #484]	; (800ff44 <_vfiprintf_r+0x248>)
 800fd5e:	429d      	cmp	r5, r3
 800fd60:	bf08      	it	eq
 800fd62:	68f5      	ldreq	r5, [r6, #12]
 800fd64:	e7da      	b.n	800fd1c <_vfiprintf_r+0x20>
 800fd66:	89ab      	ldrh	r3, [r5, #12]
 800fd68:	0598      	lsls	r0, r3, #22
 800fd6a:	d4ed      	bmi.n	800fd48 <_vfiprintf_r+0x4c>
 800fd6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd6e:	f000 fb84 	bl	801047a <__retarget_lock_release_recursive>
 800fd72:	e7e9      	b.n	800fd48 <_vfiprintf_r+0x4c>
 800fd74:	2300      	movs	r3, #0
 800fd76:	9309      	str	r3, [sp, #36]	; 0x24
 800fd78:	2320      	movs	r3, #32
 800fd7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd82:	2330      	movs	r3, #48	; 0x30
 800fd84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ff48 <_vfiprintf_r+0x24c>
 800fd88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd8c:	f04f 0901 	mov.w	r9, #1
 800fd90:	4623      	mov	r3, r4
 800fd92:	469a      	mov	sl, r3
 800fd94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd98:	b10a      	cbz	r2, 800fd9e <_vfiprintf_r+0xa2>
 800fd9a:	2a25      	cmp	r2, #37	; 0x25
 800fd9c:	d1f9      	bne.n	800fd92 <_vfiprintf_r+0x96>
 800fd9e:	ebba 0b04 	subs.w	fp, sl, r4
 800fda2:	d00b      	beq.n	800fdbc <_vfiprintf_r+0xc0>
 800fda4:	465b      	mov	r3, fp
 800fda6:	4622      	mov	r2, r4
 800fda8:	4629      	mov	r1, r5
 800fdaa:	4630      	mov	r0, r6
 800fdac:	f7ff ff93 	bl	800fcd6 <__sfputs_r>
 800fdb0:	3001      	adds	r0, #1
 800fdb2:	f000 80aa 	beq.w	800ff0a <_vfiprintf_r+0x20e>
 800fdb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fdb8:	445a      	add	r2, fp
 800fdba:	9209      	str	r2, [sp, #36]	; 0x24
 800fdbc:	f89a 3000 	ldrb.w	r3, [sl]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	f000 80a2 	beq.w	800ff0a <_vfiprintf_r+0x20e>
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	f04f 32ff 	mov.w	r2, #4294967295
 800fdcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdd0:	f10a 0a01 	add.w	sl, sl, #1
 800fdd4:	9304      	str	r3, [sp, #16]
 800fdd6:	9307      	str	r3, [sp, #28]
 800fdd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fddc:	931a      	str	r3, [sp, #104]	; 0x68
 800fdde:	4654      	mov	r4, sl
 800fde0:	2205      	movs	r2, #5
 800fde2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fde6:	4858      	ldr	r0, [pc, #352]	; (800ff48 <_vfiprintf_r+0x24c>)
 800fde8:	f7f0 fa82 	bl	80002f0 <memchr>
 800fdec:	9a04      	ldr	r2, [sp, #16]
 800fdee:	b9d8      	cbnz	r0, 800fe28 <_vfiprintf_r+0x12c>
 800fdf0:	06d1      	lsls	r1, r2, #27
 800fdf2:	bf44      	itt	mi
 800fdf4:	2320      	movmi	r3, #32
 800fdf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdfa:	0713      	lsls	r3, r2, #28
 800fdfc:	bf44      	itt	mi
 800fdfe:	232b      	movmi	r3, #43	; 0x2b
 800fe00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fe04:	f89a 3000 	ldrb.w	r3, [sl]
 800fe08:	2b2a      	cmp	r3, #42	; 0x2a
 800fe0a:	d015      	beq.n	800fe38 <_vfiprintf_r+0x13c>
 800fe0c:	9a07      	ldr	r2, [sp, #28]
 800fe0e:	4654      	mov	r4, sl
 800fe10:	2000      	movs	r0, #0
 800fe12:	f04f 0c0a 	mov.w	ip, #10
 800fe16:	4621      	mov	r1, r4
 800fe18:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe1c:	3b30      	subs	r3, #48	; 0x30
 800fe1e:	2b09      	cmp	r3, #9
 800fe20:	d94e      	bls.n	800fec0 <_vfiprintf_r+0x1c4>
 800fe22:	b1b0      	cbz	r0, 800fe52 <_vfiprintf_r+0x156>
 800fe24:	9207      	str	r2, [sp, #28]
 800fe26:	e014      	b.n	800fe52 <_vfiprintf_r+0x156>
 800fe28:	eba0 0308 	sub.w	r3, r0, r8
 800fe2c:	fa09 f303 	lsl.w	r3, r9, r3
 800fe30:	4313      	orrs	r3, r2
 800fe32:	9304      	str	r3, [sp, #16]
 800fe34:	46a2      	mov	sl, r4
 800fe36:	e7d2      	b.n	800fdde <_vfiprintf_r+0xe2>
 800fe38:	9b03      	ldr	r3, [sp, #12]
 800fe3a:	1d19      	adds	r1, r3, #4
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	9103      	str	r1, [sp, #12]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	bfbb      	ittet	lt
 800fe44:	425b      	neglt	r3, r3
 800fe46:	f042 0202 	orrlt.w	r2, r2, #2
 800fe4a:	9307      	strge	r3, [sp, #28]
 800fe4c:	9307      	strlt	r3, [sp, #28]
 800fe4e:	bfb8      	it	lt
 800fe50:	9204      	strlt	r2, [sp, #16]
 800fe52:	7823      	ldrb	r3, [r4, #0]
 800fe54:	2b2e      	cmp	r3, #46	; 0x2e
 800fe56:	d10c      	bne.n	800fe72 <_vfiprintf_r+0x176>
 800fe58:	7863      	ldrb	r3, [r4, #1]
 800fe5a:	2b2a      	cmp	r3, #42	; 0x2a
 800fe5c:	d135      	bne.n	800feca <_vfiprintf_r+0x1ce>
 800fe5e:	9b03      	ldr	r3, [sp, #12]
 800fe60:	1d1a      	adds	r2, r3, #4
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	9203      	str	r2, [sp, #12]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	bfb8      	it	lt
 800fe6a:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe6e:	3402      	adds	r4, #2
 800fe70:	9305      	str	r3, [sp, #20]
 800fe72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ff58 <_vfiprintf_r+0x25c>
 800fe76:	7821      	ldrb	r1, [r4, #0]
 800fe78:	2203      	movs	r2, #3
 800fe7a:	4650      	mov	r0, sl
 800fe7c:	f7f0 fa38 	bl	80002f0 <memchr>
 800fe80:	b140      	cbz	r0, 800fe94 <_vfiprintf_r+0x198>
 800fe82:	2340      	movs	r3, #64	; 0x40
 800fe84:	eba0 000a 	sub.w	r0, r0, sl
 800fe88:	fa03 f000 	lsl.w	r0, r3, r0
 800fe8c:	9b04      	ldr	r3, [sp, #16]
 800fe8e:	4303      	orrs	r3, r0
 800fe90:	3401      	adds	r4, #1
 800fe92:	9304      	str	r3, [sp, #16]
 800fe94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe98:	482c      	ldr	r0, [pc, #176]	; (800ff4c <_vfiprintf_r+0x250>)
 800fe9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe9e:	2206      	movs	r2, #6
 800fea0:	f7f0 fa26 	bl	80002f0 <memchr>
 800fea4:	2800      	cmp	r0, #0
 800fea6:	d03f      	beq.n	800ff28 <_vfiprintf_r+0x22c>
 800fea8:	4b29      	ldr	r3, [pc, #164]	; (800ff50 <_vfiprintf_r+0x254>)
 800feaa:	bb1b      	cbnz	r3, 800fef4 <_vfiprintf_r+0x1f8>
 800feac:	9b03      	ldr	r3, [sp, #12]
 800feae:	3307      	adds	r3, #7
 800feb0:	f023 0307 	bic.w	r3, r3, #7
 800feb4:	3308      	adds	r3, #8
 800feb6:	9303      	str	r3, [sp, #12]
 800feb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feba:	443b      	add	r3, r7
 800febc:	9309      	str	r3, [sp, #36]	; 0x24
 800febe:	e767      	b.n	800fd90 <_vfiprintf_r+0x94>
 800fec0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fec4:	460c      	mov	r4, r1
 800fec6:	2001      	movs	r0, #1
 800fec8:	e7a5      	b.n	800fe16 <_vfiprintf_r+0x11a>
 800feca:	2300      	movs	r3, #0
 800fecc:	3401      	adds	r4, #1
 800fece:	9305      	str	r3, [sp, #20]
 800fed0:	4619      	mov	r1, r3
 800fed2:	f04f 0c0a 	mov.w	ip, #10
 800fed6:	4620      	mov	r0, r4
 800fed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fedc:	3a30      	subs	r2, #48	; 0x30
 800fede:	2a09      	cmp	r2, #9
 800fee0:	d903      	bls.n	800feea <_vfiprintf_r+0x1ee>
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d0c5      	beq.n	800fe72 <_vfiprintf_r+0x176>
 800fee6:	9105      	str	r1, [sp, #20]
 800fee8:	e7c3      	b.n	800fe72 <_vfiprintf_r+0x176>
 800feea:	fb0c 2101 	mla	r1, ip, r1, r2
 800feee:	4604      	mov	r4, r0
 800fef0:	2301      	movs	r3, #1
 800fef2:	e7f0      	b.n	800fed6 <_vfiprintf_r+0x1da>
 800fef4:	ab03      	add	r3, sp, #12
 800fef6:	9300      	str	r3, [sp, #0]
 800fef8:	462a      	mov	r2, r5
 800fefa:	4b16      	ldr	r3, [pc, #88]	; (800ff54 <_vfiprintf_r+0x258>)
 800fefc:	a904      	add	r1, sp, #16
 800fefe:	4630      	mov	r0, r6
 800ff00:	f7fd feaa 	bl	800dc58 <_printf_float>
 800ff04:	4607      	mov	r7, r0
 800ff06:	1c78      	adds	r0, r7, #1
 800ff08:	d1d6      	bne.n	800feb8 <_vfiprintf_r+0x1bc>
 800ff0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff0c:	07d9      	lsls	r1, r3, #31
 800ff0e:	d405      	bmi.n	800ff1c <_vfiprintf_r+0x220>
 800ff10:	89ab      	ldrh	r3, [r5, #12]
 800ff12:	059a      	lsls	r2, r3, #22
 800ff14:	d402      	bmi.n	800ff1c <_vfiprintf_r+0x220>
 800ff16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff18:	f000 faaf 	bl	801047a <__retarget_lock_release_recursive>
 800ff1c:	89ab      	ldrh	r3, [r5, #12]
 800ff1e:	065b      	lsls	r3, r3, #25
 800ff20:	f53f af12 	bmi.w	800fd48 <_vfiprintf_r+0x4c>
 800ff24:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ff26:	e711      	b.n	800fd4c <_vfiprintf_r+0x50>
 800ff28:	ab03      	add	r3, sp, #12
 800ff2a:	9300      	str	r3, [sp, #0]
 800ff2c:	462a      	mov	r2, r5
 800ff2e:	4b09      	ldr	r3, [pc, #36]	; (800ff54 <_vfiprintf_r+0x258>)
 800ff30:	a904      	add	r1, sp, #16
 800ff32:	4630      	mov	r0, r6
 800ff34:	f7fe f91c 	bl	800e170 <_printf_i>
 800ff38:	e7e4      	b.n	800ff04 <_vfiprintf_r+0x208>
 800ff3a:	bf00      	nop
 800ff3c:	0801adf4 	.word	0x0801adf4
 800ff40:	0801ae14 	.word	0x0801ae14
 800ff44:	0801add4 	.word	0x0801add4
 800ff48:	0801ac7c 	.word	0x0801ac7c
 800ff4c:	0801ac86 	.word	0x0801ac86
 800ff50:	0800dc59 	.word	0x0800dc59
 800ff54:	0800fcd7 	.word	0x0800fcd7
 800ff58:	0801ac82 	.word	0x0801ac82

0800ff5c <__swbuf_r>:
 800ff5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff5e:	460e      	mov	r6, r1
 800ff60:	4614      	mov	r4, r2
 800ff62:	4605      	mov	r5, r0
 800ff64:	b118      	cbz	r0, 800ff6e <__swbuf_r+0x12>
 800ff66:	6983      	ldr	r3, [r0, #24]
 800ff68:	b90b      	cbnz	r3, 800ff6e <__swbuf_r+0x12>
 800ff6a:	f000 f9e7 	bl	801033c <__sinit>
 800ff6e:	4b21      	ldr	r3, [pc, #132]	; (800fff4 <__swbuf_r+0x98>)
 800ff70:	429c      	cmp	r4, r3
 800ff72:	d12b      	bne.n	800ffcc <__swbuf_r+0x70>
 800ff74:	686c      	ldr	r4, [r5, #4]
 800ff76:	69a3      	ldr	r3, [r4, #24]
 800ff78:	60a3      	str	r3, [r4, #8]
 800ff7a:	89a3      	ldrh	r3, [r4, #12]
 800ff7c:	071a      	lsls	r2, r3, #28
 800ff7e:	d52f      	bpl.n	800ffe0 <__swbuf_r+0x84>
 800ff80:	6923      	ldr	r3, [r4, #16]
 800ff82:	b36b      	cbz	r3, 800ffe0 <__swbuf_r+0x84>
 800ff84:	6923      	ldr	r3, [r4, #16]
 800ff86:	6820      	ldr	r0, [r4, #0]
 800ff88:	1ac0      	subs	r0, r0, r3
 800ff8a:	6963      	ldr	r3, [r4, #20]
 800ff8c:	b2f6      	uxtb	r6, r6
 800ff8e:	4283      	cmp	r3, r0
 800ff90:	4637      	mov	r7, r6
 800ff92:	dc04      	bgt.n	800ff9e <__swbuf_r+0x42>
 800ff94:	4621      	mov	r1, r4
 800ff96:	4628      	mov	r0, r5
 800ff98:	f000 f93c 	bl	8010214 <_fflush_r>
 800ff9c:	bb30      	cbnz	r0, 800ffec <__swbuf_r+0x90>
 800ff9e:	68a3      	ldr	r3, [r4, #8]
 800ffa0:	3b01      	subs	r3, #1
 800ffa2:	60a3      	str	r3, [r4, #8]
 800ffa4:	6823      	ldr	r3, [r4, #0]
 800ffa6:	1c5a      	adds	r2, r3, #1
 800ffa8:	6022      	str	r2, [r4, #0]
 800ffaa:	701e      	strb	r6, [r3, #0]
 800ffac:	6963      	ldr	r3, [r4, #20]
 800ffae:	3001      	adds	r0, #1
 800ffb0:	4283      	cmp	r3, r0
 800ffb2:	d004      	beq.n	800ffbe <__swbuf_r+0x62>
 800ffb4:	89a3      	ldrh	r3, [r4, #12]
 800ffb6:	07db      	lsls	r3, r3, #31
 800ffb8:	d506      	bpl.n	800ffc8 <__swbuf_r+0x6c>
 800ffba:	2e0a      	cmp	r6, #10
 800ffbc:	d104      	bne.n	800ffc8 <__swbuf_r+0x6c>
 800ffbe:	4621      	mov	r1, r4
 800ffc0:	4628      	mov	r0, r5
 800ffc2:	f000 f927 	bl	8010214 <_fflush_r>
 800ffc6:	b988      	cbnz	r0, 800ffec <__swbuf_r+0x90>
 800ffc8:	4638      	mov	r0, r7
 800ffca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffcc:	4b0a      	ldr	r3, [pc, #40]	; (800fff8 <__swbuf_r+0x9c>)
 800ffce:	429c      	cmp	r4, r3
 800ffd0:	d101      	bne.n	800ffd6 <__swbuf_r+0x7a>
 800ffd2:	68ac      	ldr	r4, [r5, #8]
 800ffd4:	e7cf      	b.n	800ff76 <__swbuf_r+0x1a>
 800ffd6:	4b09      	ldr	r3, [pc, #36]	; (800fffc <__swbuf_r+0xa0>)
 800ffd8:	429c      	cmp	r4, r3
 800ffda:	bf08      	it	eq
 800ffdc:	68ec      	ldreq	r4, [r5, #12]
 800ffde:	e7ca      	b.n	800ff76 <__swbuf_r+0x1a>
 800ffe0:	4621      	mov	r1, r4
 800ffe2:	4628      	mov	r0, r5
 800ffe4:	f000 f81a 	bl	801001c <__swsetup_r>
 800ffe8:	2800      	cmp	r0, #0
 800ffea:	d0cb      	beq.n	800ff84 <__swbuf_r+0x28>
 800ffec:	f04f 37ff 	mov.w	r7, #4294967295
 800fff0:	e7ea      	b.n	800ffc8 <__swbuf_r+0x6c>
 800fff2:	bf00      	nop
 800fff4:	0801adf4 	.word	0x0801adf4
 800fff8:	0801ae14 	.word	0x0801ae14
 800fffc:	0801add4 	.word	0x0801add4

08010000 <__ascii_wctomb>:
 8010000:	b149      	cbz	r1, 8010016 <__ascii_wctomb+0x16>
 8010002:	2aff      	cmp	r2, #255	; 0xff
 8010004:	bf85      	ittet	hi
 8010006:	238a      	movhi	r3, #138	; 0x8a
 8010008:	6003      	strhi	r3, [r0, #0]
 801000a:	700a      	strbls	r2, [r1, #0]
 801000c:	f04f 30ff 	movhi.w	r0, #4294967295
 8010010:	bf98      	it	ls
 8010012:	2001      	movls	r0, #1
 8010014:	4770      	bx	lr
 8010016:	4608      	mov	r0, r1
 8010018:	4770      	bx	lr
	...

0801001c <__swsetup_r>:
 801001c:	4b32      	ldr	r3, [pc, #200]	; (80100e8 <__swsetup_r+0xcc>)
 801001e:	b570      	push	{r4, r5, r6, lr}
 8010020:	681d      	ldr	r5, [r3, #0]
 8010022:	4606      	mov	r6, r0
 8010024:	460c      	mov	r4, r1
 8010026:	b125      	cbz	r5, 8010032 <__swsetup_r+0x16>
 8010028:	69ab      	ldr	r3, [r5, #24]
 801002a:	b913      	cbnz	r3, 8010032 <__swsetup_r+0x16>
 801002c:	4628      	mov	r0, r5
 801002e:	f000 f985 	bl	801033c <__sinit>
 8010032:	4b2e      	ldr	r3, [pc, #184]	; (80100ec <__swsetup_r+0xd0>)
 8010034:	429c      	cmp	r4, r3
 8010036:	d10f      	bne.n	8010058 <__swsetup_r+0x3c>
 8010038:	686c      	ldr	r4, [r5, #4]
 801003a:	89a3      	ldrh	r3, [r4, #12]
 801003c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010040:	0719      	lsls	r1, r3, #28
 8010042:	d42c      	bmi.n	801009e <__swsetup_r+0x82>
 8010044:	06dd      	lsls	r5, r3, #27
 8010046:	d411      	bmi.n	801006c <__swsetup_r+0x50>
 8010048:	2309      	movs	r3, #9
 801004a:	6033      	str	r3, [r6, #0]
 801004c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010050:	81a3      	strh	r3, [r4, #12]
 8010052:	f04f 30ff 	mov.w	r0, #4294967295
 8010056:	e03e      	b.n	80100d6 <__swsetup_r+0xba>
 8010058:	4b25      	ldr	r3, [pc, #148]	; (80100f0 <__swsetup_r+0xd4>)
 801005a:	429c      	cmp	r4, r3
 801005c:	d101      	bne.n	8010062 <__swsetup_r+0x46>
 801005e:	68ac      	ldr	r4, [r5, #8]
 8010060:	e7eb      	b.n	801003a <__swsetup_r+0x1e>
 8010062:	4b24      	ldr	r3, [pc, #144]	; (80100f4 <__swsetup_r+0xd8>)
 8010064:	429c      	cmp	r4, r3
 8010066:	bf08      	it	eq
 8010068:	68ec      	ldreq	r4, [r5, #12]
 801006a:	e7e6      	b.n	801003a <__swsetup_r+0x1e>
 801006c:	0758      	lsls	r0, r3, #29
 801006e:	d512      	bpl.n	8010096 <__swsetup_r+0x7a>
 8010070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010072:	b141      	cbz	r1, 8010086 <__swsetup_r+0x6a>
 8010074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010078:	4299      	cmp	r1, r3
 801007a:	d002      	beq.n	8010082 <__swsetup_r+0x66>
 801007c:	4630      	mov	r0, r6
 801007e:	f7ff fb6f 	bl	800f760 <_free_r>
 8010082:	2300      	movs	r3, #0
 8010084:	6363      	str	r3, [r4, #52]	; 0x34
 8010086:	89a3      	ldrh	r3, [r4, #12]
 8010088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801008c:	81a3      	strh	r3, [r4, #12]
 801008e:	2300      	movs	r3, #0
 8010090:	6063      	str	r3, [r4, #4]
 8010092:	6923      	ldr	r3, [r4, #16]
 8010094:	6023      	str	r3, [r4, #0]
 8010096:	89a3      	ldrh	r3, [r4, #12]
 8010098:	f043 0308 	orr.w	r3, r3, #8
 801009c:	81a3      	strh	r3, [r4, #12]
 801009e:	6923      	ldr	r3, [r4, #16]
 80100a0:	b94b      	cbnz	r3, 80100b6 <__swsetup_r+0x9a>
 80100a2:	89a3      	ldrh	r3, [r4, #12]
 80100a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80100a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80100ac:	d003      	beq.n	80100b6 <__swsetup_r+0x9a>
 80100ae:	4621      	mov	r1, r4
 80100b0:	4630      	mov	r0, r6
 80100b2:	f000 fa07 	bl	80104c4 <__smakebuf_r>
 80100b6:	89a0      	ldrh	r0, [r4, #12]
 80100b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80100bc:	f010 0301 	ands.w	r3, r0, #1
 80100c0:	d00a      	beq.n	80100d8 <__swsetup_r+0xbc>
 80100c2:	2300      	movs	r3, #0
 80100c4:	60a3      	str	r3, [r4, #8]
 80100c6:	6963      	ldr	r3, [r4, #20]
 80100c8:	425b      	negs	r3, r3
 80100ca:	61a3      	str	r3, [r4, #24]
 80100cc:	6923      	ldr	r3, [r4, #16]
 80100ce:	b943      	cbnz	r3, 80100e2 <__swsetup_r+0xc6>
 80100d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80100d4:	d1ba      	bne.n	801004c <__swsetup_r+0x30>
 80100d6:	bd70      	pop	{r4, r5, r6, pc}
 80100d8:	0781      	lsls	r1, r0, #30
 80100da:	bf58      	it	pl
 80100dc:	6963      	ldrpl	r3, [r4, #20]
 80100de:	60a3      	str	r3, [r4, #8]
 80100e0:	e7f4      	b.n	80100cc <__swsetup_r+0xb0>
 80100e2:	2000      	movs	r0, #0
 80100e4:	e7f7      	b.n	80100d6 <__swsetup_r+0xba>
 80100e6:	bf00      	nop
 80100e8:	2400040c 	.word	0x2400040c
 80100ec:	0801adf4 	.word	0x0801adf4
 80100f0:	0801ae14 	.word	0x0801ae14
 80100f4:	0801add4 	.word	0x0801add4

080100f8 <abort>:
 80100f8:	b508      	push	{r3, lr}
 80100fa:	2006      	movs	r0, #6
 80100fc:	f000 fa52 	bl	80105a4 <raise>
 8010100:	2001      	movs	r0, #1
 8010102:	f7f3 fbed 	bl	80038e0 <_exit>
	...

08010108 <__sflush_r>:
 8010108:	898a      	ldrh	r2, [r1, #12]
 801010a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801010e:	4605      	mov	r5, r0
 8010110:	0710      	lsls	r0, r2, #28
 8010112:	460c      	mov	r4, r1
 8010114:	d458      	bmi.n	80101c8 <__sflush_r+0xc0>
 8010116:	684b      	ldr	r3, [r1, #4]
 8010118:	2b00      	cmp	r3, #0
 801011a:	dc05      	bgt.n	8010128 <__sflush_r+0x20>
 801011c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801011e:	2b00      	cmp	r3, #0
 8010120:	dc02      	bgt.n	8010128 <__sflush_r+0x20>
 8010122:	2000      	movs	r0, #0
 8010124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801012a:	2e00      	cmp	r6, #0
 801012c:	d0f9      	beq.n	8010122 <__sflush_r+0x1a>
 801012e:	2300      	movs	r3, #0
 8010130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010134:	682f      	ldr	r7, [r5, #0]
 8010136:	602b      	str	r3, [r5, #0]
 8010138:	d032      	beq.n	80101a0 <__sflush_r+0x98>
 801013a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801013c:	89a3      	ldrh	r3, [r4, #12]
 801013e:	075a      	lsls	r2, r3, #29
 8010140:	d505      	bpl.n	801014e <__sflush_r+0x46>
 8010142:	6863      	ldr	r3, [r4, #4]
 8010144:	1ac0      	subs	r0, r0, r3
 8010146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010148:	b10b      	cbz	r3, 801014e <__sflush_r+0x46>
 801014a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801014c:	1ac0      	subs	r0, r0, r3
 801014e:	2300      	movs	r3, #0
 8010150:	4602      	mov	r2, r0
 8010152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010154:	6a21      	ldr	r1, [r4, #32]
 8010156:	4628      	mov	r0, r5
 8010158:	47b0      	blx	r6
 801015a:	1c43      	adds	r3, r0, #1
 801015c:	89a3      	ldrh	r3, [r4, #12]
 801015e:	d106      	bne.n	801016e <__sflush_r+0x66>
 8010160:	6829      	ldr	r1, [r5, #0]
 8010162:	291d      	cmp	r1, #29
 8010164:	d82c      	bhi.n	80101c0 <__sflush_r+0xb8>
 8010166:	4a2a      	ldr	r2, [pc, #168]	; (8010210 <__sflush_r+0x108>)
 8010168:	40ca      	lsrs	r2, r1
 801016a:	07d6      	lsls	r6, r2, #31
 801016c:	d528      	bpl.n	80101c0 <__sflush_r+0xb8>
 801016e:	2200      	movs	r2, #0
 8010170:	6062      	str	r2, [r4, #4]
 8010172:	04d9      	lsls	r1, r3, #19
 8010174:	6922      	ldr	r2, [r4, #16]
 8010176:	6022      	str	r2, [r4, #0]
 8010178:	d504      	bpl.n	8010184 <__sflush_r+0x7c>
 801017a:	1c42      	adds	r2, r0, #1
 801017c:	d101      	bne.n	8010182 <__sflush_r+0x7a>
 801017e:	682b      	ldr	r3, [r5, #0]
 8010180:	b903      	cbnz	r3, 8010184 <__sflush_r+0x7c>
 8010182:	6560      	str	r0, [r4, #84]	; 0x54
 8010184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010186:	602f      	str	r7, [r5, #0]
 8010188:	2900      	cmp	r1, #0
 801018a:	d0ca      	beq.n	8010122 <__sflush_r+0x1a>
 801018c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010190:	4299      	cmp	r1, r3
 8010192:	d002      	beq.n	801019a <__sflush_r+0x92>
 8010194:	4628      	mov	r0, r5
 8010196:	f7ff fae3 	bl	800f760 <_free_r>
 801019a:	2000      	movs	r0, #0
 801019c:	6360      	str	r0, [r4, #52]	; 0x34
 801019e:	e7c1      	b.n	8010124 <__sflush_r+0x1c>
 80101a0:	6a21      	ldr	r1, [r4, #32]
 80101a2:	2301      	movs	r3, #1
 80101a4:	4628      	mov	r0, r5
 80101a6:	47b0      	blx	r6
 80101a8:	1c41      	adds	r1, r0, #1
 80101aa:	d1c7      	bne.n	801013c <__sflush_r+0x34>
 80101ac:	682b      	ldr	r3, [r5, #0]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d0c4      	beq.n	801013c <__sflush_r+0x34>
 80101b2:	2b1d      	cmp	r3, #29
 80101b4:	d001      	beq.n	80101ba <__sflush_r+0xb2>
 80101b6:	2b16      	cmp	r3, #22
 80101b8:	d101      	bne.n	80101be <__sflush_r+0xb6>
 80101ba:	602f      	str	r7, [r5, #0]
 80101bc:	e7b1      	b.n	8010122 <__sflush_r+0x1a>
 80101be:	89a3      	ldrh	r3, [r4, #12]
 80101c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101c4:	81a3      	strh	r3, [r4, #12]
 80101c6:	e7ad      	b.n	8010124 <__sflush_r+0x1c>
 80101c8:	690f      	ldr	r7, [r1, #16]
 80101ca:	2f00      	cmp	r7, #0
 80101cc:	d0a9      	beq.n	8010122 <__sflush_r+0x1a>
 80101ce:	0793      	lsls	r3, r2, #30
 80101d0:	680e      	ldr	r6, [r1, #0]
 80101d2:	bf08      	it	eq
 80101d4:	694b      	ldreq	r3, [r1, #20]
 80101d6:	600f      	str	r7, [r1, #0]
 80101d8:	bf18      	it	ne
 80101da:	2300      	movne	r3, #0
 80101dc:	eba6 0807 	sub.w	r8, r6, r7
 80101e0:	608b      	str	r3, [r1, #8]
 80101e2:	f1b8 0f00 	cmp.w	r8, #0
 80101e6:	dd9c      	ble.n	8010122 <__sflush_r+0x1a>
 80101e8:	6a21      	ldr	r1, [r4, #32]
 80101ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80101ec:	4643      	mov	r3, r8
 80101ee:	463a      	mov	r2, r7
 80101f0:	4628      	mov	r0, r5
 80101f2:	47b0      	blx	r6
 80101f4:	2800      	cmp	r0, #0
 80101f6:	dc06      	bgt.n	8010206 <__sflush_r+0xfe>
 80101f8:	89a3      	ldrh	r3, [r4, #12]
 80101fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101fe:	81a3      	strh	r3, [r4, #12]
 8010200:	f04f 30ff 	mov.w	r0, #4294967295
 8010204:	e78e      	b.n	8010124 <__sflush_r+0x1c>
 8010206:	4407      	add	r7, r0
 8010208:	eba8 0800 	sub.w	r8, r8, r0
 801020c:	e7e9      	b.n	80101e2 <__sflush_r+0xda>
 801020e:	bf00      	nop
 8010210:	20400001 	.word	0x20400001

08010214 <_fflush_r>:
 8010214:	b538      	push	{r3, r4, r5, lr}
 8010216:	690b      	ldr	r3, [r1, #16]
 8010218:	4605      	mov	r5, r0
 801021a:	460c      	mov	r4, r1
 801021c:	b913      	cbnz	r3, 8010224 <_fflush_r+0x10>
 801021e:	2500      	movs	r5, #0
 8010220:	4628      	mov	r0, r5
 8010222:	bd38      	pop	{r3, r4, r5, pc}
 8010224:	b118      	cbz	r0, 801022e <_fflush_r+0x1a>
 8010226:	6983      	ldr	r3, [r0, #24]
 8010228:	b90b      	cbnz	r3, 801022e <_fflush_r+0x1a>
 801022a:	f000 f887 	bl	801033c <__sinit>
 801022e:	4b14      	ldr	r3, [pc, #80]	; (8010280 <_fflush_r+0x6c>)
 8010230:	429c      	cmp	r4, r3
 8010232:	d11b      	bne.n	801026c <_fflush_r+0x58>
 8010234:	686c      	ldr	r4, [r5, #4]
 8010236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d0ef      	beq.n	801021e <_fflush_r+0xa>
 801023e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010240:	07d0      	lsls	r0, r2, #31
 8010242:	d404      	bmi.n	801024e <_fflush_r+0x3a>
 8010244:	0599      	lsls	r1, r3, #22
 8010246:	d402      	bmi.n	801024e <_fflush_r+0x3a>
 8010248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801024a:	f000 f915 	bl	8010478 <__retarget_lock_acquire_recursive>
 801024e:	4628      	mov	r0, r5
 8010250:	4621      	mov	r1, r4
 8010252:	f7ff ff59 	bl	8010108 <__sflush_r>
 8010256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010258:	07da      	lsls	r2, r3, #31
 801025a:	4605      	mov	r5, r0
 801025c:	d4e0      	bmi.n	8010220 <_fflush_r+0xc>
 801025e:	89a3      	ldrh	r3, [r4, #12]
 8010260:	059b      	lsls	r3, r3, #22
 8010262:	d4dd      	bmi.n	8010220 <_fflush_r+0xc>
 8010264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010266:	f000 f908 	bl	801047a <__retarget_lock_release_recursive>
 801026a:	e7d9      	b.n	8010220 <_fflush_r+0xc>
 801026c:	4b05      	ldr	r3, [pc, #20]	; (8010284 <_fflush_r+0x70>)
 801026e:	429c      	cmp	r4, r3
 8010270:	d101      	bne.n	8010276 <_fflush_r+0x62>
 8010272:	68ac      	ldr	r4, [r5, #8]
 8010274:	e7df      	b.n	8010236 <_fflush_r+0x22>
 8010276:	4b04      	ldr	r3, [pc, #16]	; (8010288 <_fflush_r+0x74>)
 8010278:	429c      	cmp	r4, r3
 801027a:	bf08      	it	eq
 801027c:	68ec      	ldreq	r4, [r5, #12]
 801027e:	e7da      	b.n	8010236 <_fflush_r+0x22>
 8010280:	0801adf4 	.word	0x0801adf4
 8010284:	0801ae14 	.word	0x0801ae14
 8010288:	0801add4 	.word	0x0801add4

0801028c <std>:
 801028c:	2300      	movs	r3, #0
 801028e:	b510      	push	{r4, lr}
 8010290:	4604      	mov	r4, r0
 8010292:	e9c0 3300 	strd	r3, r3, [r0]
 8010296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801029a:	6083      	str	r3, [r0, #8]
 801029c:	8181      	strh	r1, [r0, #12]
 801029e:	6643      	str	r3, [r0, #100]	; 0x64
 80102a0:	81c2      	strh	r2, [r0, #14]
 80102a2:	6183      	str	r3, [r0, #24]
 80102a4:	4619      	mov	r1, r3
 80102a6:	2208      	movs	r2, #8
 80102a8:	305c      	adds	r0, #92	; 0x5c
 80102aa:	f7fd fc3b 	bl	800db24 <memset>
 80102ae:	4b05      	ldr	r3, [pc, #20]	; (80102c4 <std+0x38>)
 80102b0:	6263      	str	r3, [r4, #36]	; 0x24
 80102b2:	4b05      	ldr	r3, [pc, #20]	; (80102c8 <std+0x3c>)
 80102b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80102b6:	4b05      	ldr	r3, [pc, #20]	; (80102cc <std+0x40>)
 80102b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80102ba:	4b05      	ldr	r3, [pc, #20]	; (80102d0 <std+0x44>)
 80102bc:	6224      	str	r4, [r4, #32]
 80102be:	6323      	str	r3, [r4, #48]	; 0x30
 80102c0:	bd10      	pop	{r4, pc}
 80102c2:	bf00      	nop
 80102c4:	080105dd 	.word	0x080105dd
 80102c8:	080105ff 	.word	0x080105ff
 80102cc:	08010637 	.word	0x08010637
 80102d0:	0801065b 	.word	0x0801065b

080102d4 <_cleanup_r>:
 80102d4:	4901      	ldr	r1, [pc, #4]	; (80102dc <_cleanup_r+0x8>)
 80102d6:	f000 b8af 	b.w	8010438 <_fwalk_reent>
 80102da:	bf00      	nop
 80102dc:	08010215 	.word	0x08010215

080102e0 <__sfmoreglue>:
 80102e0:	b570      	push	{r4, r5, r6, lr}
 80102e2:	1e4a      	subs	r2, r1, #1
 80102e4:	2568      	movs	r5, #104	; 0x68
 80102e6:	4355      	muls	r5, r2
 80102e8:	460e      	mov	r6, r1
 80102ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80102ee:	f7ff fa87 	bl	800f800 <_malloc_r>
 80102f2:	4604      	mov	r4, r0
 80102f4:	b140      	cbz	r0, 8010308 <__sfmoreglue+0x28>
 80102f6:	2100      	movs	r1, #0
 80102f8:	e9c0 1600 	strd	r1, r6, [r0]
 80102fc:	300c      	adds	r0, #12
 80102fe:	60a0      	str	r0, [r4, #8]
 8010300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010304:	f7fd fc0e 	bl	800db24 <memset>
 8010308:	4620      	mov	r0, r4
 801030a:	bd70      	pop	{r4, r5, r6, pc}

0801030c <__sfp_lock_acquire>:
 801030c:	4801      	ldr	r0, [pc, #4]	; (8010314 <__sfp_lock_acquire+0x8>)
 801030e:	f000 b8b3 	b.w	8010478 <__retarget_lock_acquire_recursive>
 8010312:	bf00      	nop
 8010314:	2401002c 	.word	0x2401002c

08010318 <__sfp_lock_release>:
 8010318:	4801      	ldr	r0, [pc, #4]	; (8010320 <__sfp_lock_release+0x8>)
 801031a:	f000 b8ae 	b.w	801047a <__retarget_lock_release_recursive>
 801031e:	bf00      	nop
 8010320:	2401002c 	.word	0x2401002c

08010324 <__sinit_lock_acquire>:
 8010324:	4801      	ldr	r0, [pc, #4]	; (801032c <__sinit_lock_acquire+0x8>)
 8010326:	f000 b8a7 	b.w	8010478 <__retarget_lock_acquire_recursive>
 801032a:	bf00      	nop
 801032c:	24010027 	.word	0x24010027

08010330 <__sinit_lock_release>:
 8010330:	4801      	ldr	r0, [pc, #4]	; (8010338 <__sinit_lock_release+0x8>)
 8010332:	f000 b8a2 	b.w	801047a <__retarget_lock_release_recursive>
 8010336:	bf00      	nop
 8010338:	24010027 	.word	0x24010027

0801033c <__sinit>:
 801033c:	b510      	push	{r4, lr}
 801033e:	4604      	mov	r4, r0
 8010340:	f7ff fff0 	bl	8010324 <__sinit_lock_acquire>
 8010344:	69a3      	ldr	r3, [r4, #24]
 8010346:	b11b      	cbz	r3, 8010350 <__sinit+0x14>
 8010348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801034c:	f7ff bff0 	b.w	8010330 <__sinit_lock_release>
 8010350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010354:	6523      	str	r3, [r4, #80]	; 0x50
 8010356:	4b13      	ldr	r3, [pc, #76]	; (80103a4 <__sinit+0x68>)
 8010358:	4a13      	ldr	r2, [pc, #76]	; (80103a8 <__sinit+0x6c>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	62a2      	str	r2, [r4, #40]	; 0x28
 801035e:	42a3      	cmp	r3, r4
 8010360:	bf04      	itt	eq
 8010362:	2301      	moveq	r3, #1
 8010364:	61a3      	streq	r3, [r4, #24]
 8010366:	4620      	mov	r0, r4
 8010368:	f000 f820 	bl	80103ac <__sfp>
 801036c:	6060      	str	r0, [r4, #4]
 801036e:	4620      	mov	r0, r4
 8010370:	f000 f81c 	bl	80103ac <__sfp>
 8010374:	60a0      	str	r0, [r4, #8]
 8010376:	4620      	mov	r0, r4
 8010378:	f000 f818 	bl	80103ac <__sfp>
 801037c:	2200      	movs	r2, #0
 801037e:	60e0      	str	r0, [r4, #12]
 8010380:	2104      	movs	r1, #4
 8010382:	6860      	ldr	r0, [r4, #4]
 8010384:	f7ff ff82 	bl	801028c <std>
 8010388:	68a0      	ldr	r0, [r4, #8]
 801038a:	2201      	movs	r2, #1
 801038c:	2109      	movs	r1, #9
 801038e:	f7ff ff7d 	bl	801028c <std>
 8010392:	68e0      	ldr	r0, [r4, #12]
 8010394:	2202      	movs	r2, #2
 8010396:	2112      	movs	r1, #18
 8010398:	f7ff ff78 	bl	801028c <std>
 801039c:	2301      	movs	r3, #1
 801039e:	61a3      	str	r3, [r4, #24]
 80103a0:	e7d2      	b.n	8010348 <__sinit+0xc>
 80103a2:	bf00      	nop
 80103a4:	0801aa54 	.word	0x0801aa54
 80103a8:	080102d5 	.word	0x080102d5

080103ac <__sfp>:
 80103ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ae:	4607      	mov	r7, r0
 80103b0:	f7ff ffac 	bl	801030c <__sfp_lock_acquire>
 80103b4:	4b1e      	ldr	r3, [pc, #120]	; (8010430 <__sfp+0x84>)
 80103b6:	681e      	ldr	r6, [r3, #0]
 80103b8:	69b3      	ldr	r3, [r6, #24]
 80103ba:	b913      	cbnz	r3, 80103c2 <__sfp+0x16>
 80103bc:	4630      	mov	r0, r6
 80103be:	f7ff ffbd 	bl	801033c <__sinit>
 80103c2:	3648      	adds	r6, #72	; 0x48
 80103c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80103c8:	3b01      	subs	r3, #1
 80103ca:	d503      	bpl.n	80103d4 <__sfp+0x28>
 80103cc:	6833      	ldr	r3, [r6, #0]
 80103ce:	b30b      	cbz	r3, 8010414 <__sfp+0x68>
 80103d0:	6836      	ldr	r6, [r6, #0]
 80103d2:	e7f7      	b.n	80103c4 <__sfp+0x18>
 80103d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80103d8:	b9d5      	cbnz	r5, 8010410 <__sfp+0x64>
 80103da:	4b16      	ldr	r3, [pc, #88]	; (8010434 <__sfp+0x88>)
 80103dc:	60e3      	str	r3, [r4, #12]
 80103de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80103e2:	6665      	str	r5, [r4, #100]	; 0x64
 80103e4:	f000 f847 	bl	8010476 <__retarget_lock_init_recursive>
 80103e8:	f7ff ff96 	bl	8010318 <__sfp_lock_release>
 80103ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80103f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80103f4:	6025      	str	r5, [r4, #0]
 80103f6:	61a5      	str	r5, [r4, #24]
 80103f8:	2208      	movs	r2, #8
 80103fa:	4629      	mov	r1, r5
 80103fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010400:	f7fd fb90 	bl	800db24 <memset>
 8010404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801040c:	4620      	mov	r0, r4
 801040e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010410:	3468      	adds	r4, #104	; 0x68
 8010412:	e7d9      	b.n	80103c8 <__sfp+0x1c>
 8010414:	2104      	movs	r1, #4
 8010416:	4638      	mov	r0, r7
 8010418:	f7ff ff62 	bl	80102e0 <__sfmoreglue>
 801041c:	4604      	mov	r4, r0
 801041e:	6030      	str	r0, [r6, #0]
 8010420:	2800      	cmp	r0, #0
 8010422:	d1d5      	bne.n	80103d0 <__sfp+0x24>
 8010424:	f7ff ff78 	bl	8010318 <__sfp_lock_release>
 8010428:	230c      	movs	r3, #12
 801042a:	603b      	str	r3, [r7, #0]
 801042c:	e7ee      	b.n	801040c <__sfp+0x60>
 801042e:	bf00      	nop
 8010430:	0801aa54 	.word	0x0801aa54
 8010434:	ffff0001 	.word	0xffff0001

08010438 <_fwalk_reent>:
 8010438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801043c:	4606      	mov	r6, r0
 801043e:	4688      	mov	r8, r1
 8010440:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010444:	2700      	movs	r7, #0
 8010446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801044a:	f1b9 0901 	subs.w	r9, r9, #1
 801044e:	d505      	bpl.n	801045c <_fwalk_reent+0x24>
 8010450:	6824      	ldr	r4, [r4, #0]
 8010452:	2c00      	cmp	r4, #0
 8010454:	d1f7      	bne.n	8010446 <_fwalk_reent+0xe>
 8010456:	4638      	mov	r0, r7
 8010458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801045c:	89ab      	ldrh	r3, [r5, #12]
 801045e:	2b01      	cmp	r3, #1
 8010460:	d907      	bls.n	8010472 <_fwalk_reent+0x3a>
 8010462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010466:	3301      	adds	r3, #1
 8010468:	d003      	beq.n	8010472 <_fwalk_reent+0x3a>
 801046a:	4629      	mov	r1, r5
 801046c:	4630      	mov	r0, r6
 801046e:	47c0      	blx	r8
 8010470:	4307      	orrs	r7, r0
 8010472:	3568      	adds	r5, #104	; 0x68
 8010474:	e7e9      	b.n	801044a <_fwalk_reent+0x12>

08010476 <__retarget_lock_init_recursive>:
 8010476:	4770      	bx	lr

08010478 <__retarget_lock_acquire_recursive>:
 8010478:	4770      	bx	lr

0801047a <__retarget_lock_release_recursive>:
 801047a:	4770      	bx	lr

0801047c <__swhatbuf_r>:
 801047c:	b570      	push	{r4, r5, r6, lr}
 801047e:	460e      	mov	r6, r1
 8010480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010484:	2900      	cmp	r1, #0
 8010486:	b096      	sub	sp, #88	; 0x58
 8010488:	4614      	mov	r4, r2
 801048a:	461d      	mov	r5, r3
 801048c:	da07      	bge.n	801049e <__swhatbuf_r+0x22>
 801048e:	2300      	movs	r3, #0
 8010490:	602b      	str	r3, [r5, #0]
 8010492:	89b3      	ldrh	r3, [r6, #12]
 8010494:	061a      	lsls	r2, r3, #24
 8010496:	d410      	bmi.n	80104ba <__swhatbuf_r+0x3e>
 8010498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801049c:	e00e      	b.n	80104bc <__swhatbuf_r+0x40>
 801049e:	466a      	mov	r2, sp
 80104a0:	f000 f902 	bl	80106a8 <_fstat_r>
 80104a4:	2800      	cmp	r0, #0
 80104a6:	dbf2      	blt.n	801048e <__swhatbuf_r+0x12>
 80104a8:	9a01      	ldr	r2, [sp, #4]
 80104aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80104ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80104b2:	425a      	negs	r2, r3
 80104b4:	415a      	adcs	r2, r3
 80104b6:	602a      	str	r2, [r5, #0]
 80104b8:	e7ee      	b.n	8010498 <__swhatbuf_r+0x1c>
 80104ba:	2340      	movs	r3, #64	; 0x40
 80104bc:	2000      	movs	r0, #0
 80104be:	6023      	str	r3, [r4, #0]
 80104c0:	b016      	add	sp, #88	; 0x58
 80104c2:	bd70      	pop	{r4, r5, r6, pc}

080104c4 <__smakebuf_r>:
 80104c4:	898b      	ldrh	r3, [r1, #12]
 80104c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80104c8:	079d      	lsls	r5, r3, #30
 80104ca:	4606      	mov	r6, r0
 80104cc:	460c      	mov	r4, r1
 80104ce:	d507      	bpl.n	80104e0 <__smakebuf_r+0x1c>
 80104d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80104d4:	6023      	str	r3, [r4, #0]
 80104d6:	6123      	str	r3, [r4, #16]
 80104d8:	2301      	movs	r3, #1
 80104da:	6163      	str	r3, [r4, #20]
 80104dc:	b002      	add	sp, #8
 80104de:	bd70      	pop	{r4, r5, r6, pc}
 80104e0:	ab01      	add	r3, sp, #4
 80104e2:	466a      	mov	r2, sp
 80104e4:	f7ff ffca 	bl	801047c <__swhatbuf_r>
 80104e8:	9900      	ldr	r1, [sp, #0]
 80104ea:	4605      	mov	r5, r0
 80104ec:	4630      	mov	r0, r6
 80104ee:	f7ff f987 	bl	800f800 <_malloc_r>
 80104f2:	b948      	cbnz	r0, 8010508 <__smakebuf_r+0x44>
 80104f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104f8:	059a      	lsls	r2, r3, #22
 80104fa:	d4ef      	bmi.n	80104dc <__smakebuf_r+0x18>
 80104fc:	f023 0303 	bic.w	r3, r3, #3
 8010500:	f043 0302 	orr.w	r3, r3, #2
 8010504:	81a3      	strh	r3, [r4, #12]
 8010506:	e7e3      	b.n	80104d0 <__smakebuf_r+0xc>
 8010508:	4b0d      	ldr	r3, [pc, #52]	; (8010540 <__smakebuf_r+0x7c>)
 801050a:	62b3      	str	r3, [r6, #40]	; 0x28
 801050c:	89a3      	ldrh	r3, [r4, #12]
 801050e:	6020      	str	r0, [r4, #0]
 8010510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010514:	81a3      	strh	r3, [r4, #12]
 8010516:	9b00      	ldr	r3, [sp, #0]
 8010518:	6163      	str	r3, [r4, #20]
 801051a:	9b01      	ldr	r3, [sp, #4]
 801051c:	6120      	str	r0, [r4, #16]
 801051e:	b15b      	cbz	r3, 8010538 <__smakebuf_r+0x74>
 8010520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010524:	4630      	mov	r0, r6
 8010526:	f000 f8d1 	bl	80106cc <_isatty_r>
 801052a:	b128      	cbz	r0, 8010538 <__smakebuf_r+0x74>
 801052c:	89a3      	ldrh	r3, [r4, #12]
 801052e:	f023 0303 	bic.w	r3, r3, #3
 8010532:	f043 0301 	orr.w	r3, r3, #1
 8010536:	81a3      	strh	r3, [r4, #12]
 8010538:	89a0      	ldrh	r0, [r4, #12]
 801053a:	4305      	orrs	r5, r0
 801053c:	81a5      	strh	r5, [r4, #12]
 801053e:	e7cd      	b.n	80104dc <__smakebuf_r+0x18>
 8010540:	080102d5 	.word	0x080102d5

08010544 <_malloc_usable_size_r>:
 8010544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010548:	1f18      	subs	r0, r3, #4
 801054a:	2b00      	cmp	r3, #0
 801054c:	bfbc      	itt	lt
 801054e:	580b      	ldrlt	r3, [r1, r0]
 8010550:	18c0      	addlt	r0, r0, r3
 8010552:	4770      	bx	lr

08010554 <_raise_r>:
 8010554:	291f      	cmp	r1, #31
 8010556:	b538      	push	{r3, r4, r5, lr}
 8010558:	4604      	mov	r4, r0
 801055a:	460d      	mov	r5, r1
 801055c:	d904      	bls.n	8010568 <_raise_r+0x14>
 801055e:	2316      	movs	r3, #22
 8010560:	6003      	str	r3, [r0, #0]
 8010562:	f04f 30ff 	mov.w	r0, #4294967295
 8010566:	bd38      	pop	{r3, r4, r5, pc}
 8010568:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801056a:	b112      	cbz	r2, 8010572 <_raise_r+0x1e>
 801056c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010570:	b94b      	cbnz	r3, 8010586 <_raise_r+0x32>
 8010572:	4620      	mov	r0, r4
 8010574:	f000 f830 	bl	80105d8 <_getpid_r>
 8010578:	462a      	mov	r2, r5
 801057a:	4601      	mov	r1, r0
 801057c:	4620      	mov	r0, r4
 801057e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010582:	f000 b817 	b.w	80105b4 <_kill_r>
 8010586:	2b01      	cmp	r3, #1
 8010588:	d00a      	beq.n	80105a0 <_raise_r+0x4c>
 801058a:	1c59      	adds	r1, r3, #1
 801058c:	d103      	bne.n	8010596 <_raise_r+0x42>
 801058e:	2316      	movs	r3, #22
 8010590:	6003      	str	r3, [r0, #0]
 8010592:	2001      	movs	r0, #1
 8010594:	e7e7      	b.n	8010566 <_raise_r+0x12>
 8010596:	2400      	movs	r4, #0
 8010598:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801059c:	4628      	mov	r0, r5
 801059e:	4798      	blx	r3
 80105a0:	2000      	movs	r0, #0
 80105a2:	e7e0      	b.n	8010566 <_raise_r+0x12>

080105a4 <raise>:
 80105a4:	4b02      	ldr	r3, [pc, #8]	; (80105b0 <raise+0xc>)
 80105a6:	4601      	mov	r1, r0
 80105a8:	6818      	ldr	r0, [r3, #0]
 80105aa:	f7ff bfd3 	b.w	8010554 <_raise_r>
 80105ae:	bf00      	nop
 80105b0:	2400040c 	.word	0x2400040c

080105b4 <_kill_r>:
 80105b4:	b538      	push	{r3, r4, r5, lr}
 80105b6:	4d07      	ldr	r5, [pc, #28]	; (80105d4 <_kill_r+0x20>)
 80105b8:	2300      	movs	r3, #0
 80105ba:	4604      	mov	r4, r0
 80105bc:	4608      	mov	r0, r1
 80105be:	4611      	mov	r1, r2
 80105c0:	602b      	str	r3, [r5, #0]
 80105c2:	f7f3 f983 	bl	80038cc <_kill>
 80105c6:	1c43      	adds	r3, r0, #1
 80105c8:	d102      	bne.n	80105d0 <_kill_r+0x1c>
 80105ca:	682b      	ldr	r3, [r5, #0]
 80105cc:	b103      	cbz	r3, 80105d0 <_kill_r+0x1c>
 80105ce:	6023      	str	r3, [r4, #0]
 80105d0:	bd38      	pop	{r3, r4, r5, pc}
 80105d2:	bf00      	nop
 80105d4:	24010020 	.word	0x24010020

080105d8 <_getpid_r>:
 80105d8:	f7f3 b976 	b.w	80038c8 <_getpid>

080105dc <__sread>:
 80105dc:	b510      	push	{r4, lr}
 80105de:	460c      	mov	r4, r1
 80105e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105e4:	f000 f894 	bl	8010710 <_read_r>
 80105e8:	2800      	cmp	r0, #0
 80105ea:	bfab      	itete	ge
 80105ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80105ee:	89a3      	ldrhlt	r3, [r4, #12]
 80105f0:	181b      	addge	r3, r3, r0
 80105f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80105f6:	bfac      	ite	ge
 80105f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80105fa:	81a3      	strhlt	r3, [r4, #12]
 80105fc:	bd10      	pop	{r4, pc}

080105fe <__swrite>:
 80105fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010602:	461f      	mov	r7, r3
 8010604:	898b      	ldrh	r3, [r1, #12]
 8010606:	05db      	lsls	r3, r3, #23
 8010608:	4605      	mov	r5, r0
 801060a:	460c      	mov	r4, r1
 801060c:	4616      	mov	r6, r2
 801060e:	d505      	bpl.n	801061c <__swrite+0x1e>
 8010610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010614:	2302      	movs	r3, #2
 8010616:	2200      	movs	r2, #0
 8010618:	f000 f868 	bl	80106ec <_lseek_r>
 801061c:	89a3      	ldrh	r3, [r4, #12]
 801061e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010622:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010626:	81a3      	strh	r3, [r4, #12]
 8010628:	4632      	mov	r2, r6
 801062a:	463b      	mov	r3, r7
 801062c:	4628      	mov	r0, r5
 801062e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010632:	f000 b817 	b.w	8010664 <_write_r>

08010636 <__sseek>:
 8010636:	b510      	push	{r4, lr}
 8010638:	460c      	mov	r4, r1
 801063a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801063e:	f000 f855 	bl	80106ec <_lseek_r>
 8010642:	1c43      	adds	r3, r0, #1
 8010644:	89a3      	ldrh	r3, [r4, #12]
 8010646:	bf15      	itete	ne
 8010648:	6560      	strne	r0, [r4, #84]	; 0x54
 801064a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801064e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010652:	81a3      	strheq	r3, [r4, #12]
 8010654:	bf18      	it	ne
 8010656:	81a3      	strhne	r3, [r4, #12]
 8010658:	bd10      	pop	{r4, pc}

0801065a <__sclose>:
 801065a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801065e:	f000 b813 	b.w	8010688 <_close_r>
	...

08010664 <_write_r>:
 8010664:	b538      	push	{r3, r4, r5, lr}
 8010666:	4d07      	ldr	r5, [pc, #28]	; (8010684 <_write_r+0x20>)
 8010668:	4604      	mov	r4, r0
 801066a:	4608      	mov	r0, r1
 801066c:	4611      	mov	r1, r2
 801066e:	2200      	movs	r2, #0
 8010670:	602a      	str	r2, [r5, #0]
 8010672:	461a      	mov	r2, r3
 8010674:	f7f3 f948 	bl	8003908 <_write>
 8010678:	1c43      	adds	r3, r0, #1
 801067a:	d102      	bne.n	8010682 <_write_r+0x1e>
 801067c:	682b      	ldr	r3, [r5, #0]
 801067e:	b103      	cbz	r3, 8010682 <_write_r+0x1e>
 8010680:	6023      	str	r3, [r4, #0]
 8010682:	bd38      	pop	{r3, r4, r5, pc}
 8010684:	24010020 	.word	0x24010020

08010688 <_close_r>:
 8010688:	b538      	push	{r3, r4, r5, lr}
 801068a:	4d06      	ldr	r5, [pc, #24]	; (80106a4 <_close_r+0x1c>)
 801068c:	2300      	movs	r3, #0
 801068e:	4604      	mov	r4, r0
 8010690:	4608      	mov	r0, r1
 8010692:	602b      	str	r3, [r5, #0]
 8010694:	f7f3 f946 	bl	8003924 <_close>
 8010698:	1c43      	adds	r3, r0, #1
 801069a:	d102      	bne.n	80106a2 <_close_r+0x1a>
 801069c:	682b      	ldr	r3, [r5, #0]
 801069e:	b103      	cbz	r3, 80106a2 <_close_r+0x1a>
 80106a0:	6023      	str	r3, [r4, #0]
 80106a2:	bd38      	pop	{r3, r4, r5, pc}
 80106a4:	24010020 	.word	0x24010020

080106a8 <_fstat_r>:
 80106a8:	b538      	push	{r3, r4, r5, lr}
 80106aa:	4d07      	ldr	r5, [pc, #28]	; (80106c8 <_fstat_r+0x20>)
 80106ac:	2300      	movs	r3, #0
 80106ae:	4604      	mov	r4, r0
 80106b0:	4608      	mov	r0, r1
 80106b2:	4611      	mov	r1, r2
 80106b4:	602b      	str	r3, [r5, #0]
 80106b6:	f7f3 f939 	bl	800392c <_fstat>
 80106ba:	1c43      	adds	r3, r0, #1
 80106bc:	d102      	bne.n	80106c4 <_fstat_r+0x1c>
 80106be:	682b      	ldr	r3, [r5, #0]
 80106c0:	b103      	cbz	r3, 80106c4 <_fstat_r+0x1c>
 80106c2:	6023      	str	r3, [r4, #0]
 80106c4:	bd38      	pop	{r3, r4, r5, pc}
 80106c6:	bf00      	nop
 80106c8:	24010020 	.word	0x24010020

080106cc <_isatty_r>:
 80106cc:	b538      	push	{r3, r4, r5, lr}
 80106ce:	4d06      	ldr	r5, [pc, #24]	; (80106e8 <_isatty_r+0x1c>)
 80106d0:	2300      	movs	r3, #0
 80106d2:	4604      	mov	r4, r0
 80106d4:	4608      	mov	r0, r1
 80106d6:	602b      	str	r3, [r5, #0]
 80106d8:	f7f3 f92e 	bl	8003938 <_isatty>
 80106dc:	1c43      	adds	r3, r0, #1
 80106de:	d102      	bne.n	80106e6 <_isatty_r+0x1a>
 80106e0:	682b      	ldr	r3, [r5, #0]
 80106e2:	b103      	cbz	r3, 80106e6 <_isatty_r+0x1a>
 80106e4:	6023      	str	r3, [r4, #0]
 80106e6:	bd38      	pop	{r3, r4, r5, pc}
 80106e8:	24010020 	.word	0x24010020

080106ec <_lseek_r>:
 80106ec:	b538      	push	{r3, r4, r5, lr}
 80106ee:	4d07      	ldr	r5, [pc, #28]	; (801070c <_lseek_r+0x20>)
 80106f0:	4604      	mov	r4, r0
 80106f2:	4608      	mov	r0, r1
 80106f4:	4611      	mov	r1, r2
 80106f6:	2200      	movs	r2, #0
 80106f8:	602a      	str	r2, [r5, #0]
 80106fa:	461a      	mov	r2, r3
 80106fc:	f7f3 f91e 	bl	800393c <_lseek>
 8010700:	1c43      	adds	r3, r0, #1
 8010702:	d102      	bne.n	801070a <_lseek_r+0x1e>
 8010704:	682b      	ldr	r3, [r5, #0]
 8010706:	b103      	cbz	r3, 801070a <_lseek_r+0x1e>
 8010708:	6023      	str	r3, [r4, #0]
 801070a:	bd38      	pop	{r3, r4, r5, pc}
 801070c:	24010020 	.word	0x24010020

08010710 <_read_r>:
 8010710:	b538      	push	{r3, r4, r5, lr}
 8010712:	4d07      	ldr	r5, [pc, #28]	; (8010730 <_read_r+0x20>)
 8010714:	4604      	mov	r4, r0
 8010716:	4608      	mov	r0, r1
 8010718:	4611      	mov	r1, r2
 801071a:	2200      	movs	r2, #0
 801071c:	602a      	str	r2, [r5, #0]
 801071e:	461a      	mov	r2, r3
 8010720:	f7f3 f8e4 	bl	80038ec <_read>
 8010724:	1c43      	adds	r3, r0, #1
 8010726:	d102      	bne.n	801072e <_read_r+0x1e>
 8010728:	682b      	ldr	r3, [r5, #0]
 801072a:	b103      	cbz	r3, 801072e <_read_r+0x1e>
 801072c:	6023      	str	r3, [r4, #0]
 801072e:	bd38      	pop	{r3, r4, r5, pc}
 8010730:	24010020 	.word	0x24010020
 8010734:	00000000 	.word	0x00000000

08010738 <exp>:
 8010738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801073c:	b087      	sub	sp, #28
 801073e:	ed8d 0b00 	vstr	d0, [sp]
 8010742:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010746:	f46f 7372 	mvn.w	r3, #968	; 0x3c8
 801074a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 801074e:	18f7      	adds	r7, r6, r3
 8010750:	2f3e      	cmp	r7, #62	; 0x3e
 8010752:	d929      	bls.n	80107a8 <exp+0x70>
 8010754:	2f00      	cmp	r7, #0
 8010756:	da08      	bge.n	801076a <exp+0x32>
 8010758:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801075c:	ed9d 7b00 	vldr	d7, [sp]
 8010760:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010764:	b007      	add	sp, #28
 8010766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801076a:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 801076e:	d91a      	bls.n	80107a6 <exp+0x6e>
 8010770:	4b65      	ldr	r3, [pc, #404]	; (8010908 <exp+0x1d0>)
 8010772:	2200      	movs	r2, #0
 8010774:	4299      	cmp	r1, r3
 8010776:	bf08      	it	eq
 8010778:	4290      	cmpeq	r0, r2
 801077a:	f000 80b6 	beq.w	80108ea <exp+0x1b2>
 801077e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8010782:	429e      	cmp	r6, r3
 8010784:	d0e8      	beq.n	8010758 <exp+0x20>
 8010786:	2800      	cmp	r0, #0
 8010788:	f171 0300 	sbcs.w	r3, r1, #0
 801078c:	f04f 0000 	mov.w	r0, #0
 8010790:	da04      	bge.n	801079c <exp+0x64>
 8010792:	b007      	add	sp, #28
 8010794:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010798:	f000 b8da 	b.w	8010950 <__math_uflow>
 801079c:	b007      	add	sp, #28
 801079e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107a2:	f000 b8dd 	b.w	8010960 <__math_oflow>
 80107a6:	2600      	movs	r6, #0
 80107a8:	4858      	ldr	r0, [pc, #352]	; (801090c <exp+0x1d4>)
 80107aa:	ed9d 3b00 	vldr	d3, [sp]
 80107ae:	ed90 6b02 	vldr	d6, [r0, #8]
 80107b2:	ed90 7b00 	vldr	d7, [r0]
 80107b6:	eeb0 4b46 	vmov.f64	d4, d6
 80107ba:	eea7 4b03 	vfma.f64	d4, d7, d3
 80107be:	ee34 7b46 	vsub.f64	d7, d4, d6
 80107c2:	ed90 6b04 	vldr	d6, [r0, #16]
 80107c6:	ee14 ca10 	vmov	ip, s8
 80107ca:	eeb0 4b43 	vmov.f64	d4, d3
 80107ce:	f00c 017f 	and.w	r1, ip, #127	; 0x7f
 80107d2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80107d6:	eeb0 6b44 	vmov.f64	d6, d4
 80107da:	ed90 4b06 	vldr	d4, [r0, #24]
 80107de:	1849      	adds	r1, r1, r1
 80107e0:	eb00 09c1 	add.w	r9, r0, r1, lsl #3
 80107e4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80107e8:	eea4 6b07 	vfma.f64	d6, d4, d7
 80107ec:	ed90 3b0a 	vldr	d3, [r0, #40]	; 0x28
 80107f0:	ee26 2b06 	vmul.f64	d2, d6, d6
 80107f4:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 80107f8:	ed90 4b08 	vldr	d4, [r0, #32]
 80107fc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010800:	e9d9 891e 	ldrd	r8, r9, [r9, #120]	; 0x78
 8010804:	eea3 4b06 	vfma.f64	d4, d3, d6
 8010808:	eea4 7b02 	vfma.f64	d7, d4, d2
 801080c:	ed90 3b0e 	vldr	d3, [r0, #56]	; 0x38
 8010810:	ee22 2b02 	vmul.f64	d2, d2, d2
 8010814:	ed90 4b0c 	vldr	d4, [r0, #48]	; 0x30
 8010818:	2700      	movs	r7, #0
 801081a:	ea4f 3e4c 	mov.w	lr, ip, lsl #13
 801081e:	eb17 0a08 	adds.w	sl, r7, r8
 8010822:	eea3 4b06 	vfma.f64	d4, d3, d6
 8010826:	eb4e 0b09 	adc.w	fp, lr, r9
 801082a:	eea2 7b04 	vfma.f64	d7, d2, d4
 801082e:	2e00      	cmp	r6, #0
 8010830:	d156      	bne.n	80108e0 <exp+0x1a8>
 8010832:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8010836:	4631      	mov	r1, r6
 8010838:	ea50 0301 	orrs.w	r3, r0, r1
 801083c:	d113      	bne.n	8010866 <exp+0x12e>
 801083e:	4a34      	ldr	r2, [pc, #208]	; (8010910 <exp+0x1d8>)
 8010840:	eb1a 0407 	adds.w	r4, sl, r7
 8010844:	eb4b 0502 	adc.w	r5, fp, r2
 8010848:	ec45 4b10 	vmov	d0, r4, r5
 801084c:	ec45 4b16 	vmov	d6, r4, r5
 8010850:	eea7 0b06 	vfma.f64	d0, d7, d6
 8010854:	ed9f 7b26 	vldr	d7, [pc, #152]	; 80108f0 <exp+0x1b8>
 8010858:	ee20 0b07 	vmul.f64	d0, d0, d7
 801085c:	b007      	add	sp, #28
 801085e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010862:	f000 b8b5 	b.w	80109d0 <__math_check_oflow>
 8010866:	4a2b      	ldr	r2, [pc, #172]	; (8010914 <exp+0x1dc>)
 8010868:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801086c:	2100      	movs	r1, #0
 801086e:	eb1a 0301 	adds.w	r3, sl, r1
 8010872:	ee05 3a10 	vmov	s10, r3
 8010876:	eb4b 0302 	adc.w	r3, fp, r2
 801087a:	ee05 3a90 	vmov	s11, r3
 801087e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010882:	ee35 6b07 	vadd.f64	d6, d5, d7
 8010886:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801088a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801088e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80108f8 <exp+0x1c0>
 8010892:	d51e      	bpl.n	80108d2 <exp+0x19a>
 8010894:	ee35 5b46 	vsub.f64	d5, d5, d6
 8010898:	ee36 3b04 	vadd.f64	d3, d6, d4
 801089c:	ee35 7b07 	vadd.f64	d7, d5, d7
 80108a0:	ee34 5b43 	vsub.f64	d5, d4, d3
 80108a4:	ee35 6b06 	vadd.f64	d6, d5, d6
 80108a8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80108ac:	ee36 6b03 	vadd.f64	d6, d6, d3
 80108b0:	ee36 6b44 	vsub.f64	d6, d6, d4
 80108b4:	eeb5 6b40 	vcmp.f64	d6, #0.0
 80108b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108bc:	d101      	bne.n	80108c2 <exp+0x18a>
 80108be:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8010900 <exp+0x1c8>
 80108c2:	ed8d 0b02 	vstr	d0, [sp, #8]
 80108c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80108ca:	ee27 7b00 	vmul.f64	d7, d7, d0
 80108ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 80108d2:	ee26 0b00 	vmul.f64	d0, d6, d0
 80108d6:	b007      	add	sp, #28
 80108d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108dc:	f000 b86f 	b.w	80109be <__math_check_uflow>
 80108e0:	ec4b ab10 	vmov	d0, sl, fp
 80108e4:	eea7 0b00 	vfma.f64	d0, d7, d0
 80108e8:	e73c      	b.n	8010764 <exp+0x2c>
 80108ea:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010900 <exp+0x1c8>
 80108ee:	e739      	b.n	8010764 <exp+0x2c>
 80108f0:	00000000 	.word	0x00000000
 80108f4:	7f000000 	.word	0x7f000000
 80108f8:	00000000 	.word	0x00000000
 80108fc:	00100000 	.word	0x00100000
	...
 8010908:	fff00000 	.word	0xfff00000
 801090c:	0801ae38 	.word	0x0801ae38
 8010910:	c0f00000 	.word	0xc0f00000
 8010914:	3fe00000 	.word	0x3fe00000

08010918 <with_errno>:
 8010918:	b513      	push	{r0, r1, r4, lr}
 801091a:	4604      	mov	r4, r0
 801091c:	ed8d 0b00 	vstr	d0, [sp]
 8010920:	f7fd f8c8 	bl	800dab4 <__errno>
 8010924:	ed9d 0b00 	vldr	d0, [sp]
 8010928:	6004      	str	r4, [r0, #0]
 801092a:	b002      	add	sp, #8
 801092c:	bd10      	pop	{r4, pc}

0801092e <xflow>:
 801092e:	b082      	sub	sp, #8
 8010930:	b158      	cbz	r0, 801094a <xflow+0x1c>
 8010932:	eeb1 7b40 	vneg.f64	d7, d0
 8010936:	ed8d 7b00 	vstr	d7, [sp]
 801093a:	ed9d 7b00 	vldr	d7, [sp]
 801093e:	2022      	movs	r0, #34	; 0x22
 8010940:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010944:	b002      	add	sp, #8
 8010946:	f7ff bfe7 	b.w	8010918 <with_errno>
 801094a:	eeb0 7b40 	vmov.f64	d7, d0
 801094e:	e7f2      	b.n	8010936 <xflow+0x8>

08010950 <__math_uflow>:
 8010950:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010958 <__math_uflow+0x8>
 8010954:	f7ff bfeb 	b.w	801092e <xflow>
 8010958:	00000000 	.word	0x00000000
 801095c:	10000000 	.word	0x10000000

08010960 <__math_oflow>:
 8010960:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010968 <__math_oflow+0x8>
 8010964:	f7ff bfe3 	b.w	801092e <xflow>
 8010968:	00000000 	.word	0x00000000
 801096c:	70000000 	.word	0x70000000

08010970 <__math_divzero>:
 8010970:	b082      	sub	sp, #8
 8010972:	2800      	cmp	r0, #0
 8010974:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010978:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 801097c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8010980:	ed8d 7b00 	vstr	d7, [sp]
 8010984:	ed9d 0b00 	vldr	d0, [sp]
 8010988:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8010998 <__math_divzero+0x28>
 801098c:	2022      	movs	r0, #34	; 0x22
 801098e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8010992:	b002      	add	sp, #8
 8010994:	f7ff bfc0 	b.w	8010918 <with_errno>
	...

080109a0 <__math_invalid>:
 80109a0:	eeb0 7b40 	vmov.f64	d7, d0
 80109a4:	eeb4 7b47 	vcmp.f64	d7, d7
 80109a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ac:	ee30 6b40 	vsub.f64	d6, d0, d0
 80109b0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80109b4:	d602      	bvs.n	80109bc <__math_invalid+0x1c>
 80109b6:	2021      	movs	r0, #33	; 0x21
 80109b8:	f7ff bfae 	b.w	8010918 <with_errno>
 80109bc:	4770      	bx	lr

080109be <__math_check_uflow>:
 80109be:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80109c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109c6:	d102      	bne.n	80109ce <__math_check_uflow+0x10>
 80109c8:	2022      	movs	r0, #34	; 0x22
 80109ca:	f7ff bfa5 	b.w	8010918 <with_errno>
 80109ce:	4770      	bx	lr

080109d0 <__math_check_oflow>:
 80109d0:	ed9f 6b07 	vldr	d6, [pc, #28]	; 80109f0 <__math_check_oflow+0x20>
 80109d4:	eeb0 7bc0 	vabs.f64	d7, d0
 80109d8:	eeb4 7b46 	vcmp.f64	d7, d6
 80109dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e0:	dd02      	ble.n	80109e8 <__math_check_oflow+0x18>
 80109e2:	2022      	movs	r0, #34	; 0x22
 80109e4:	f7ff bf98 	b.w	8010918 <with_errno>
 80109e8:	4770      	bx	lr
 80109ea:	bf00      	nop
 80109ec:	f3af 8000 	nop.w
 80109f0:	ffffffff 	.word	0xffffffff
 80109f4:	7fefffff 	.word	0x7fefffff

080109f8 <cos>:
 80109f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80109fa:	eeb0 7b40 	vmov.f64	d7, d0
 80109fe:	ee17 3a90 	vmov	r3, s15
 8010a02:	4a1f      	ldr	r2, [pc, #124]	; (8010a80 <cos+0x88>)
 8010a04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	dc04      	bgt.n	8010a16 <cos+0x1e>
 8010a0c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010a78 <cos+0x80>
 8010a10:	f000 fa72 	bl	8010ef8 <__kernel_cos>
 8010a14:	e004      	b.n	8010a20 <cos+0x28>
 8010a16:	4a1b      	ldr	r2, [pc, #108]	; (8010a84 <cos+0x8c>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	dd04      	ble.n	8010a26 <cos+0x2e>
 8010a1c:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010a20:	b005      	add	sp, #20
 8010a22:	f85d fb04 	ldr.w	pc, [sp], #4
 8010a26:	4668      	mov	r0, sp
 8010a28:	f000 f926 	bl	8010c78 <__ieee754_rem_pio2>
 8010a2c:	f000 0003 	and.w	r0, r0, #3
 8010a30:	2801      	cmp	r0, #1
 8010a32:	d007      	beq.n	8010a44 <cos+0x4c>
 8010a34:	2802      	cmp	r0, #2
 8010a36:	d00e      	beq.n	8010a56 <cos+0x5e>
 8010a38:	b9a0      	cbnz	r0, 8010a64 <cos+0x6c>
 8010a3a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a3e:	ed9d 0b00 	vldr	d0, [sp]
 8010a42:	e7e5      	b.n	8010a10 <cos+0x18>
 8010a44:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a48:	ed9d 0b00 	vldr	d0, [sp]
 8010a4c:	f000 fd40 	bl	80114d0 <__kernel_sin>
 8010a50:	eeb1 0b40 	vneg.f64	d0, d0
 8010a54:	e7e4      	b.n	8010a20 <cos+0x28>
 8010a56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a5a:	ed9d 0b00 	vldr	d0, [sp]
 8010a5e:	f000 fa4b 	bl	8010ef8 <__kernel_cos>
 8010a62:	e7f5      	b.n	8010a50 <cos+0x58>
 8010a64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a68:	ed9d 0b00 	vldr	d0, [sp]
 8010a6c:	2001      	movs	r0, #1
 8010a6e:	f000 fd2f 	bl	80114d0 <__kernel_sin>
 8010a72:	e7d5      	b.n	8010a20 <cos+0x28>
 8010a74:	f3af 8000 	nop.w
	...
 8010a80:	3fe921fb 	.word	0x3fe921fb
 8010a84:	7fefffff 	.word	0x7fefffff

08010a88 <sin>:
 8010a88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a8a:	eeb0 7b40 	vmov.f64	d7, d0
 8010a8e:	ee17 3a90 	vmov	r3, s15
 8010a92:	4a1f      	ldr	r2, [pc, #124]	; (8010b10 <sin+0x88>)
 8010a94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010a98:	4293      	cmp	r3, r2
 8010a9a:	dc05      	bgt.n	8010aa8 <sin+0x20>
 8010a9c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010b08 <sin+0x80>
 8010aa0:	2000      	movs	r0, #0
 8010aa2:	f000 fd15 	bl	80114d0 <__kernel_sin>
 8010aa6:	e004      	b.n	8010ab2 <sin+0x2a>
 8010aa8:	4a1a      	ldr	r2, [pc, #104]	; (8010b14 <sin+0x8c>)
 8010aaa:	4293      	cmp	r3, r2
 8010aac:	dd04      	ble.n	8010ab8 <sin+0x30>
 8010aae:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010ab2:	b005      	add	sp, #20
 8010ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8010ab8:	4668      	mov	r0, sp
 8010aba:	f000 f8dd 	bl	8010c78 <__ieee754_rem_pio2>
 8010abe:	f000 0003 	and.w	r0, r0, #3
 8010ac2:	2801      	cmp	r0, #1
 8010ac4:	d008      	beq.n	8010ad8 <sin+0x50>
 8010ac6:	2802      	cmp	r0, #2
 8010ac8:	d00d      	beq.n	8010ae6 <sin+0x5e>
 8010aca:	b9b0      	cbnz	r0, 8010afa <sin+0x72>
 8010acc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010ad0:	ed9d 0b00 	vldr	d0, [sp]
 8010ad4:	2001      	movs	r0, #1
 8010ad6:	e7e4      	b.n	8010aa2 <sin+0x1a>
 8010ad8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010adc:	ed9d 0b00 	vldr	d0, [sp]
 8010ae0:	f000 fa0a 	bl	8010ef8 <__kernel_cos>
 8010ae4:	e7e5      	b.n	8010ab2 <sin+0x2a>
 8010ae6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010aea:	ed9d 0b00 	vldr	d0, [sp]
 8010aee:	2001      	movs	r0, #1
 8010af0:	f000 fcee 	bl	80114d0 <__kernel_sin>
 8010af4:	eeb1 0b40 	vneg.f64	d0, d0
 8010af8:	e7db      	b.n	8010ab2 <sin+0x2a>
 8010afa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010afe:	ed9d 0b00 	vldr	d0, [sp]
 8010b02:	f000 f9f9 	bl	8010ef8 <__kernel_cos>
 8010b06:	e7f5      	b.n	8010af4 <sin+0x6c>
	...
 8010b10:	3fe921fb 	.word	0x3fe921fb
 8010b14:	7fefffff 	.word	0x7fefffff

08010b18 <log10>:
 8010b18:	b508      	push	{r3, lr}
 8010b1a:	ed2d 8b02 	vpush	{d8}
 8010b1e:	eeb0 8b40 	vmov.f64	d8, d0
 8010b22:	f000 f831 	bl	8010b88 <__ieee754_log10>
 8010b26:	4b16      	ldr	r3, [pc, #88]	; (8010b80 <log10+0x68>)
 8010b28:	f993 3000 	ldrsb.w	r3, [r3]
 8010b2c:	3301      	adds	r3, #1
 8010b2e:	d014      	beq.n	8010b5a <log10+0x42>
 8010b30:	eeb4 8b48 	vcmp.f64	d8, d8
 8010b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b38:	d60f      	bvs.n	8010b5a <log10+0x42>
 8010b3a:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8010b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b42:	d80a      	bhi.n	8010b5a <log10+0x42>
 8010b44:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b4c:	d108      	bne.n	8010b60 <log10+0x48>
 8010b4e:	f7fc ffb1 	bl	800dab4 <__errno>
 8010b52:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010b78 <log10+0x60>
 8010b56:	2322      	movs	r3, #34	; 0x22
 8010b58:	6003      	str	r3, [r0, #0]
 8010b5a:	ecbd 8b02 	vpop	{d8}
 8010b5e:	bd08      	pop	{r3, pc}
 8010b60:	f7fc ffa8 	bl	800dab4 <__errno>
 8010b64:	ecbd 8b02 	vpop	{d8}
 8010b68:	2321      	movs	r3, #33	; 0x21
 8010b6a:	6003      	str	r3, [r0, #0]
 8010b6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010b70:	4804      	ldr	r0, [pc, #16]	; (8010b84 <log10+0x6c>)
 8010b72:	f000 be9d 	b.w	80118b0 <nan>
 8010b76:	bf00      	nop
 8010b78:	00000000 	.word	0x00000000
 8010b7c:	fff00000 	.word	0xfff00000
 8010b80:	240005dc 	.word	0x240005dc
 8010b84:	0801acc8 	.word	0x0801acc8

08010b88 <__ieee754_log10>:
 8010b88:	b510      	push	{r4, lr}
 8010b8a:	ed2d 8b02 	vpush	{d8}
 8010b8e:	b082      	sub	sp, #8
 8010b90:	ed8d 0b00 	vstr	d0, [sp]
 8010b94:	9b01      	ldr	r3, [sp, #4]
 8010b96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010b9a:	da28      	bge.n	8010bee <__ieee754_log10+0x66>
 8010b9c:	9900      	ldr	r1, [sp, #0]
 8010b9e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010ba2:	430a      	orrs	r2, r1
 8010ba4:	d109      	bne.n	8010bba <__ieee754_log10+0x32>
 8010ba6:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8010c40 <__ieee754_log10+0xb8>
 8010baa:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8010c48 <__ieee754_log10+0xc0>
 8010bae:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8010bb2:	b002      	add	sp, #8
 8010bb4:	ecbd 8b02 	vpop	{d8}
 8010bb8:	bd10      	pop	{r4, pc}
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	da04      	bge.n	8010bc8 <__ieee754_log10+0x40>
 8010bbe:	ed9d 7b00 	vldr	d7, [sp]
 8010bc2:	ee37 6b47 	vsub.f64	d6, d7, d7
 8010bc6:	e7f0      	b.n	8010baa <__ieee754_log10+0x22>
 8010bc8:	ed9d 6b00 	vldr	d6, [sp]
 8010bcc:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010c50 <__ieee754_log10+0xc8>
 8010bd0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010bd4:	ed8d 7b00 	vstr	d7, [sp]
 8010bd8:	9b01      	ldr	r3, [sp, #4]
 8010bda:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8010bde:	4924      	ldr	r1, [pc, #144]	; (8010c70 <__ieee754_log10+0xe8>)
 8010be0:	428b      	cmp	r3, r1
 8010be2:	dd06      	ble.n	8010bf2 <__ieee754_log10+0x6a>
 8010be4:	ed9d 7b00 	vldr	d7, [sp]
 8010be8:	ee37 0b07 	vadd.f64	d0, d7, d7
 8010bec:	e7e1      	b.n	8010bb2 <__ieee754_log10+0x2a>
 8010bee:	2200      	movs	r2, #0
 8010bf0:	e7f5      	b.n	8010bde <__ieee754_log10+0x56>
 8010bf2:	1518      	asrs	r0, r3, #20
 8010bf4:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8010bf8:	4410      	add	r0, r2
 8010bfa:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8010bfe:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8010c02:	ee08 3a10 	vmov	s16, r3
 8010c06:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8010c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c0e:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8010c12:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8010c16:	ec43 2b10 	vmov	d0, r2, r3
 8010c1a:	f000 fcb1 	bl	8011580 <log>
 8010c1e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010c58 <__ieee754_log10+0xd0>
 8010c22:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010c26:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010c60 <__ieee754_log10+0xd8>
 8010c2a:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8010c2e:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010c32:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8010c68 <__ieee754_log10+0xe0>
 8010c36:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010c3a:	e7ba      	b.n	8010bb2 <__ieee754_log10+0x2a>
 8010c3c:	f3af 8000 	nop.w
 8010c40:	00000000 	.word	0x00000000
 8010c44:	c3500000 	.word	0xc3500000
	...
 8010c54:	43500000 	.word	0x43500000
 8010c58:	1526e50e 	.word	0x1526e50e
 8010c5c:	3fdbcb7b 	.word	0x3fdbcb7b
 8010c60:	11f12b36 	.word	0x11f12b36
 8010c64:	3d59fef3 	.word	0x3d59fef3
 8010c68:	509f6000 	.word	0x509f6000
 8010c6c:	3fd34413 	.word	0x3fd34413
 8010c70:	7fefffff 	.word	0x7fefffff
 8010c74:	00000000 	.word	0x00000000

08010c78 <__ieee754_rem_pio2>:
 8010c78:	b570      	push	{r4, r5, r6, lr}
 8010c7a:	eeb0 7b40 	vmov.f64	d7, d0
 8010c7e:	ee17 5a90 	vmov	r5, s15
 8010c82:	4b97      	ldr	r3, [pc, #604]	; (8010ee0 <__ieee754_rem_pio2+0x268>)
 8010c84:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010c88:	429e      	cmp	r6, r3
 8010c8a:	b088      	sub	sp, #32
 8010c8c:	4604      	mov	r4, r0
 8010c8e:	dc07      	bgt.n	8010ca0 <__ieee754_rem_pio2+0x28>
 8010c90:	2200      	movs	r2, #0
 8010c92:	2300      	movs	r3, #0
 8010c94:	ed84 0b00 	vstr	d0, [r4]
 8010c98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010c9c:	2000      	movs	r0, #0
 8010c9e:	e01b      	b.n	8010cd8 <__ieee754_rem_pio2+0x60>
 8010ca0:	4b90      	ldr	r3, [pc, #576]	; (8010ee4 <__ieee754_rem_pio2+0x26c>)
 8010ca2:	429e      	cmp	r6, r3
 8010ca4:	dc3b      	bgt.n	8010d1e <__ieee754_rem_pio2+0xa6>
 8010ca6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8010caa:	2d00      	cmp	r5, #0
 8010cac:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8010ea0 <__ieee754_rem_pio2+0x228>
 8010cb0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8010cb4:	dd19      	ble.n	8010cea <__ieee754_rem_pio2+0x72>
 8010cb6:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010cba:	429e      	cmp	r6, r3
 8010cbc:	d00e      	beq.n	8010cdc <__ieee754_rem_pio2+0x64>
 8010cbe:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8010ea8 <__ieee754_rem_pio2+0x230>
 8010cc2:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010cc6:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010cca:	ed84 5b00 	vstr	d5, [r4]
 8010cce:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010cd2:	ed84 7b02 	vstr	d7, [r4, #8]
 8010cd6:	2001      	movs	r0, #1
 8010cd8:	b008      	add	sp, #32
 8010cda:	bd70      	pop	{r4, r5, r6, pc}
 8010cdc:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8010eb0 <__ieee754_rem_pio2+0x238>
 8010ce0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010ce4:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8010eb8 <__ieee754_rem_pio2+0x240>
 8010ce8:	e7eb      	b.n	8010cc2 <__ieee754_rem_pio2+0x4a>
 8010cea:	429e      	cmp	r6, r3
 8010cec:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010cf0:	d00e      	beq.n	8010d10 <__ieee754_rem_pio2+0x98>
 8010cf2:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8010ea8 <__ieee754_rem_pio2+0x230>
 8010cf6:	ee37 5b06 	vadd.f64	d5, d7, d6
 8010cfa:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010cfe:	ed84 5b00 	vstr	d5, [r4]
 8010d02:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010d06:	f04f 30ff 	mov.w	r0, #4294967295
 8010d0a:	ed84 7b02 	vstr	d7, [r4, #8]
 8010d0e:	e7e3      	b.n	8010cd8 <__ieee754_rem_pio2+0x60>
 8010d10:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8010eb0 <__ieee754_rem_pio2+0x238>
 8010d14:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010d18:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8010eb8 <__ieee754_rem_pio2+0x240>
 8010d1c:	e7eb      	b.n	8010cf6 <__ieee754_rem_pio2+0x7e>
 8010d1e:	4b72      	ldr	r3, [pc, #456]	; (8010ee8 <__ieee754_rem_pio2+0x270>)
 8010d20:	429e      	cmp	r6, r3
 8010d22:	dc6e      	bgt.n	8010e02 <__ieee754_rem_pio2+0x18a>
 8010d24:	f000 fd46 	bl	80117b4 <fabs>
 8010d28:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010d2c:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8010ec0 <__ieee754_rem_pio2+0x248>
 8010d30:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010d34:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010d38:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010d3c:	ee17 0a90 	vmov	r0, s15
 8010d40:	eeb1 4b45 	vneg.f64	d4, d5
 8010d44:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8010ea0 <__ieee754_rem_pio2+0x228>
 8010d48:	eea5 0b47 	vfms.f64	d0, d5, d7
 8010d4c:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8010ea8 <__ieee754_rem_pio2+0x230>
 8010d50:	281f      	cmp	r0, #31
 8010d52:	ee25 7b07 	vmul.f64	d7, d5, d7
 8010d56:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010d5a:	dc08      	bgt.n	8010d6e <__ieee754_rem_pio2+0xf6>
 8010d5c:	4b63      	ldr	r3, [pc, #396]	; (8010eec <__ieee754_rem_pio2+0x274>)
 8010d5e:	1e42      	subs	r2, r0, #1
 8010d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d64:	42b3      	cmp	r3, r6
 8010d66:	d002      	beq.n	8010d6e <__ieee754_rem_pio2+0xf6>
 8010d68:	ed84 6b00 	vstr	d6, [r4]
 8010d6c:	e024      	b.n	8010db8 <__ieee754_rem_pio2+0x140>
 8010d6e:	ee16 3a90 	vmov	r3, s13
 8010d72:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010d76:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8010d7a:	2b10      	cmp	r3, #16
 8010d7c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8010d80:	ddf2      	ble.n	8010d68 <__ieee754_rem_pio2+0xf0>
 8010d82:	eeb0 6b40 	vmov.f64	d6, d0
 8010d86:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8010eb0 <__ieee754_rem_pio2+0x238>
 8010d8a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8010d8e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010d92:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010d96:	ed9f 3b48 	vldr	d3, [pc, #288]	; 8010eb8 <__ieee754_rem_pio2+0x240>
 8010d9a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8010d9e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8010da2:	ee13 3a90 	vmov	r3, s7
 8010da6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010daa:	1ad3      	subs	r3, r2, r3
 8010dac:	2b31      	cmp	r3, #49	; 0x31
 8010dae:	dc17      	bgt.n	8010de0 <__ieee754_rem_pio2+0x168>
 8010db0:	eeb0 0b46 	vmov.f64	d0, d6
 8010db4:	ed84 3b00 	vstr	d3, [r4]
 8010db8:	ed94 6b00 	vldr	d6, [r4]
 8010dbc:	2d00      	cmp	r5, #0
 8010dbe:	ee30 0b46 	vsub.f64	d0, d0, d6
 8010dc2:	ee30 7b47 	vsub.f64	d7, d0, d7
 8010dc6:	ed84 7b02 	vstr	d7, [r4, #8]
 8010dca:	da85      	bge.n	8010cd8 <__ieee754_rem_pio2+0x60>
 8010dcc:	eeb1 6b46 	vneg.f64	d6, d6
 8010dd0:	ed84 6b00 	vstr	d6, [r4]
 8010dd4:	eeb1 7b47 	vneg.f64	d7, d7
 8010dd8:	4240      	negs	r0, r0
 8010dda:	ed84 7b02 	vstr	d7, [r4, #8]
 8010dde:	e77b      	b.n	8010cd8 <__ieee754_rem_pio2+0x60>
 8010de0:	ed9f 3b39 	vldr	d3, [pc, #228]	; 8010ec8 <__ieee754_rem_pio2+0x250>
 8010de4:	eeb0 0b46 	vmov.f64	d0, d6
 8010de8:	eea4 0b03 	vfma.f64	d0, d4, d3
 8010dec:	ee36 7b40 	vsub.f64	d7, d6, d0
 8010df0:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8010ed0 <__ieee754_rem_pio2+0x258>
 8010df4:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010df8:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010dfc:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010e00:	e7b2      	b.n	8010d68 <__ieee754_rem_pio2+0xf0>
 8010e02:	4b3b      	ldr	r3, [pc, #236]	; (8010ef0 <__ieee754_rem_pio2+0x278>)
 8010e04:	429e      	cmp	r6, r3
 8010e06:	dd06      	ble.n	8010e16 <__ieee754_rem_pio2+0x19e>
 8010e08:	ee30 7b40 	vsub.f64	d7, d0, d0
 8010e0c:	ed80 7b02 	vstr	d7, [r0, #8]
 8010e10:	ed80 7b00 	vstr	d7, [r0]
 8010e14:	e742      	b.n	8010c9c <__ieee754_rem_pio2+0x24>
 8010e16:	1532      	asrs	r2, r6, #20
 8010e18:	ee10 0a10 	vmov	r0, s0
 8010e1c:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8010e20:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8010e24:	ec41 0b17 	vmov	d7, r0, r1
 8010e28:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8010e2c:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8010ed8 <__ieee754_rem_pio2+0x260>
 8010e30:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8010e34:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010e38:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010e3c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010e40:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8010e44:	a902      	add	r1, sp, #8
 8010e46:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8010e4a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010e4e:	ed8d 6b04 	vstr	d6, [sp, #16]
 8010e52:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010e56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010e5a:	2603      	movs	r6, #3
 8010e5c:	4608      	mov	r0, r1
 8010e5e:	ed91 7b04 	vldr	d7, [r1, #16]
 8010e62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e6a:	4633      	mov	r3, r6
 8010e6c:	f1a1 0108 	sub.w	r1, r1, #8
 8010e70:	f106 36ff 	add.w	r6, r6, #4294967295
 8010e74:	d0f3      	beq.n	8010e5e <__ieee754_rem_pio2+0x1e6>
 8010e76:	491f      	ldr	r1, [pc, #124]	; (8010ef4 <__ieee754_rem_pio2+0x27c>)
 8010e78:	9101      	str	r1, [sp, #4]
 8010e7a:	2102      	movs	r1, #2
 8010e7c:	9100      	str	r1, [sp, #0]
 8010e7e:	4621      	mov	r1, r4
 8010e80:	f000 f8a6 	bl	8010fd0 <__kernel_rem_pio2>
 8010e84:	2d00      	cmp	r5, #0
 8010e86:	f6bf af27 	bge.w	8010cd8 <__ieee754_rem_pio2+0x60>
 8010e8a:	ed94 7b00 	vldr	d7, [r4]
 8010e8e:	eeb1 7b47 	vneg.f64	d7, d7
 8010e92:	ed84 7b00 	vstr	d7, [r4]
 8010e96:	ed94 7b02 	vldr	d7, [r4, #8]
 8010e9a:	e79b      	b.n	8010dd4 <__ieee754_rem_pio2+0x15c>
 8010e9c:	f3af 8000 	nop.w
 8010ea0:	54400000 	.word	0x54400000
 8010ea4:	3ff921fb 	.word	0x3ff921fb
 8010ea8:	1a626331 	.word	0x1a626331
 8010eac:	3dd0b461 	.word	0x3dd0b461
 8010eb0:	1a600000 	.word	0x1a600000
 8010eb4:	3dd0b461 	.word	0x3dd0b461
 8010eb8:	2e037073 	.word	0x2e037073
 8010ebc:	3ba3198a 	.word	0x3ba3198a
 8010ec0:	6dc9c883 	.word	0x6dc9c883
 8010ec4:	3fe45f30 	.word	0x3fe45f30
 8010ec8:	2e000000 	.word	0x2e000000
 8010ecc:	3ba3198a 	.word	0x3ba3198a
 8010ed0:	252049c1 	.word	0x252049c1
 8010ed4:	397b839a 	.word	0x397b839a
 8010ed8:	00000000 	.word	0x00000000
 8010edc:	41700000 	.word	0x41700000
 8010ee0:	3fe921fb 	.word	0x3fe921fb
 8010ee4:	4002d97b 	.word	0x4002d97b
 8010ee8:	413921fb 	.word	0x413921fb
 8010eec:	0801b6a8 	.word	0x0801b6a8
 8010ef0:	7fefffff 	.word	0x7fefffff
 8010ef4:	0801b728 	.word	0x0801b728

08010ef8 <__kernel_cos>:
 8010ef8:	ee10 1a90 	vmov	r1, s1
 8010efc:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010f00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010f04:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8010f08:	da05      	bge.n	8010f16 <__kernel_cos+0x1e>
 8010f0a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8010f0e:	ee17 3a90 	vmov	r3, s15
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d03d      	beq.n	8010f92 <__kernel_cos+0x9a>
 8010f16:	ee20 3b00 	vmul.f64	d3, d0, d0
 8010f1a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010f98 <__kernel_cos+0xa0>
 8010f1e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010fa0 <__kernel_cos+0xa8>
 8010f22:	eea3 6b07 	vfma.f64	d6, d3, d7
 8010f26:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010fa8 <__kernel_cos+0xb0>
 8010f2a:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010f2e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010fb0 <__kernel_cos+0xb8>
 8010f32:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010f36:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010fb8 <__kernel_cos+0xc0>
 8010f3a:	4b23      	ldr	r3, [pc, #140]	; (8010fc8 <__kernel_cos+0xd0>)
 8010f3c:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010f40:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8010fc0 <__kernel_cos+0xc8>
 8010f44:	4299      	cmp	r1, r3
 8010f46:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010f4a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010f4e:	ee26 5b03 	vmul.f64	d5, d6, d3
 8010f52:	ee23 7b07 	vmul.f64	d7, d3, d7
 8010f56:	ee21 6b40 	vnmul.f64	d6, d1, d0
 8010f5a:	eea3 6b05 	vfma.f64	d6, d3, d5
 8010f5e:	dc04      	bgt.n	8010f6a <__kernel_cos+0x72>
 8010f60:	ee37 6b46 	vsub.f64	d6, d7, d6
 8010f64:	ee34 0b46 	vsub.f64	d0, d4, d6
 8010f68:	4770      	bx	lr
 8010f6a:	4b18      	ldr	r3, [pc, #96]	; (8010fcc <__kernel_cos+0xd4>)
 8010f6c:	4299      	cmp	r1, r3
 8010f6e:	dc0d      	bgt.n	8010f8c <__kernel_cos+0x94>
 8010f70:	2200      	movs	r2, #0
 8010f72:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8010f76:	ec43 2b15 	vmov	d5, r2, r3
 8010f7a:	ee34 0b45 	vsub.f64	d0, d4, d5
 8010f7e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010f82:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010f86:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010f8a:	4770      	bx	lr
 8010f8c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8010f90:	e7f3      	b.n	8010f7a <__kernel_cos+0x82>
 8010f92:	eeb0 0b44 	vmov.f64	d0, d4
 8010f96:	4770      	bx	lr
 8010f98:	be8838d4 	.word	0xbe8838d4
 8010f9c:	bda8fae9 	.word	0xbda8fae9
 8010fa0:	bdb4b1c4 	.word	0xbdb4b1c4
 8010fa4:	3e21ee9e 	.word	0x3e21ee9e
 8010fa8:	809c52ad 	.word	0x809c52ad
 8010fac:	be927e4f 	.word	0xbe927e4f
 8010fb0:	19cb1590 	.word	0x19cb1590
 8010fb4:	3efa01a0 	.word	0x3efa01a0
 8010fb8:	16c15177 	.word	0x16c15177
 8010fbc:	bf56c16c 	.word	0xbf56c16c
 8010fc0:	5555554c 	.word	0x5555554c
 8010fc4:	3fa55555 	.word	0x3fa55555
 8010fc8:	3fd33332 	.word	0x3fd33332
 8010fcc:	3fe90000 	.word	0x3fe90000

08010fd0 <__kernel_rem_pio2>:
 8010fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fd4:	ed2d 8b06 	vpush	{d8-d10}
 8010fd8:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 8010fdc:	469b      	mov	fp, r3
 8010fde:	460f      	mov	r7, r1
 8010fe0:	4bcf      	ldr	r3, [pc, #828]	; (8011320 <__kernel_rem_pio2+0x350>)
 8010fe2:	99a0      	ldr	r1, [sp, #640]	; 0x280
 8010fe4:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8010fe8:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8010fec:	9000      	str	r0, [sp, #0]
 8010fee:	f112 0f14 	cmn.w	r2, #20
 8010ff2:	bfa8      	it	ge
 8010ff4:	2318      	movge	r3, #24
 8010ff6:	f10b 31ff 	add.w	r1, fp, #4294967295
 8010ffa:	bfb8      	it	lt
 8010ffc:	2300      	movlt	r3, #0
 8010ffe:	f06f 0417 	mvn.w	r4, #23
 8011002:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 8011308 <__kernel_rem_pio2+0x338>
 8011006:	bfa4      	itt	ge
 8011008:	f1a2 0a03 	subge.w	sl, r2, #3
 801100c:	fb9a f3f3 	sdivge	r3, sl, r3
 8011010:	fb03 4404 	mla	r4, r3, r4, r4
 8011014:	1a5d      	subs	r5, r3, r1
 8011016:	4414      	add	r4, r2
 8011018:	eb09 0601 	add.w	r6, r9, r1
 801101c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 8011020:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 8011024:	2200      	movs	r2, #0
 8011026:	42b2      	cmp	r2, r6
 8011028:	dd12      	ble.n	8011050 <__kernel_rem_pio2+0x80>
 801102a:	aa18      	add	r2, sp, #96	; 0x60
 801102c:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8011030:	460e      	mov	r6, r1
 8011032:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 8011036:	f1cb 0a01 	rsb	sl, fp, #1
 801103a:	eb0a 0006 	add.w	r0, sl, r6
 801103e:	4581      	cmp	r9, r0
 8011040:	db25      	blt.n	801108e <__kernel_rem_pio2+0xbe>
 8011042:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 8011308 <__kernel_rem_pio2+0x338>
 8011046:	f8dd e000 	ldr.w	lr, [sp]
 801104a:	4615      	mov	r5, r2
 801104c:	2000      	movs	r0, #0
 801104e:	e015      	b.n	801107c <__kernel_rem_pio2+0xac>
 8011050:	42d5      	cmn	r5, r2
 8011052:	d409      	bmi.n	8011068 <__kernel_rem_pio2+0x98>
 8011054:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 8011058:	ee07 0a90 	vmov	s15, r0
 801105c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011060:	eca8 7b02 	vstmia	r8!, {d7}
 8011064:	3201      	adds	r2, #1
 8011066:	e7de      	b.n	8011026 <__kernel_rem_pio2+0x56>
 8011068:	eeb0 7b46 	vmov.f64	d7, d6
 801106c:	e7f8      	b.n	8011060 <__kernel_rem_pio2+0x90>
 801106e:	ecbe 5b02 	vldmia	lr!, {d5}
 8011072:	ed95 6b00 	vldr	d6, [r5]
 8011076:	3001      	adds	r0, #1
 8011078:	eea5 7b06 	vfma.f64	d7, d5, d6
 801107c:	4288      	cmp	r0, r1
 801107e:	f1a5 0508 	sub.w	r5, r5, #8
 8011082:	ddf4      	ble.n	801106e <__kernel_rem_pio2+0x9e>
 8011084:	eca8 7b02 	vstmia	r8!, {d7}
 8011088:	3208      	adds	r2, #8
 801108a:	3601      	adds	r6, #1
 801108c:	e7d5      	b.n	801103a <__kernel_rem_pio2+0x6a>
 801108e:	aa04      	add	r2, sp, #16
 8011090:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 8011310 <__kernel_rem_pio2+0x340>
 8011094:	ed9f aba0 	vldr	d10, [pc, #640]	; 8011318 <__kernel_rem_pio2+0x348>
 8011098:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801109c:	9201      	str	r2, [sp, #4]
 801109e:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 80110a2:	464e      	mov	r6, r9
 80110a4:	ab90      	add	r3, sp, #576	; 0x240
 80110a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80110aa:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 80110ae:	ab04      	add	r3, sp, #16
 80110b0:	4618      	mov	r0, r3
 80110b2:	4632      	mov	r2, r6
 80110b4:	2a00      	cmp	r2, #0
 80110b6:	dc4e      	bgt.n	8011156 <__kernel_rem_pio2+0x186>
 80110b8:	4620      	mov	r0, r4
 80110ba:	e9cd 1302 	strd	r1, r3, [sp, #8]
 80110be:	f000 fbff 	bl	80118c0 <scalbn>
 80110c2:	eeb0 8b40 	vmov.f64	d8, d0
 80110c6:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80110ca:	ee28 0b00 	vmul.f64	d0, d8, d0
 80110ce:	f000 fb7b 	bl	80117c8 <floor>
 80110d2:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 80110d6:	eea0 8b47 	vfms.f64	d8, d0, d7
 80110da:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80110de:	2c00      	cmp	r4, #0
 80110e0:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 80110e4:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 80110e8:	ee38 8b40 	vsub.f64	d8, d8, d0
 80110ec:	ee17 8a90 	vmov	r8, s15
 80110f0:	dd46      	ble.n	8011180 <__kernel_rem_pio2+0x1b0>
 80110f2:	1e70      	subs	r0, r6, #1
 80110f4:	aa04      	add	r2, sp, #16
 80110f6:	f1c4 0c18 	rsb	ip, r4, #24
 80110fa:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 80110fe:	fa45 f20c 	asr.w	r2, r5, ip
 8011102:	4490      	add	r8, r2
 8011104:	fa02 f20c 	lsl.w	r2, r2, ip
 8011108:	1aad      	subs	r5, r5, r2
 801110a:	aa04      	add	r2, sp, #16
 801110c:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8011110:	f1c4 0217 	rsb	r2, r4, #23
 8011114:	4115      	asrs	r5, r2
 8011116:	2d00      	cmp	r5, #0
 8011118:	dd41      	ble.n	801119e <__kernel_rem_pio2+0x1ce>
 801111a:	f04f 0c00 	mov.w	ip, #0
 801111e:	f108 0801 	add.w	r8, r8, #1
 8011122:	4660      	mov	r0, ip
 8011124:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8011128:	4566      	cmp	r6, ip
 801112a:	dc69      	bgt.n	8011200 <__kernel_rem_pio2+0x230>
 801112c:	2c00      	cmp	r4, #0
 801112e:	dd03      	ble.n	8011138 <__kernel_rem_pio2+0x168>
 8011130:	2c01      	cmp	r4, #1
 8011132:	d076      	beq.n	8011222 <__kernel_rem_pio2+0x252>
 8011134:	2c02      	cmp	r4, #2
 8011136:	d07f      	beq.n	8011238 <__kernel_rem_pio2+0x268>
 8011138:	2d02      	cmp	r5, #2
 801113a:	d130      	bne.n	801119e <__kernel_rem_pio2+0x1ce>
 801113c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011140:	ee30 8b48 	vsub.f64	d8, d0, d8
 8011144:	b358      	cbz	r0, 801119e <__kernel_rem_pio2+0x1ce>
 8011146:	4620      	mov	r0, r4
 8011148:	9102      	str	r1, [sp, #8]
 801114a:	f000 fbb9 	bl	80118c0 <scalbn>
 801114e:	9902      	ldr	r1, [sp, #8]
 8011150:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011154:	e023      	b.n	801119e <__kernel_rem_pio2+0x1ce>
 8011156:	ee20 7b09 	vmul.f64	d7, d0, d9
 801115a:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801115e:	3a01      	subs	r2, #1
 8011160:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8011164:	ad68      	add	r5, sp, #416	; 0x1a0
 8011166:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801116a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801116e:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8011172:	eca0 0a01 	vstmia	r0!, {s0}
 8011176:	ed95 0b00 	vldr	d0, [r5]
 801117a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801117e:	e799      	b.n	80110b4 <__kernel_rem_pio2+0xe4>
 8011180:	d105      	bne.n	801118e <__kernel_rem_pio2+0x1be>
 8011182:	1e72      	subs	r2, r6, #1
 8011184:	a804      	add	r0, sp, #16
 8011186:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 801118a:	15ed      	asrs	r5, r5, #23
 801118c:	e7c3      	b.n	8011116 <__kernel_rem_pio2+0x146>
 801118e:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011192:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801119a:	da2f      	bge.n	80111fc <__kernel_rem_pio2+0x22c>
 801119c:	2500      	movs	r5, #0
 801119e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80111a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111a6:	f040 8087 	bne.w	80112b8 <__kernel_rem_pio2+0x2e8>
 80111aa:	1e73      	subs	r3, r6, #1
 80111ac:	4618      	mov	r0, r3
 80111ae:	f04f 0c00 	mov.w	ip, #0
 80111b2:	4548      	cmp	r0, r9
 80111b4:	da47      	bge.n	8011246 <__kernel_rem_pio2+0x276>
 80111b6:	f1bc 0f00 	cmp.w	ip, #0
 80111ba:	d070      	beq.n	801129e <__kernel_rem_pio2+0x2ce>
 80111bc:	aa04      	add	r2, sp, #16
 80111be:	3c18      	subs	r4, #24
 80111c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80111c4:	2a00      	cmp	r2, #0
 80111c6:	d075      	beq.n	80112b4 <__kernel_rem_pio2+0x2e4>
 80111c8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80111cc:	4620      	mov	r0, r4
 80111ce:	9300      	str	r3, [sp, #0]
 80111d0:	f000 fb76 	bl	80118c0 <scalbn>
 80111d4:	9b00      	ldr	r3, [sp, #0]
 80111d6:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8011310 <__kernel_rem_pio2+0x340>
 80111da:	461a      	mov	r2, r3
 80111dc:	2a00      	cmp	r2, #0
 80111de:	f280 80ac 	bge.w	801133a <__kernel_rem_pio2+0x36a>
 80111e2:	4619      	mov	r1, r3
 80111e4:	2000      	movs	r0, #0
 80111e6:	2900      	cmp	r1, #0
 80111e8:	f2c0 80cd 	blt.w	8011386 <__kernel_rem_pio2+0x3b6>
 80111ec:	aa68      	add	r2, sp, #416	; 0x1a0
 80111ee:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 80111f2:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8011308 <__kernel_rem_pio2+0x338>
 80111f6:	4e4b      	ldr	r6, [pc, #300]	; (8011324 <__kernel_rem_pio2+0x354>)
 80111f8:	2200      	movs	r2, #0
 80111fa:	e0b8      	b.n	801136e <__kernel_rem_pio2+0x39e>
 80111fc:	2502      	movs	r5, #2
 80111fe:	e78c      	b.n	801111a <__kernel_rem_pio2+0x14a>
 8011200:	681a      	ldr	r2, [r3, #0]
 8011202:	b948      	cbnz	r0, 8011218 <__kernel_rem_pio2+0x248>
 8011204:	b11a      	cbz	r2, 801120e <__kernel_rem_pio2+0x23e>
 8011206:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 801120a:	601a      	str	r2, [r3, #0]
 801120c:	2201      	movs	r2, #1
 801120e:	f10c 0c01 	add.w	ip, ip, #1
 8011212:	3304      	adds	r3, #4
 8011214:	4610      	mov	r0, r2
 8011216:	e787      	b.n	8011128 <__kernel_rem_pio2+0x158>
 8011218:	ebae 0202 	sub.w	r2, lr, r2
 801121c:	601a      	str	r2, [r3, #0]
 801121e:	4602      	mov	r2, r0
 8011220:	e7f5      	b.n	801120e <__kernel_rem_pio2+0x23e>
 8011222:	1e72      	subs	r2, r6, #1
 8011224:	ab04      	add	r3, sp, #16
 8011226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801122a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801122e:	f10d 0c10 	add.w	ip, sp, #16
 8011232:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 8011236:	e77f      	b.n	8011138 <__kernel_rem_pio2+0x168>
 8011238:	1e72      	subs	r2, r6, #1
 801123a:	ab04      	add	r3, sp, #16
 801123c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011240:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011244:	e7f3      	b.n	801122e <__kernel_rem_pio2+0x25e>
 8011246:	aa04      	add	r2, sp, #16
 8011248:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 801124c:	3801      	subs	r0, #1
 801124e:	ea4c 0c02 	orr.w	ip, ip, r2
 8011252:	e7ae      	b.n	80111b2 <__kernel_rem_pio2+0x1e2>
 8011254:	3001      	adds	r0, #1
 8011256:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801125a:	2a00      	cmp	r2, #0
 801125c:	d0fa      	beq.n	8011254 <__kernel_rem_pio2+0x284>
 801125e:	eb06 020b 	add.w	r2, r6, fp
 8011262:	ad18      	add	r5, sp, #96	; 0x60
 8011264:	1c73      	adds	r3, r6, #1
 8011266:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801126a:	4406      	add	r6, r0
 801126c:	429e      	cmp	r6, r3
 801126e:	f6ff af19 	blt.w	80110a4 <__kernel_rem_pio2+0xd4>
 8011272:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 8011276:	9d00      	ldr	r5, [sp, #0]
 8011278:	ee07 0a90 	vmov	s15, r0
 801127c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011280:	2000      	movs	r0, #0
 8011282:	eca2 7b02 	vstmia	r2!, {d7}
 8011286:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011308 <__kernel_rem_pio2+0x338>
 801128a:	4694      	mov	ip, r2
 801128c:	4288      	cmp	r0, r1
 801128e:	dd09      	ble.n	80112a4 <__kernel_rem_pio2+0x2d4>
 8011290:	a868      	add	r0, sp, #416	; 0x1a0
 8011292:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8011296:	ed80 7b00 	vstr	d7, [r0]
 801129a:	3301      	adds	r3, #1
 801129c:	e7e6      	b.n	801126c <__kernel_rem_pio2+0x29c>
 801129e:	9b01      	ldr	r3, [sp, #4]
 80112a0:	2001      	movs	r0, #1
 80112a2:	e7d8      	b.n	8011256 <__kernel_rem_pio2+0x286>
 80112a4:	ecb5 5b02 	vldmia	r5!, {d5}
 80112a8:	ed3c 6b02 	vldmdb	ip!, {d6}
 80112ac:	3001      	adds	r0, #1
 80112ae:	eea5 7b06 	vfma.f64	d7, d5, d6
 80112b2:	e7eb      	b.n	801128c <__kernel_rem_pio2+0x2bc>
 80112b4:	3b01      	subs	r3, #1
 80112b6:	e781      	b.n	80111bc <__kernel_rem_pio2+0x1ec>
 80112b8:	4260      	negs	r0, r4
 80112ba:	eeb0 0b48 	vmov.f64	d0, d8
 80112be:	f000 faff 	bl	80118c0 <scalbn>
 80112c2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8011318 <__kernel_rem_pio2+0x348>
 80112c6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80112ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112ce:	db2b      	blt.n	8011328 <__kernel_rem_pio2+0x358>
 80112d0:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8011310 <__kernel_rem_pio2+0x340>
 80112d4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80112d8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80112dc:	aa04      	add	r2, sp, #16
 80112de:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80112e2:	eea5 0b46 	vfms.f64	d0, d5, d6
 80112e6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80112ea:	a904      	add	r1, sp, #16
 80112ec:	ee10 3a10 	vmov	r3, s0
 80112f0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80112f4:	ee17 2a10 	vmov	r2, s14
 80112f8:	1c73      	adds	r3, r6, #1
 80112fa:	3418      	adds	r4, #24
 80112fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011300:	e762      	b.n	80111c8 <__kernel_rem_pio2+0x1f8>
 8011302:	bf00      	nop
 8011304:	f3af 8000 	nop.w
	...
 8011314:	3e700000 	.word	0x3e700000
 8011318:	00000000 	.word	0x00000000
 801131c:	41700000 	.word	0x41700000
 8011320:	0801b870 	.word	0x0801b870
 8011324:	0801b830 	.word	0x0801b830
 8011328:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801132c:	aa04      	add	r2, sp, #16
 801132e:	ee10 3a10 	vmov	r3, s0
 8011332:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8011336:	4633      	mov	r3, r6
 8011338:	e746      	b.n	80111c8 <__kernel_rem_pio2+0x1f8>
 801133a:	a804      	add	r0, sp, #16
 801133c:	a968      	add	r1, sp, #416	; 0x1a0
 801133e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8011342:	9000      	str	r0, [sp, #0]
 8011344:	ee07 0a90 	vmov	s15, r0
 8011348:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801134c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011350:	3a01      	subs	r2, #1
 8011352:	ee27 7b00 	vmul.f64	d7, d7, d0
 8011356:	ee20 0b06 	vmul.f64	d0, d0, d6
 801135a:	ed81 7b00 	vstr	d7, [r1]
 801135e:	e73d      	b.n	80111dc <__kernel_rem_pio2+0x20c>
 8011360:	ecb6 5b02 	vldmia	r6!, {d5}
 8011364:	ecb4 6b02 	vldmia	r4!, {d6}
 8011368:	3201      	adds	r2, #1
 801136a:	eea5 7b06 	vfma.f64	d7, d5, d6
 801136e:	454a      	cmp	r2, r9
 8011370:	dc01      	bgt.n	8011376 <__kernel_rem_pio2+0x3a6>
 8011372:	4290      	cmp	r0, r2
 8011374:	daf4      	bge.n	8011360 <__kernel_rem_pio2+0x390>
 8011376:	aa40      	add	r2, sp, #256	; 0x100
 8011378:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801137c:	ed82 7b00 	vstr	d7, [r2]
 8011380:	3901      	subs	r1, #1
 8011382:	3001      	adds	r0, #1
 8011384:	e72f      	b.n	80111e6 <__kernel_rem_pio2+0x216>
 8011386:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8011388:	2a02      	cmp	r2, #2
 801138a:	dc0a      	bgt.n	80113a2 <__kernel_rem_pio2+0x3d2>
 801138c:	2a00      	cmp	r2, #0
 801138e:	dc5a      	bgt.n	8011446 <__kernel_rem_pio2+0x476>
 8011390:	d039      	beq.n	8011406 <__kernel_rem_pio2+0x436>
 8011392:	f008 0007 	and.w	r0, r8, #7
 8011396:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 801139a:	ecbd 8b06 	vpop	{d8-d10}
 801139e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113a2:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 80113a4:	2a03      	cmp	r2, #3
 80113a6:	d1f4      	bne.n	8011392 <__kernel_rem_pio2+0x3c2>
 80113a8:	aa40      	add	r2, sp, #256	; 0x100
 80113aa:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80113ae:	4611      	mov	r1, r2
 80113b0:	4618      	mov	r0, r3
 80113b2:	2800      	cmp	r0, #0
 80113b4:	f1a1 0108 	sub.w	r1, r1, #8
 80113b8:	dc52      	bgt.n	8011460 <__kernel_rem_pio2+0x490>
 80113ba:	4619      	mov	r1, r3
 80113bc:	2901      	cmp	r1, #1
 80113be:	f1a2 0208 	sub.w	r2, r2, #8
 80113c2:	dc5d      	bgt.n	8011480 <__kernel_rem_pio2+0x4b0>
 80113c4:	ed9f 7b40 	vldr	d7, [pc, #256]	; 80114c8 <__kernel_rem_pio2+0x4f8>
 80113c8:	2b01      	cmp	r3, #1
 80113ca:	dc69      	bgt.n	80114a0 <__kernel_rem_pio2+0x4d0>
 80113cc:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 80113d0:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 80113d4:	2d00      	cmp	r5, #0
 80113d6:	d16c      	bne.n	80114b2 <__kernel_rem_pio2+0x4e2>
 80113d8:	ed87 5b00 	vstr	d5, [r7]
 80113dc:	ed87 6b02 	vstr	d6, [r7, #8]
 80113e0:	ed87 7b04 	vstr	d7, [r7, #16]
 80113e4:	e7d5      	b.n	8011392 <__kernel_rem_pio2+0x3c2>
 80113e6:	aa40      	add	r2, sp, #256	; 0x100
 80113e8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80113ec:	ed92 6b00 	vldr	d6, [r2]
 80113f0:	3b01      	subs	r3, #1
 80113f2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	daf5      	bge.n	80113e6 <__kernel_rem_pio2+0x416>
 80113fa:	b10d      	cbz	r5, 8011400 <__kernel_rem_pio2+0x430>
 80113fc:	eeb1 7b47 	vneg.f64	d7, d7
 8011400:	ed87 7b00 	vstr	d7, [r7]
 8011404:	e7c5      	b.n	8011392 <__kernel_rem_pio2+0x3c2>
 8011406:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80114c8 <__kernel_rem_pio2+0x4f8>
 801140a:	e7f4      	b.n	80113f6 <__kernel_rem_pio2+0x426>
 801140c:	a940      	add	r1, sp, #256	; 0x100
 801140e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8011412:	ed91 7b00 	vldr	d7, [r1]
 8011416:	3a01      	subs	r2, #1
 8011418:	ee36 6b07 	vadd.f64	d6, d6, d7
 801141c:	2a00      	cmp	r2, #0
 801141e:	daf5      	bge.n	801140c <__kernel_rem_pio2+0x43c>
 8011420:	b1ad      	cbz	r5, 801144e <__kernel_rem_pio2+0x47e>
 8011422:	eeb1 7b46 	vneg.f64	d7, d6
 8011426:	ed87 7b00 	vstr	d7, [r7]
 801142a:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 801142e:	a942      	add	r1, sp, #264	; 0x108
 8011430:	2201      	movs	r2, #1
 8011432:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011436:	4293      	cmp	r3, r2
 8011438:	da0c      	bge.n	8011454 <__kernel_rem_pio2+0x484>
 801143a:	b10d      	cbz	r5, 8011440 <__kernel_rem_pio2+0x470>
 801143c:	eeb1 7b47 	vneg.f64	d7, d7
 8011440:	ed87 7b02 	vstr	d7, [r7, #8]
 8011444:	e7a5      	b.n	8011392 <__kernel_rem_pio2+0x3c2>
 8011446:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80114c8 <__kernel_rem_pio2+0x4f8>
 801144a:	461a      	mov	r2, r3
 801144c:	e7e6      	b.n	801141c <__kernel_rem_pio2+0x44c>
 801144e:	eeb0 7b46 	vmov.f64	d7, d6
 8011452:	e7e8      	b.n	8011426 <__kernel_rem_pio2+0x456>
 8011454:	ecb1 6b02 	vldmia	r1!, {d6}
 8011458:	3201      	adds	r2, #1
 801145a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801145e:	e7ea      	b.n	8011436 <__kernel_rem_pio2+0x466>
 8011460:	ed91 7b00 	vldr	d7, [r1]
 8011464:	ed91 5b02 	vldr	d5, [r1, #8]
 8011468:	3801      	subs	r0, #1
 801146a:	ee37 6b05 	vadd.f64	d6, d7, d5
 801146e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011472:	ed81 6b00 	vstr	d6, [r1]
 8011476:	ee37 7b05 	vadd.f64	d7, d7, d5
 801147a:	ed81 7b02 	vstr	d7, [r1, #8]
 801147e:	e798      	b.n	80113b2 <__kernel_rem_pio2+0x3e2>
 8011480:	ed92 7b00 	vldr	d7, [r2]
 8011484:	ed92 5b02 	vldr	d5, [r2, #8]
 8011488:	3901      	subs	r1, #1
 801148a:	ee37 6b05 	vadd.f64	d6, d7, d5
 801148e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011492:	ed82 6b00 	vstr	d6, [r2]
 8011496:	ee37 7b05 	vadd.f64	d7, d7, d5
 801149a:	ed82 7b02 	vstr	d7, [r2, #8]
 801149e:	e78d      	b.n	80113bc <__kernel_rem_pio2+0x3ec>
 80114a0:	aa40      	add	r2, sp, #256	; 0x100
 80114a2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80114a6:	ed92 6b00 	vldr	d6, [r2]
 80114aa:	3b01      	subs	r3, #1
 80114ac:	ee37 7b06 	vadd.f64	d7, d7, d6
 80114b0:	e78a      	b.n	80113c8 <__kernel_rem_pio2+0x3f8>
 80114b2:	eeb1 5b45 	vneg.f64	d5, d5
 80114b6:	eeb1 6b46 	vneg.f64	d6, d6
 80114ba:	ed87 5b00 	vstr	d5, [r7]
 80114be:	eeb1 7b47 	vneg.f64	d7, d7
 80114c2:	ed87 6b02 	vstr	d6, [r7, #8]
 80114c6:	e78b      	b.n	80113e0 <__kernel_rem_pio2+0x410>
	...

080114d0 <__kernel_sin>:
 80114d0:	ee10 3a90 	vmov	r3, s1
 80114d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80114d8:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80114dc:	da04      	bge.n	80114e8 <__kernel_sin+0x18>
 80114de:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80114e2:	ee17 3a90 	vmov	r3, s15
 80114e6:	b35b      	cbz	r3, 8011540 <__kernel_sin+0x70>
 80114e8:	ee20 6b00 	vmul.f64	d6, d0, d0
 80114ec:	ee20 5b06 	vmul.f64	d5, d0, d6
 80114f0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011548 <__kernel_sin+0x78>
 80114f4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011550 <__kernel_sin+0x80>
 80114f8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80114fc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011558 <__kernel_sin+0x88>
 8011500:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011504:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011560 <__kernel_sin+0x90>
 8011508:	eea7 4b06 	vfma.f64	d4, d7, d6
 801150c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011568 <__kernel_sin+0x98>
 8011510:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011514:	b930      	cbnz	r0, 8011524 <__kernel_sin+0x54>
 8011516:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011570 <__kernel_sin+0xa0>
 801151a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801151e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011522:	4770      	bx	lr
 8011524:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8011528:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 801152c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8011530:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8011534:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8011578 <__kernel_sin+0xa8>
 8011538:	eea5 1b07 	vfma.f64	d1, d5, d7
 801153c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8011540:	4770      	bx	lr
 8011542:	bf00      	nop
 8011544:	f3af 8000 	nop.w
 8011548:	5acfd57c 	.word	0x5acfd57c
 801154c:	3de5d93a 	.word	0x3de5d93a
 8011550:	8a2b9ceb 	.word	0x8a2b9ceb
 8011554:	be5ae5e6 	.word	0xbe5ae5e6
 8011558:	57b1fe7d 	.word	0x57b1fe7d
 801155c:	3ec71de3 	.word	0x3ec71de3
 8011560:	19c161d5 	.word	0x19c161d5
 8011564:	bf2a01a0 	.word	0xbf2a01a0
 8011568:	1110f8a6 	.word	0x1110f8a6
 801156c:	3f811111 	.word	0x3f811111
 8011570:	55555549 	.word	0x55555549
 8011574:	bfc55555 	.word	0xbfc55555
 8011578:	55555549 	.word	0x55555549
 801157c:	3fc55555 	.word	0x3fc55555

08011580 <log>:
 8011580:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8011584:	ed2d 8b02 	vpush	{d8}
 8011588:	b082      	sub	sp, #8
 801158a:	ed8d 0b00 	vstr	d0, [sp]
 801158e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011592:	2600      	movs	r6, #0
 8011594:	1994      	adds	r4, r2, r6
 8011596:	4e80      	ldr	r6, [pc, #512]	; (8011798 <log+0x218>)
 8011598:	4f80      	ldr	r7, [pc, #512]	; (801179c <log+0x21c>)
 801159a:	eb43 0506 	adc.w	r5, r3, r6
 801159e:	42af      	cmp	r7, r5
 80115a0:	f04f 36ff 	mov.w	r6, #4294967295
 80115a4:	bf08      	it	eq
 80115a6:	42a6      	cmpeq	r6, r4
 80115a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80115ac:	d363      	bcc.n	8011676 <log+0xf6>
 80115ae:	497c      	ldr	r1, [pc, #496]	; (80117a0 <log+0x220>)
 80115b0:	2000      	movs	r0, #0
 80115b2:	428b      	cmp	r3, r1
 80115b4:	bf08      	it	eq
 80115b6:	4282      	cmpeq	r2, r0
 80115b8:	f000 80de 	beq.w	8011778 <log+0x1f8>
 80115bc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80115c0:	ee30 7b47 	vsub.f64	d7, d0, d7
 80115c4:	4b77      	ldr	r3, [pc, #476]	; (80117a4 <log+0x224>)
 80115c6:	ee27 1b07 	vmul.f64	d1, d7, d7
 80115ca:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 80115ce:	ee27 3b01 	vmul.f64	d3, d7, d1
 80115d2:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 80115d6:	eea6 4b07 	vfma.f64	d4, d6, d7
 80115da:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 80115de:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 80115e2:	eea6 4b01 	vfma.f64	d4, d6, d1
 80115e6:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 80115ea:	eea5 6b07 	vfma.f64	d6, d5, d7
 80115ee:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 80115f2:	eea5 6b01 	vfma.f64	d6, d5, d1
 80115f6:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 80115fa:	eeb0 2b46 	vmov.f64	d2, d6
 80115fe:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 8011602:	eea5 6b07 	vfma.f64	d6, d5, d7
 8011606:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 801160a:	eea5 6b01 	vfma.f64	d6, d5, d1
 801160e:	ed93 5b22 	vldr	d5, [r3, #136]	; 0x88
 8011612:	ed93 1b0e 	vldr	d1, [r3, #56]	; 0x38
 8011616:	eea5 6b03 	vfma.f64	d6, d5, d3
 801161a:	eea6 2b03 	vfma.f64	d2, d6, d3
 801161e:	ed9f 6b58 	vldr	d6, [pc, #352]	; 8011780 <log+0x200>
 8011622:	eea2 4b03 	vfma.f64	d4, d2, d3
 8011626:	eeb0 2b47 	vmov.f64	d2, d7
 801162a:	eea7 2b06 	vfma.f64	d2, d7, d6
 801162e:	eea7 2b46 	vfms.f64	d2, d7, d6
 8011632:	eeb0 6b47 	vmov.f64	d6, d7
 8011636:	ee37 8b42 	vsub.f64	d8, d7, d2
 801163a:	ee22 0b02 	vmul.f64	d0, d2, d2
 801163e:	eea0 6b01 	vfma.f64	d6, d0, d1
 8011642:	ee37 5b46 	vsub.f64	d5, d7, d6
 8011646:	ee37 7b02 	vadd.f64	d7, d7, d2
 801164a:	eea0 5b01 	vfma.f64	d5, d0, d1
 801164e:	ee21 1b08 	vmul.f64	d1, d1, d8
 8011652:	eea1 5b07 	vfma.f64	d5, d1, d7
 8011656:	eeb0 7b45 	vmov.f64	d7, d5
 801165a:	eea4 7b03 	vfma.f64	d7, d4, d3
 801165e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8011662:	ed8d 7b00 	vstr	d7, [sp]
 8011666:	ed9d 0b00 	vldr	d0, [sp]
 801166a:	b002      	add	sp, #8
 801166c:	ecbd 8b02 	vpop	{d8}
 8011670:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011674:	4770      	bx	lr
 8011676:	f1ac 0510 	sub.w	r5, ip, #16
 801167a:	f647 74df 	movw	r4, #32735	; 0x7fdf
 801167e:	42a5      	cmp	r5, r4
 8011680:	d930      	bls.n	80116e4 <log+0x164>
 8011682:	1890      	adds	r0, r2, r2
 8011684:	eb43 0103 	adc.w	r1, r3, r3
 8011688:	4301      	orrs	r1, r0
 801168a:	d107      	bne.n	801169c <log+0x11c>
 801168c:	2001      	movs	r0, #1
 801168e:	b002      	add	sp, #8
 8011690:	ecbd 8b02 	vpop	{d8}
 8011694:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011698:	f7ff b96a 	b.w	8010970 <__math_divzero>
 801169c:	4942      	ldr	r1, [pc, #264]	; (80117a8 <log+0x228>)
 801169e:	2000      	movs	r0, #0
 80116a0:	428b      	cmp	r3, r1
 80116a2:	bf08      	it	eq
 80116a4:	4282      	cmpeq	r2, r0
 80116a6:	d0de      	beq.n	8011666 <log+0xe6>
 80116a8:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
 80116ac:	d104      	bne.n	80116b8 <log+0x138>
 80116ae:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 80116b2:	ea31 010c 	bics.w	r1, r1, ip
 80116b6:	d108      	bne.n	80116ca <log+0x14a>
 80116b8:	ed9d 0b00 	vldr	d0, [sp]
 80116bc:	b002      	add	sp, #8
 80116be:	ecbd 8b02 	vpop	{d8}
 80116c2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80116c6:	f7ff b96b 	b.w	80109a0 <__math_invalid>
 80116ca:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011788 <log+0x208>
 80116ce:	ed9d 6b00 	vldr	d6, [sp]
 80116d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80116d6:	ec56 5b17 	vmov	r5, r6, d7
 80116da:	4834      	ldr	r0, [pc, #208]	; (80117ac <log+0x22c>)
 80116dc:	2400      	movs	r4, #0
 80116de:	192a      	adds	r2, r5, r4
 80116e0:	eb46 0300 	adc.w	r3, r6, r0
 80116e4:	2100      	movs	r1, #0
 80116e6:	1851      	adds	r1, r2, r1
 80116e8:	4931      	ldr	r1, [pc, #196]	; (80117b0 <log+0x230>)
 80116ea:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 80116ee:	eb43 0101 	adc.w	r1, r3, r1
 80116f2:	0d0c      	lsrs	r4, r1, #20
 80116f4:	2500      	movs	r5, #0
 80116f6:	ebb2 0805 	subs.w	r8, r2, r5
 80116fa:	ea4f 5404 	mov.w	r4, r4, lsl #20
 80116fe:	eb63 0904 	sbc.w	r9, r3, r4
 8011702:	4b28      	ldr	r3, [pc, #160]	; (80117a4 <log+0x224>)
 8011704:	f3c1 3046 	ubfx	r0, r1, #13, #7
 8011708:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 801170c:	ed92 7b24 	vldr	d7, [r2, #144]	; 0x90
 8011710:	ec49 8b16 	vmov	d6, r8, r9
 8011714:	1509      	asrs	r1, r1, #20
 8011716:	eea6 4b07 	vfma.f64	d4, d6, d7
 801171a:	ee07 1a90 	vmov	s15, r1
 801171e:	ee24 1b04 	vmul.f64	d1, d4, d4
 8011722:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8011726:	ed93 5b00 	vldr	d5, [r3]
 801172a:	ee24 0b01 	vmul.f64	d0, d4, d1
 801172e:	ed93 3b02 	vldr	d3, [r3, #8]
 8011732:	ed92 7b26 	vldr	d7, [r2, #152]	; 0x98
 8011736:	eea5 7b06 	vfma.f64	d7, d5, d6
 801173a:	ee34 5b07 	vadd.f64	d5, d4, d7
 801173e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011742:	ee37 7b04 	vadd.f64	d7, d7, d4
 8011746:	eea3 7b06 	vfma.f64	d7, d3, d6
 801174a:	ed93 6b04 	vldr	d6, [r3, #16]
 801174e:	ed93 3b08 	vldr	d3, [r3, #32]
 8011752:	eea6 7b01 	vfma.f64	d7, d6, d1
 8011756:	ed93 6b06 	vldr	d6, [r3, #24]
 801175a:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 801175e:	eea3 6b04 	vfma.f64	d6, d3, d4
 8011762:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 8011766:	eea2 3b04 	vfma.f64	d3, d2, d4
 801176a:	eea3 6b01 	vfma.f64	d6, d3, d1
 801176e:	eea0 7b06 	vfma.f64	d7, d0, d6
 8011772:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011776:	e774      	b.n	8011662 <log+0xe2>
 8011778:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8011790 <log+0x210>
 801177c:	e771      	b.n	8011662 <log+0xe2>
 801177e:	bf00      	nop
 8011780:	00000000 	.word	0x00000000
 8011784:	41a00000 	.word	0x41a00000
 8011788:	00000000 	.word	0x00000000
 801178c:	43300000 	.word	0x43300000
	...
 8011798:	c0120000 	.word	0xc0120000
 801179c:	000308ff 	.word	0x000308ff
 80117a0:	3ff00000 	.word	0x3ff00000
 80117a4:	0801b880 	.word	0x0801b880
 80117a8:	7ff00000 	.word	0x7ff00000
 80117ac:	fcc00000 	.word	0xfcc00000
 80117b0:	c01a0000 	.word	0xc01a0000

080117b4 <fabs>:
 80117b4:	ec51 0b10 	vmov	r0, r1, d0
 80117b8:	ee10 2a10 	vmov	r2, s0
 80117bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80117c0:	ec43 2b10 	vmov	d0, r2, r3
 80117c4:	4770      	bx	lr
	...

080117c8 <floor>:
 80117c8:	ee10 1a90 	vmov	r1, s1
 80117cc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80117d0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80117d4:	2b13      	cmp	r3, #19
 80117d6:	b530      	push	{r4, r5, lr}
 80117d8:	ee10 0a10 	vmov	r0, s0
 80117dc:	ee10 5a10 	vmov	r5, s0
 80117e0:	dc31      	bgt.n	8011846 <floor+0x7e>
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	da15      	bge.n	8011812 <floor+0x4a>
 80117e6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80118a0 <floor+0xd8>
 80117ea:	ee30 0b07 	vadd.f64	d0, d0, d7
 80117ee:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80117f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f6:	dd07      	ble.n	8011808 <floor+0x40>
 80117f8:	2900      	cmp	r1, #0
 80117fa:	da4e      	bge.n	801189a <floor+0xd2>
 80117fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011800:	4318      	orrs	r0, r3
 8011802:	d001      	beq.n	8011808 <floor+0x40>
 8011804:	4928      	ldr	r1, [pc, #160]	; (80118a8 <floor+0xe0>)
 8011806:	2000      	movs	r0, #0
 8011808:	460b      	mov	r3, r1
 801180a:	4602      	mov	r2, r0
 801180c:	ec43 2b10 	vmov	d0, r2, r3
 8011810:	e020      	b.n	8011854 <floor+0x8c>
 8011812:	4a26      	ldr	r2, [pc, #152]	; (80118ac <floor+0xe4>)
 8011814:	411a      	asrs	r2, r3
 8011816:	ea01 0402 	and.w	r4, r1, r2
 801181a:	4304      	orrs	r4, r0
 801181c:	d01a      	beq.n	8011854 <floor+0x8c>
 801181e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80118a0 <floor+0xd8>
 8011822:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011826:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801182a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801182e:	ddeb      	ble.n	8011808 <floor+0x40>
 8011830:	2900      	cmp	r1, #0
 8011832:	bfbe      	ittt	lt
 8011834:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8011838:	fa40 f303 	asrlt.w	r3, r0, r3
 801183c:	18c9      	addlt	r1, r1, r3
 801183e:	ea21 0102 	bic.w	r1, r1, r2
 8011842:	2000      	movs	r0, #0
 8011844:	e7e0      	b.n	8011808 <floor+0x40>
 8011846:	2b33      	cmp	r3, #51	; 0x33
 8011848:	dd05      	ble.n	8011856 <floor+0x8e>
 801184a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801184e:	d101      	bne.n	8011854 <floor+0x8c>
 8011850:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011854:	bd30      	pop	{r4, r5, pc}
 8011856:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 801185a:	f04f 32ff 	mov.w	r2, #4294967295
 801185e:	40e2      	lsrs	r2, r4
 8011860:	4202      	tst	r2, r0
 8011862:	d0f7      	beq.n	8011854 <floor+0x8c>
 8011864:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80118a0 <floor+0xd8>
 8011868:	ee30 0b07 	vadd.f64	d0, d0, d7
 801186c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011874:	ddc8      	ble.n	8011808 <floor+0x40>
 8011876:	2900      	cmp	r1, #0
 8011878:	da02      	bge.n	8011880 <floor+0xb8>
 801187a:	2b14      	cmp	r3, #20
 801187c:	d103      	bne.n	8011886 <floor+0xbe>
 801187e:	3101      	adds	r1, #1
 8011880:	ea20 0002 	bic.w	r0, r0, r2
 8011884:	e7c0      	b.n	8011808 <floor+0x40>
 8011886:	2401      	movs	r4, #1
 8011888:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801188c:	fa04 f303 	lsl.w	r3, r4, r3
 8011890:	4418      	add	r0, r3
 8011892:	42a8      	cmp	r0, r5
 8011894:	bf38      	it	cc
 8011896:	1909      	addcc	r1, r1, r4
 8011898:	e7f2      	b.n	8011880 <floor+0xb8>
 801189a:	2000      	movs	r0, #0
 801189c:	4601      	mov	r1, r0
 801189e:	e7b3      	b.n	8011808 <floor+0x40>
 80118a0:	8800759c 	.word	0x8800759c
 80118a4:	7e37e43c 	.word	0x7e37e43c
 80118a8:	bff00000 	.word	0xbff00000
 80118ac:	000fffff 	.word	0x000fffff

080118b0 <nan>:
 80118b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118b8 <nan+0x8>
 80118b4:	4770      	bx	lr
 80118b6:	bf00      	nop
 80118b8:	00000000 	.word	0x00000000
 80118bc:	7ff80000 	.word	0x7ff80000

080118c0 <scalbn>:
 80118c0:	b082      	sub	sp, #8
 80118c2:	ed8d 0b00 	vstr	d0, [sp]
 80118c6:	9b01      	ldr	r3, [sp, #4]
 80118c8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80118cc:	b9a2      	cbnz	r2, 80118f8 <scalbn+0x38>
 80118ce:	9a00      	ldr	r2, [sp, #0]
 80118d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80118d4:	4313      	orrs	r3, r2
 80118d6:	d03a      	beq.n	801194e <scalbn+0x8e>
 80118d8:	ed9f 7b35 	vldr	d7, [pc, #212]	; 80119b0 <scalbn+0xf0>
 80118dc:	4b40      	ldr	r3, [pc, #256]	; (80119e0 <scalbn+0x120>)
 80118de:	ee20 7b07 	vmul.f64	d7, d0, d7
 80118e2:	4298      	cmp	r0, r3
 80118e4:	ed8d 7b00 	vstr	d7, [sp]
 80118e8:	da11      	bge.n	801190e <scalbn+0x4e>
 80118ea:	ed9f 7b33 	vldr	d7, [pc, #204]	; 80119b8 <scalbn+0xf8>
 80118ee:	ed9d 6b00 	vldr	d6, [sp]
 80118f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80118f6:	e007      	b.n	8011908 <scalbn+0x48>
 80118f8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80118fc:	428a      	cmp	r2, r1
 80118fe:	d10a      	bne.n	8011916 <scalbn+0x56>
 8011900:	ed9d 7b00 	vldr	d7, [sp]
 8011904:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011908:	ed8d 7b00 	vstr	d7, [sp]
 801190c:	e01f      	b.n	801194e <scalbn+0x8e>
 801190e:	9b01      	ldr	r3, [sp, #4]
 8011910:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011914:	3a36      	subs	r2, #54	; 0x36
 8011916:	4402      	add	r2, r0
 8011918:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801191c:	428a      	cmp	r2, r1
 801191e:	dd0a      	ble.n	8011936 <scalbn+0x76>
 8011920:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80119c0 <scalbn+0x100>
 8011924:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80119c8 <scalbn+0x108>
 8011928:	eeb0 6b47 	vmov.f64	d6, d7
 801192c:	9b01      	ldr	r3, [sp, #4]
 801192e:	2b00      	cmp	r3, #0
 8011930:	fe27 7b05 	vselge.f64	d7, d7, d5
 8011934:	e7dd      	b.n	80118f2 <scalbn+0x32>
 8011936:	2a00      	cmp	r2, #0
 8011938:	dd0d      	ble.n	8011956 <scalbn+0x96>
 801193a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801193e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011942:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011946:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801194a:	e9cd 0100 	strd	r0, r1, [sp]
 801194e:	ed9d 0b00 	vldr	d0, [sp]
 8011952:	b002      	add	sp, #8
 8011954:	4770      	bx	lr
 8011956:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801195a:	da18      	bge.n	801198e <scalbn+0xce>
 801195c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011960:	4298      	cmp	r0, r3
 8011962:	9b01      	ldr	r3, [sp, #4]
 8011964:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011968:	dd09      	ble.n	801197e <scalbn+0xbe>
 801196a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80119c0 <scalbn+0x100>
 801196e:	ed9f 5b16 	vldr	d5, [pc, #88]	; 80119c8 <scalbn+0x108>
 8011972:	eeb0 6b47 	vmov.f64	d6, d7
 8011976:	2b00      	cmp	r3, #0
 8011978:	fe07 7b05 	vseleq.f64	d7, d7, d5
 801197c:	e7b9      	b.n	80118f2 <scalbn+0x32>
 801197e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80119b8 <scalbn+0xf8>
 8011982:	ed9f 5b13 	vldr	d5, [pc, #76]	; 80119d0 <scalbn+0x110>
 8011986:	eeb0 6b47 	vmov.f64	d6, d7
 801198a:	2b00      	cmp	r3, #0
 801198c:	e7f4      	b.n	8011978 <scalbn+0xb8>
 801198e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011992:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011996:	3236      	adds	r2, #54	; 0x36
 8011998:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801199c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80119a0:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80119d8 <scalbn+0x118>
 80119a4:	ec41 0b17 	vmov	d7, r0, r1
 80119a8:	e7a3      	b.n	80118f2 <scalbn+0x32>
 80119aa:	bf00      	nop
 80119ac:	f3af 8000 	nop.w
 80119b0:	00000000 	.word	0x00000000
 80119b4:	43500000 	.word	0x43500000
 80119b8:	c2f8f359 	.word	0xc2f8f359
 80119bc:	01a56e1f 	.word	0x01a56e1f
 80119c0:	8800759c 	.word	0x8800759c
 80119c4:	7e37e43c 	.word	0x7e37e43c
 80119c8:	8800759c 	.word	0x8800759c
 80119cc:	fe37e43c 	.word	0xfe37e43c
 80119d0:	c2f8f359 	.word	0xc2f8f359
 80119d4:	81a56e1f 	.word	0x81a56e1f
 80119d8:	00000000 	.word	0x00000000
 80119dc:	3c900000 	.word	0x3c900000
 80119e0:	ffff3cb0 	.word	0xffff3cb0

080119e4 <_init>:
 80119e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119e6:	bf00      	nop
 80119e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119ea:	bc08      	pop	{r3}
 80119ec:	469e      	mov	lr, r3
 80119ee:	4770      	bx	lr

080119f0 <_fini>:
 80119f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119f2:	bf00      	nop
 80119f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119f6:	bc08      	pop	{r3}
 80119f8:	469e      	mov	lr, r3
 80119fa:	4770      	bx	lr
