[
  {
    "name": "DESIGN_ID",
    "description": "Design ID code fixed by HDMI that Identifies the\ninstantiated DWC_hdmi_tx controller. For example,\nDWC_hdmi_tx 2.11a, DESIGN_ID = 21",
    "size": "8",
    "offset": "0",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DESIGN_ID",
        "access": "R",
        "description": "Design ID code fixed by HDMI that Identifies the\ninstantiated DWC_hdmi_tx controller. For example,\nDWC_hdmi_tx 2.11a, DESIGN_ID = 21",
        "reset_value": "0x21"
      }
    ]
  },
  {
    "name": "REVISION_ID",
    "description": "Revision ID code fixed by HDMI that Identifies the\ninstantiated DWC_hdmi_tx controller.",
    "size": "8",
    "offset": "1",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "REVISION_ID",
        "access": "R",
        "description": "Revision ID code fixed by HDMI that Identifies the\ninstantiated DWC_hdmi_tx controller.",
        "reset_value": "0x1a"
      }
    ]
  },
  {
    "name": "PRODUCT_ID0",
    "description": "This one byte fixed code Identifies HDMI 's product\nline (\"A0h\" for DWC_hdmi_tx products).",
    "size": "8",
    "offset": "2",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PRODUCT_ID0",
        "access": "R",
        "description": "This one byte fixed code Identifies HDMI 's product\nline (\"A0h\" for DWC_hdmi_tx products).",
        "reset_value": "0xa0"
      }
    ]
  },
  {
    "name": "PRODUCT_ID1",
    "description": "This bit Identifies H Controller according to HDMI\nproduct line.",
    "size": "8",
    "offset": "3",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "PRODUCT_ID1_HDCP",
        "access": "R",
        "description": "These bits identify a HDMI Controller with HDCP\nencryption according to HDMI product line.",
        "reset_value": "(HDCP== 1) ? 3 : 0"
      },
      {
        "bit_range": "5:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "PRODUCT_ID1_RX",
        "access": "R",
        "description": "This bit Identifies HDMI 's DWC_hdmi_rx Controller\naccording to HDMI product line.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "PRODUCT_ID1_TX",
        "access": "R",
        "description": "This bit Identifies H Controller according to HDMI\nproduct line.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "CONFIG0_ID",
    "description": "Indicates if HDCP is present",
    "size": "8",
    "offset": "4",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "PREPEN",
        "access": "R",
        "description": "Indicates if it is possible to use internal pixel\nrepetition",
        "reset_value": "(HDMI_TX_INTPREPEN== 1) ? 1 : 0"
      },
      {
        "bit_range": "6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "AUDSPDIF",
        "access": "R",
        "description": "Indicates if the SPDIF audio interface is present",
        "reset_value": "(SPDIFPORTS== 1) ? 1 : 0"
      },
      {
        "bit_range": "4",
        "name": "AUDI2S",
        "access": "R",
        "description": "Indicates if I2S interface is present",
        "reset_value": "(I2SPORTS== 1) ? 1 : 0"
      },
      {
        "bit_range": "3",
        "name": "HDMI14",
        "access": "R",
        "description": "Indicates if HDMI 1.4 features are present",
        "reset_value": "(HDMI_TX_14== 1) ? 1 : 0"
      },
      {
        "bit_range": "2",
        "name": "CSC",
        "access": "R",
        "description": "Indicates if Color Space Conversion block is present",
        "reset_value": "(CSC== 1) ? 1 : 0"
      },
      {
        "bit_range": "1",
        "name": "CEC",
        "access": "R",
        "description": "Indicates if CEC is present",
        "reset_value": "(CEC== 1) ? 1 : 0"
      },
      {
        "bit_range": "0",
        "name": "HDCP",
        "access": "R",
        "description": "Indicates if HDCP is present",
        "reset_value": "(HDCP== 1) ? 1 : 0"
      }
    ]
  },
  {
    "name": "CONFIG1_ID",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "5",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDCP22_SNPS",
        "access": "R",
        "description": "Indicates if HDCP 2.2 SNPS solution is present",
        "reset_value": "(HTX_HDCP22_SNPS== 1) ? 1 : 0"
      },
      {
        "bit_range": "6",
        "name": "HDCP22_EXT",
        "access": "R",
        "description": "Indicates if external HDCP 2.2 interface support is\npresent",
        "reset_value": "(HTX_HDCP22_EXTERNAL== 1) ? 1 : 0"
      },
      {
        "bit_range": "5",
        "name": "HDMI20",
        "access": "R",
        "description": "Indicates if HDMI 2.0 features are present",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "4:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "CONFAPB",
        "access": "R",
        "description": "Indicates that configuration interface is APB\ninterface",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CONFIG2_ID",
    "description": "Indicates the type of PHY interface selected: 0x00:\nLegacy PHY (HDMI Tx PHY)\n0xF2: PHY GEN2 (HDMI 3D TX PHY)\n0xE2: PHY GEN2 (HDMI 3D TX PHY) + HEAC PHY\n0xC2: PHY MHL COMBO (MHL+HDMI 2.0 TX PHY)\n0xB2: PHY MHL COMBO (MHL+HDMI 2.0 TX PHY) +\nHEAC PHY\n0xF3: PHY HDMI 20 (HDMI 2.0 TX PHY)\n0xE3: PHY HDMI 20 (HDMI 2.0 TX PHY) + HEAC PHY\n0xFE: External PHY",
    "size": "8",
    "offset": "6",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PHYTYPE",
        "access": "R",
        "description": "Indicates the type of PHY interface selected: 0x00:\nLegacy PHY (HDMI Tx PHY)\n0xF2: PHY GEN2 (HDMI 3D TX PHY)\n0xE2: PHY GEN2 (HDMI 3D TX PHY) + HEAC PHY\n0xC2: PHY MHL COMBO (MHL+HDMI 2.0 TX PHY)\n0xB2: PHY MHL COMBO (MHL+HDMI 2.0 TX PHY) +\nHEAC PHY\n0xF3: PHY HDMI 20 (HDMI 2.0 TX PHY)\n0xE3: PHY HDMI 20 (HDMI 2.0 TX PHY) + HEAC PHY\n0xFE: External PHY",
        "reset_value": "(PHY_HDMI20==1) ? ((HDMI_HEAC_PHY_EN==1)? 0xE3 : 0xF3) : (PHY_MHL_COMBO==1) ? ((HDMI_HEAC_PHY_EN==1)? 0xB2 : 0xC2) : (PHY_GEN2==1) ? ((HDMI_HEAC_PHY_EN==1) ? 0xE2 : 0xF2) : (PHY_EXTERNAL==1)? 0xFE : 0x00"
      }
    ]
  },
  {
    "name": "CONFIG3_ID",
    "description": "Indicates that the audio interface is Generic Parallel\nAudio (GPAUD)",
    "size": "8",
    "offset": "7",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "CONFAHBAUDDMA",
        "access": "R",
        "description": "Indicates that the audio interface is AHB AUD DMA",
        "reset_value": "(AHBAUDDMAIF== 1) ? 1 : 0"
      },
      {
        "bit_range": "0",
        "name": "CONFGPAUD",
        "access": "R",
        "description": "Indicates that the audio interface is Generic Parallel\nAudio (GPAUD)",
        "reset_value": "(GPAUDPORTS== 1) ? 1 : 0"
      }
    ]
  },
  {
    "name": "IH_FC_STAT0",
    "description": "Active after successful transmission of an Null\npacket. Due to high number of audio sample\npackets transmitted, this interrupt is by default\nmasked at frame composer.",
    "size": "8",
    "offset": "100",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "AUDI",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nInfoFrame packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ACP",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nContent Protection packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "HBR",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nHBR packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "MAS",
        "access": "R/W1C",
        "description": "Active after successful transmission of an\nMultiStream Audio packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "NVBI",
        "access": "R/W1C",
        "description": "Active after successful transmission of an NTSC\nVBI packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AUDS",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nSample packet. Due to high number of audio\nsample packets transmitted, this interrupt is by\ndefault masked at frame composer.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ACR",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nClock Regeneration (N/ CTS transmission) packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "NULL",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Null\npacket. Due to high number of audio sample\npackets transmitted, this interrupt is by default\nmasked at frame composer.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_FC_STAT1",
    "description": "Active after successful transmission of an General\nControl Packet.",
    "size": "8",
    "offset": "101",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "GMD",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Gamut\nmetadata packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ISCR1",
        "access": "R/W1C",
        "description": "Active after successful transmission of an\nInternational Standard Recording Code 1 packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ISCR2",
        "access": "R/W1C",
        "description": "Active after successful transmission of an\nInternational Standard Recording Code 2 packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "VSD",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Vendor\nSpecific Data InfoFrame packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "SPD",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Source\nProduct Descriptor InfoFrame packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AMP",
        "access": "R/W1C",
        "description": "Active after successful transmission of an Audio\nMetadata packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "AVI",
        "access": "R/W1C",
        "description": "Active after successful transmission of an AVI\nInfoFrame packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "GCP",
        "access": "R/W1C",
        "description": "Active after successful transmission of an General\nControl Packet.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_FC_STAT2",
    "description": "Frame Composer high priority packet queue\ndescriptor overflow indication",
    "size": "8",
    "offset": "102",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "DRM",
        "access": "R/W1C",
        "description": "Active after successful transmission of an DRM\npacket",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "LOWPRIORITY_OVERFLOW",
        "access": "R/W1C",
        "description": "Frame Composer low priority packet queue\ndescriptor overflow indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HIGHPRIORITY_OVERFLOW",
        "access": "R/W1C",
        "description": "Frame Composer high priority packet queue\ndescriptor overflow indication",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_AS_STAT0",
    "description": "Audio Sampler audio FIFO full indication.",
    "size": "8",
    "offset": "103",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFO_UNDERRUN",
        "access": "R/W1C",
        "description": "Indicates an underrun on the audio FIFO",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FIFO_OVERRUN",
        "access": "R/W1C",
        "description": "Indicates an overrun on the audio FIFO.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AUD_FIFO_UNDERFLOW_THR",
        "access": "R/W1C",
        "description": "Audio Sampler audio FIFO empty threshold (four\nsamples) indication for the legacy HBR audio\ninterface.\nFor AHB_DMA, this bit indicates that the number of\nsamples in the FIFO is equal to (or less) than the\nnumber of active audio channels.\nThis bit is not relevant for I2S, SPDIF, and GPA\ninterfaces.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "AUD_FIFO_UNDERFLOW",
        "access": "R/W1C",
        "description": "Audio Sampler audio FIFO empty indication.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AUD_FIFO_OVERFLOW",
        "access": "R/W1C",
        "description": "Audio Sampler audio FIFO full indication.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_PHY_STAT0",
    "description": "HDMI Hot Plug Detect indication. You may need to\nmask or change polarity of this interrupt after it\nhas become active.",
    "size": "8",
    "offset": "104",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_3",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 3. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_2",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 2. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "RX_SENSE_1",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 1. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "RX_SENSE_0",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 0. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "TX_PHY_LOCK",
        "access": "R/W1C",
        "description": "TX PHY PLL lock indication.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HPD",
        "access": "R/W1C",
        "description": "HDMI Hot Plug Detect indication. You may need to\nmask or change polarity of this interrupt after it\nhas become active.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_I2CM_STAT0",
    "description": "I2C Master error indication",
    "size": "8",
    "offset": "105",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "SCDC_READREQ",
        "access": "R/W1C",
        "description": "I2C Master SCDC read request indication.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "I2CMASTERDONE",
        "access": "R/W1C",
        "description": "I2C Master done indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2CMASTERERROR",
        "access": "R/W1C",
        "description": "I2C Master error indication",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_CEC_STAT0",
    "description": "CEC Done Indication",
    "size": "8",
    "offset": "106",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "WAKEUP",
        "access": "R/W1C",
        "description": "CEC Wake-up indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ERROR_FOLLOW",
        "access": "R/W1C",
        "description": "CEC Error Follow indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "ERROR_INITIATOR",
        "access": "R/W1C",
        "description": "CEC Error Initiator indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ARB_LOST",
        "access": "R/W1C",
        "description": "CEC Arbitration Lost indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "NACK",
        "access": "R/W1C",
        "description": "CEC Not Acknowledge indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "EOM",
        "access": "R/W1C",
        "description": "CEC End of Message Indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DONE",
        "access": "R/W1C",
        "description": "CEC Done Indication",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_VP_STAT0",
    "description": "Reserved and read as zero",
    "size": "8",
    "offset": "107",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "FIFOFULLREPET",
        "access": "R/W1C",
        "description": "Video Packetizer pixel repeater FIFO full interrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "FIFOEMPTYREPET",
        "access": "R/W1C",
        "description": "Video Packetizer pixel repeater FIFO empty\ninterrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "FIFOFULLPP",
        "access": "R/W1C",
        "description": "Video Packetizer pixel packing FIFO full interrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFOEMPTYPP",
        "access": "R/W1C",
        "description": "Video Packetizer pixel packing FIFO empty\ninterrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FIFOFULLREMAP",
        "access": "R/W1C",
        "description": "Video Packetizer pixel YCC 422 re-mapper FIFO full\ninterrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "FIFOEMPTYREMAP",
        "access": "R/W1C",
        "description": "Video Packetizer pixel YCC 422 re-mapper FIFO\nempty interrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved and read as zero",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_I2CMPHY_STAT0",
    "description": "I2C Master PHY error indication",
    "size": "8",
    "offset": "108",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "I2CMPHYDONE",
        "access": "R/W1C",
        "description": "I2C Master PHY done indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2CMPHYERROR",
        "access": "R/W1C",
        "description": "I2C Master PHY error indication",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_AHBDMAAUD_STAT0",
    "description": "AHB audio DMA lost ownership interrupt",
    "size": "8",
    "offset": "109",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "AHBDMAAUD_INTBUFFOVERRUN",
        "access": "R/W1C",
        "description": "AHB audio DMA Buffer overrun interruption",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "AHBDMAAUD_INTERROR",
        "access": "R/W1C",
        "description": "AHB audio DMA error interrupt",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "AHBDMAAUD_INTLOSTOWNERSH\nIP",
        "access": "\nR/W1C",
        "description": "AHB audio DMA lost ownership interrupt",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_DECODE",
    "description": "Interruption active at the ih_ahbdmaaud_stat0\nregister",
    "size": "8",
    "offset": "170",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "IH_FC_STAT0",
        "access": "R",
        "description": "Interruption active at the ih_fc_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "IH_FC_STAT1",
        "access": "R",
        "description": "Interruption active at the ih_fc_stat1 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "IH_FC_STAT2_VP",
        "access": "R",
        "description": "Interruption active at the ih_fc_stat2 or\nih_vp_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "IH_AS_STAT0",
        "access": "R",
        "description": "Interruption active at the ih_as_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "IH_PHY",
        "access": "R",
        "description": "Interruption active at the ih_phy_stat0 or\nih_i2cmphy_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "IH_I2CM_STAT0",
        "access": "R",
        "description": "Interruption active at the ih_i2cm_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "IH_CEC_STAT0",
        "access": "R",
        "description": "Interruption active at the ih_cec_stat0 register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "IH_AHBDMAAUD_STAT0",
        "access": "R",
        "description": "Interruption active at the ih_ahbdmaaud_stat0\nregister",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_FC_STAT0",
    "description": "When set to 1, mutes ih_fc_stat0[0]",
    "size": "8",
    "offset": "180",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "AUDI",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[7]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ACP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[6]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "HBR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "MAS",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[4]. Otherwise,\nthis field is a \"spare\" bit with no associated\nBits Name Attr Description\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "3",
        "name": "NVBI",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[3]. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "2",
        "name": "AUDS",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ACR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "NULL",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_FC_STAT1",
    "description": "When set to 1, mutes ih_fc_stat1[2]. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "181",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "GMD",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[7]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ISCR1",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[6]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ISCR2",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "VSD",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[4]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "SPD",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[3]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AMP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat1[2]. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      }
    ]
  },
  {
    "name": "IH_MUTE_FC_STAT2",
    "description": "When set to 1, mutes ih_fc_stat2[0]",
    "size": "8",
    "offset": "182",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "DRM",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat2[4].",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "LOWPRIORITY_OVERFLOW",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat2[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HIGHPRIORITY_OVERFLOW",
        "access": "R/W",
        "description": "When set to 1, mutes ih_fc_stat2[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_AS_STAT0",
    "description": "When set to 1, mutes ih_as_stat0[0]",
    "size": "8",
    "offset": "183",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFO_UNDERRUN",
        "access": "R/W",
        "description": "When set to 1, mutes ih_as_stat0[4]",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "FIFO_OVERRUN",
        "access": "R/W",
        "description": "When set to 1, mutes ih_as_stat0[3]",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "AUD_FIFO_UNDERFLOW_THR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_as_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "AUD_FIFO_UNDERFLOW",
        "access": "R/W",
        "description": "When set to 1, mutes ih_as_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AUD_FIFO_OVERFLOW",
        "access": "R/W",
        "description": "When set to 1, mutes ih_as_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_PHY_STAT0",
    "description": "When set to 1, mutes ih_phy_stat0[0]",
    "size": "8",
    "offset": "184",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_3",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_2",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[4]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "RX_SENSE_1",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[3]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "RX_SENSE_0",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "TX_PHY_LOCK",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HPD",
        "access": "R/W",
        "description": "When set to 1, mutes ih_phy_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_I2CM_STAT0",
    "description": "When set to 1, mutes ih_i2cm_stat0[0]",
    "size": "8",
    "offset": "185",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "SCDC_READREQ",
        "access": "R/W",
        "description": "When set to 1, mutes ih_i2cm_stat0[2]",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "I2CMASTERDONE",
        "access": "R/W",
        "description": "When set to 1, mutes ih_i2cm_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2CMASTERERROR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_i2cm_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_CEC_STAT0",
    "description": "When set to 1, mutes ih_cec_stat0[0]",
    "size": "8",
    "offset": "186",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "WAKEUP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[6]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ERROR_FOLLOW",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "ERROR_INITIATOR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[4]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ARB_LOST",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[3]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "NACK",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "EOM",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DONE",
        "access": "R/W",
        "description": "When set to 1, mutes ih_cec_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_VP_STAT0",
    "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "187",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "FIFOFULLREPET",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[7]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "FIFOEMPTYREPET",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[6]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "FIFOFULLPP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFOEMPTYPP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[4]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FIFOFULLREMAP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[3]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "FIFOEMPTYREMAP",
        "access": "R/W",
        "description": "When set to 1, mutes ih_vp_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_I2CMPHY_STAT0",
    "description": "When set to 1, mutes ih_i2cmphy_stat0[0]",
    "size": "8",
    "offset": "188",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "I2CMPHYDONE",
        "access": "R/W",
        "description": "When set to 1, mutes ih_i2cmphy_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2CMPHYERROR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_i2cmphy_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE_AHBDMAAUD_STAT0",
    "description": "When set to 1, mutes ih_ahbdmaaud_stat0[0]",
    "size": "8",
    "offset": "189",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "AHBDMAAUD_INTBUFFOVERRUN",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[6]",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "AHBDMAAUD_INTERROR",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[5]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "AHBDMAAUD_INTLOSTOWNERSH\nIP",
        "access": "\nR/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[4]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "AHBDMAAUD_INTRETRYSPLIT",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[3]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AHBDMAAUD_INTDONE",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[2]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "AHBDMAAUD_INTBUFFFULL",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[1]",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AHBDMAAUD_INTBUFFEMPTY",
        "access": "R/W",
        "description": "When set to 1, mutes ih_ahbdmaaud_stat0[0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "IH_MUTE",
    "description": "When set to 1, mutes the main interrupt line\n(where all interrupts are ORed). The sticky bit\ninterrupts continue with their state; only the main\ninterrupt line is muted.",
    "size": "8",
    "offset": "1ff",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "MUTE_WAKEUP_INTERRUPT",
        "access": "R/W",
        "description": "When set to 1, mutes the main interrupt output\nport. The sticky bit interrupts continue with their\nstate accessible through the configuration bus,\nonly the main interrupt line is muted.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "MUTE_ALL_INTERRUPT",
        "access": "R/W",
        "description": "When set to 1, mutes the main interrupt line\n(where all interrupts are ORed). The sticky bit\ninterrupts continue with their state; only the main\ninterrupt line is muted.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "TX_INVID0",
    "description": "Internal data enable (DE) generator enable. If data\nenable is not available for the input video, set this\nbit to one to activate the internal data enable\ngenerator.\nAttention: This feature only works for input video\nmodes that have native repetition (such as, all CEA\nvideos). No desired pixel repetition can be used\nwith this feature because these configurations only\naffect the Frame Composer and not this block.\nThe DE Generator does not work for the following\nconditions:\nTransmission of video with CEA VIC 39\nTransmission of 3D video using the field\nalternative structure",
    "size": "8",
    "offset": "200",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "INTERNAL_DE_GENERATOR",
        "access": "R/W",
        "description": "Internal data enable (DE) generator enable. If data\nenable is not available for the input video, set this\nbit to one to activate the internal data enable\ngenerator.\nAttention: This feature only works for input video\nmodes that have native repetition (such as, all CEA\nvideos). No desired pixel repetition can be used\nwith this feature because these configurations only\naffect the Frame Composer and not this block.\nThe DE Generator does not work for the following\nconditions:\nTransmission of video with CEA VIC 39\nTransmission of 3D video using the field\nalternative structure",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_INSTUFFING",
    "description": "0b: When the dataen signal is low, the value in the\ngydata[15:0] output is the one sampled from the\ncorresponding input data.\n1b: When the dataen signal is low, the value in the\ngydata[15:0] output is given by the values in\nTX_GYDTA0 and TX_GYDATA1 registers.",
    "size": "8",
    "offset": "201",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "BCBDATA_STUFFING",
        "access": "R/W",
        "description": "0b: When the dataen signal is low, the value in the\nbcbdata[15:0] output is the one sampled from the\ncorresponding input data.\n1b: When the dataen signal is low, the value in the\nbcbdata[15:0] output is given by the values in the\nTX_BCBDTA0 and TX_BCBDATA1 registers.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "RCRDATA_STUFFING",
        "access": "R/W",
        "description": "0b: When the dataen signal is low, the value in the\nrcrdata[15:0] output is the one sampled from the\ncorresponding input data.\n1b: When the dataen signal is low, the value in the\nrcrdata[15:0] output is given by the values in\nTX_RCRDTA0 and TX_RCRDATA1 registers.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "GYDATA_STUFFING",
        "access": "R/W",
        "description": "0b: When the dataen signal is low, the value in the\ngydata[15:0] output is the one sampled from the\ncorresponding input data.\n1b: When the dataen signal is low, the value in the\ngydata[15:0] output is given by the values in\nTX_GYDTA0 and TX_GYDATA1 registers.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_GYDATA0",
    "description": "This register defines the value of gydata[7:0]\nwhen TX_INSTUFFING[0] (gydata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "202",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "GYDATA",
        "access": "R/W",
        "description": "This register defines the value of gydata[7:0]\nwhen TX_INSTUFFING[0] (gydata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_GYDATA1",
    "description": "This register defines the value of gydata[15:8]\nwhen TX_INSTUFFING[0] (gydata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "203",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "GYDATA",
        "access": "R/W",
        "description": "This register defines the value of gydata[15:8]\nwhen TX_INSTUFFING[0] (gydata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_RCRDATA0",
    "description": "This register defines the value of rcrydata[7:0]\nwhen TX_INSTUFFING[1] (rcrdata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "204",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "RCRDATA",
        "access": "R/W",
        "description": "This register defines the value of rcrydata[7:0]\nwhen TX_INSTUFFING[1] (rcrdata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_RCRDATA1",
    "description": "This register defines the value of rcrydata[15:8]\nwhen TX_INSTUFFING[1] (rcrdata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "205",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "RCRDATA",
        "access": "R/W",
        "description": "This register defines the value of rcrydata[15:8]\nwhen TX_INSTUFFING[1] (rcrdata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_BCBDATA0",
    "description": "This register defines the value of bcbdata[7:0]\nwhen TX_INSTUFFING[2] (bcbdata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "206",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "BCBDATA",
        "access": "R/W",
        "description": "This register defines the value of bcbdata[7:0]\nwhen TX_INSTUFFING[2] (bcbdata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "TX_BCBDATA1",
    "description": "This register defines the value of bcbdata[15:8]\nwhen TX_INSTUFFING[2] (bcbdata_stuffing) is set\nto 1b.",
    "size": "8",
    "offset": "207",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "BCBDATA",
        "access": "R/W",
        "description": "This register defines the value of bcbdata[15:8]\nwhen TX_INSTUFFING[2] (bcbdata_stuffing) is set\nto 1b.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_STATUS",
    "description": "Read only register that holds the \"packing phase\"\noutput of the Video Packetizer block.",
    "size": "8",
    "offset": "800",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "PACKING_PHASE",
        "access": "R",
        "description": "Read only register that holds the \"packing phase\"\noutput of the Video Packetizer block.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_PR_CD",
    "description": "Desired pixel repetition factor configuration. The\nconfigured value sets H13T PHY PLL to multiply\npixel clock by the factor in order to obtain the\ndesired repetition clock. For the CEA modes some\nare already defined with pixel repetition in the\ninput video. So for CEA modes this shall be always\n0. Shall only be used if the user wants to do pixel\nrepetition using H13TCTRL controller.\nThe action is stated corresponding to\ndesired_pr_factor[3:0]:\n0000b: No pixel repetition (pixel sent only once)\n0001b: Pixel sent two times (pixel repeated once)\n0010b: Pixel sent three times\n0011b: Pixel sent four times\n0100b: Pixel sent five times\n0101b: Pixel sent six times\n0110b: Pixel sent seven times\n0111b: Pixel sent eight times\n1000b: Pixel sent nine times\n1001b: Pixel sent 10 times\nOther: Reserved. Not used",
    "size": "8",
    "offset": "801",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "COLOR_DEPTH",
        "access": "R/W",
        "description": "The Color depth configuration is described as the\nfollowing, with the action stated corresponding to\ncolor_depth[3:0]:\n0000b: 24 bits per pixel video (8 bits per\ncomponent). 8-bit packing mode.\n0001b-0011b: Reserved. Not used.\nBits Name Attr Description\n0100b: 24 bits per pixel video (8 bits per\ncomponent). 8-bit packing mode.\n0101b: 30 bits per pixel video (10 bits per\ncomponent). 10-bit packing mode.\n0110b: 36 bits per pixel video (12 bits per\ncomponent). 12-bit packing mode.\n0111b: 48 bits per pixel video (16 bits per\ncomponent). 16-bit packing mode.\nOther: Reserved. Not used.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "DESIRED_PR_FACTOR",
        "access": "R/W",
        "description": "Desired pixel repetition factor configuration. The\nconfigured value sets H13T PHY PLL to multiply\npixel clock by the factor in order to obtain the\ndesired repetition clock. For the CEA modes some\nare already defined with pixel repetition in the\ninput video. So for CEA modes this shall be always\n0. Shall only be used if the user wants to do pixel\nrepetition using H13TCTRL controller.\nThe action is stated corresponding to\ndesired_pr_factor[3:0]:\n0000b: No pixel repetition (pixel sent only once)\n0001b: Pixel sent two times (pixel repeated once)\n0010b: Pixel sent three times\n0011b: Pixel sent four times\n0100b: Pixel sent five times\n0101b: Pixel sent six times\n0110b: Pixel sent seven times\n0111b: Pixel sent eight times\n1000b: Pixel sent nine times\n1001b: Pixel sent 10 times\nOther: Reserved. Not used",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_STUFF",
    "description": "Pixel packing stuffing control. The action is stated\ncorresponding to pp_stuffing:\n0b: Pixel packing block in direct mode (input\nblanking data goes directly to output).\n1b: Pixel packing block in stuffing mode. When\n\"de_rep\" goes to low the outputs are fixed to\n0x00.",
    "size": "8",
    "offset": "802",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "IDEFAULT_PHASE",
        "access": "R/W",
        "description": "Controls the default phase packing machine used\naccording to HDMI 1.4b specification:\n\"If the transmitted video format has timing such\nthat the phase of the first pixel of every Video\nData Period corresponds to pixel packing phase 0\n(e.g. 10P0, 12P0, 16P0), the Source may set the\nDefault_Phase bit in the GCP. The Sink may use\nthis bit to optimize its filtering or handling of the\nBits Name Attr Description\nPP field.\"\nThis means that for 10-bit mode the Htotal must\nbe dividable by 4; for 12- bit mode, the Htotal\nmust be divisible by 2.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "IFIX_PP_TO_LAST",
        "access": "R/W",
        "description": "Reserved. Controls packing machine strategy",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ICX_GOTO_P0_ST",
        "access": "R/W",
        "description": "Reserved. Controls packing machine strategy",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "YCC422_STUFFING",
        "access": "R/W",
        "description": "YCC 422 remap stuffing control. For horizontal\nblanking, the action is stated corresponding to\nycc422_stuffing:\n0b: YCC 422 remap block in direct mode (input\nblanking data goes directly to output).\n1b: YCC 422 remap block in stuffing mode. When\n\"de\" goes to low the outputs are fixed to 0x00.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "PP_STUFFING",
        "access": "R/W",
        "description": "Pixel packing stuffing control. The action is stated\ncorresponding to pp_stuffing:\n0b: Pixel packing block in direct mode (input\nblanking data goes directly to output).\n1b: Pixel packing block in stuffing mode. When\n\"de_rep\" goes to low the outputs are fixed to\n0x00.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_REMAP",
    "description": "YCC 422 remap input video size ycc422_size[1:0]\n00b: YCC 422 16-bit input video (8 bits per\ncomponent) 01b: YCC 422 20-bit input video (10\nbits per component) 10b: YCC 422 24-bit input\nvideo (12 bits per component) 11b: Reserved. Not\nused",
    "size": "8",
    "offset": "803",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "YCC422_SIZE",
        "access": "R/W",
        "description": "YCC 422 remap input video size ycc422_size[1:0]\n00b: YCC 422 16-bit input video (8 bits per\ncomponent) 01b: YCC 422 20-bit input video (10\nbits per component) 10b: YCC 422 24-bit input\nvideo (12 bits per component) 11b: Reserved. Not\nused",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_CONF",
    "description": "Video Packetizer output selection 0b: Data from\npixel packing block 1b: Data from YCC422 remap\nblock",
    "size": "8",
    "offset": "804",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "BYPASS_EN",
        "access": "R/W",
        "description": "When set to 1'b1, Pixel packing enable. When set\nto 1b'0, the pixel packing block is controlled by\npp_en.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "PP_EN",
        "access": "R/W",
        "description": "Pixel packing enable. When set to 0, the pixel\npacking block is disabled if bypass_en is 1\u2019b0.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "PR_EN",
        "access": "R/W",
        "description": "Pixel repeater enable. When set to 0, the pixel\nrepetition block is disabled.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "YCC422_EN",
        "access": "R/W",
        "description": "YCC 422 select enable. Disabling forces bypass\nmodule to output always zeros.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "BYPASS_SELECT",
        "access": "R/W",
        "description": "bypass_select\n0b: Data from pixel repeater block\n1b: Data from input of Video Packetizer block",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "OUTPUT_SELECTOR",
        "access": "R/W",
        "description": "When set to 1'b1, Data from pixel packing block.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "OUTPUT_SELECTOR_0",
        "access": "R/W",
        "description": "Video Packetizer output selection 0b: Data from\npixel packing block 1b: Data from YCC422 remap\nblock",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "VP_MASK",
    "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "807",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "OINTFULLREPET",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel repeater FIFO\nfull",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "OINTEMPTYREPET",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel repeater FIFO\nempty",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "OINTFULLPP",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel packing FIFO\nfull",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "OINTEMPTYPP",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel packing FIFO\nempty",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "OINTFULLREMAP",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel YCC 422 re-\nmapper FIFO full",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "OINTEMPTYREMAP",
        "access": "R/W",
        "description": "Mask bit for Video Packetizer pixel YCC 422 re-\nmapper FIFO empty",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \u201cspare\u201d bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVIDCONF",
    "description": "Used for CEA861-D modes with fractional Vblank\n(for example, modes 5, 6, 7, 10, 11, 20, 21, and\n22). For more modes, see the CEA861-D\nspecification.\nNote: Set this field to 1 for video mode 39,\nalthough there is no Vblank oscillation.\n1b: Active high",
    "size": "8",
    "offset": "1000",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDCP_KEEPOUT",
        "access": "R/W",
        "description": "Start/stop HDCP keepout window generation 1b:\nActive",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "VSYNC_IN_POLARITY",
        "access": "R/W",
        "description": "Vsync input polarity 1b: Active high\n0b: Active low",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "HSYNC_IN_POLARITY",
        "access": "R/W",
        "description": "Hsync input polarity 1b: Active high\n0b: Active low",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "DE_IN_POLARITY",
        "access": "R/W",
        "description": "Data enable input polarity 1b: Active high\n0b: Active low",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "DVI_MODEZ",
        "access": "R/W",
        "description": "Active low\n0b: DVI mode selected 1b: HDMI mode selected",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "R_V_BLANK_IN_OSC",
        "access": "R/W",
        "description": "Used for CEA861-D modes with fractional Vblank\n(for example, modes 5, 6, 7, 10, 11, 20, 21, and\n22). For more modes, see the CEA861-D\nspecification.\nNote: Set this field to 1 for video mode 39,\nalthough there is no Vblank oscillation.\n1b: Active high",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INHACTIV0",
    "description": "Input video Horizontal active pixel region width.\nNumber of Horizontal active pixels [0...8191].",
    "size": "8",
    "offset": "1001",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "H_IN_ACTIV",
        "access": "R/W",
        "description": "Input video Horizontal active pixel region width.\nNumber of Horizontal active pixels [0...8191].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INHACTIV1",
    "description": "Input video Horizontal active pixel region width\n(0 .. 16383) If the configuration parameter\nHDMI_TX_20 = True (1), this bit field holds bit 13.",
    "size": "8",
    "offset": "1002",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "H_IN_ACTIV_13",
        "access": "R/W",
        "description": "Input video Horizontal active pixel region width\n(0 .. 16383) If the configuration parameter\nHDMI_TX_20 = True (1), this bit field holds bit 13.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INHBLANK0",
    "description": "Input video Horizontal blanking pixel region width.\nNumber of Horizontal blanking pixels [0...4095].",
    "size": "8",
    "offset": "1003",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "H_IN_BLANK",
        "access": "R/W",
        "description": "Input video Horizontal blanking pixel region width.\nNumber of Horizontal blanking pixels [0...4095].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INHBLANK1",
    "description": "Input video Horizontal blanking pixel region width\nthis bit field holds bits 9:8 of number of Horizontal\nblanking pixels.",
    "size": "8",
    "offset": "1004",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:2",
        "name": "H_IN_BLANK_12",
        "access": "R/W",
        "description": "Input video Horizontal blanking pixel region width\nIf configuration parameter HDMI_TX_14 = True\n(1), this bit field holds bit 12:10 of number of\nhorizontal blanking pixels.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "H_IN_BLANK",
        "access": "R/W",
        "description": "Input video Horizontal blanking pixel region width\nthis bit field holds bits 9:8 of number of Horizontal\nblanking pixels.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVACTIV0",
    "description": "Input video Vertical active pixel region width. This\nbit field holds bits 7:0 of number of Vertical active\npixels.",
    "size": "8",
    "offset": "1005",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "V_IN_ACTIV",
        "access": "R/W",
        "description": "Input video Vertical active pixel region width. This\nbit field holds bits 7:0 of number of Vertical active\npixels.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVACTIV1",
    "description": "Input video Vertical active pixel region width. This\nbit field holds bits 9:8 of number of Vertical active\npixels.",
    "size": "8",
    "offset": "1006",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:3",
        "name": "V_IN_ACTIV_12_11",
        "access": "R/W",
        "description": "Input video Vertical active pixel region width.\nIf the configuration parameter HDMI_TX_14 = True\n(1), this bit field holds bits 12:10 of number of\nVertical active pixels.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:0",
        "name": "V_IN_ACTIV",
        "access": "R/W",
        "description": "Input video Vertical active pixel region width. This\nbit field holds bits 9:8 of number of Vertical active\npixels.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVBLANK",
    "description": "Input video Vertical blanking pixel region width.\nNumber of Vertical blanking lines [0...255].",
    "size": "8",
    "offset": "1007",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "V_IN_BLANK",
        "access": "R/W",
        "description": "Input video Vertical blanking pixel region width.\nNumber of Vertical blanking lines [0...255].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_HSYNCINDELAY0",
    "description": "Input video Hsync active edge delay. Integer\nnumber of pixel clock cycles from \"de\" non active\nedge of the last \"de\" valid period [0...4095].",
    "size": "8",
    "offset": "1008",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "H_IN_DELAY",
        "access": "R/W",
        "description": "Input video Hsync active edge delay. Integer\nnumber of pixel clock cycles from \"de\" non active\nedge of the last \"de\" valid period [0...4095].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_HSYNCINDELAY1",
    "description": "Input video Horizontal active edge delay.",
    "size": "8",
    "offset": "1009",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:3",
        "name": "H_IN_DELAY_12",
        "access": "R/W",
        "description": "Input video Horizontal active edge delay.\nIf configuration parameter HDMI_TX_14 = True\n(1), this bit field holds bit 12. Integer number of\npixel clock cycles from \"de\" non-active edge of the\nlast \"de\" valid period [0...8191].",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:0",
        "name": "H_IN_DELAY",
        "access": "R/W",
        "description": "Input video Horizontal active edge delay.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_HSYNCINWIDTH0",
    "description": "Input video Hsync active pulse width. Integer\nnumber of pixel clock cycles [0...511].",
    "size": "8",
    "offset": "100a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "H_IN_WIDTH",
        "access": "R/W",
        "description": "Input video Hsync active pulse width. Integer\nnumber of pixel clock cycles [0...511].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_HSYNCINWIDTH1",
    "description": "Input video Hsync active pulse width.",
    "size": "8",
    "offset": "100b",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "H_IN_WIDTH_9",
        "access": "R/W",
        "description": "Input video Hsync active pulse width.\nIf configuration parameter HDMI_TX_14 = True\n(1), then this bit field holds bit 9. Number of\nHorizontal active pixels [0...1024].",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "H_IN_WIDTH",
        "access": "R/W",
        "description": "Input video Hsync active pulse width.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSYNCINDELAY",
    "description": "Input video Vsync active edge delay. Integer\nnumber of Hsync pulses from \"de\" non active edge\nof the last \"de\" valid period. [0...255].",
    "size": "8",
    "offset": "100c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "V_IN_DELAY",
        "access": "R/W",
        "description": "Input video Vsync active edge delay. Integer\nnumber of Hsync pulses from \"de\" non active edge\nof the last \"de\" valid period. [0...255].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSYNCINWIDTH",
    "description": "Description: Input video Vsync active pulse width.\nInteger number of video lines [0...63].",
    "size": "8",
    "offset": "100d",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:0",
        "name": "V_IN_WIDTH",
        "access": "R/W",
        "description": "Description: Input video Vsync active pulse width.\nInteger number of video lines [0...63].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INFREQ0",
    "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
    "size": "8",
    "offset": "100e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "INFREQ",
        "access": "R/W",
        "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INFREQ1",
    "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
    "size": "8",
    "offset": "100f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "INFREQ",
        "access": "R/W",
        "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INFREQ2",
    "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
    "size": "8",
    "offset": "1010",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "INFREQ",
        "access": "R/W",
        "description": "Video refresh rate in Hz*1E3 format. This register\nis provided for debug and informative purposes.\nThe Hdmi_tx does not write any data to this\nregister; the data written by software is not used\nby the Hdmi_tx.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_CTRLDUR",
    "description": "Configuration of the control period minimum\nduration (minimum of 12 pixel clock cycles; refer\nto HDMI 1.4b specification). Integer number of\npixel clocks cycles [0..223].",
    "size": "8",
    "offset": "1011",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CTRLPERIODDURATION",
        "access": "R/W",
        "description": "Configuration of the control period minimum\nduration (minimum of 12 pixel clock cycles; refer\nto HDMI 1.4b specification). Integer number of\npixel clocks cycles [0..223].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_EXCTRLDUR",
    "description": "Configuration of the extended control period\nminimum duration (minimum of 32 pixel clock\ncycles; refer to HDMI 1.4b specification). Integer\nnumber of pixel clocks cycles [0..223].",
    "size": "8",
    "offset": "1012",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "EXCTRLPERIODDURATION",
        "access": "R/W",
        "description": "Configuration of the extended control period\nminimum duration (minimum of 32 pixel clock\ncycles; refer to HDMI 1.4b specification). Integer\nnumber of pixel clocks cycles [0..223].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_EXCTRLSPAC",
    "description": "Configuration of the maximum spacing between\nconsecutive extended control periods (maximum of\n50ms; refer to the applicable HDMI specification).\nWhen using the HDMI 2.0 supported features\n(HDMI_TX_20 = 1):\ngenerated spacing = (1/freq tmds\nclock)*256*512*(extctrlperiodspacing +1)\nelse\ngenerated spacing = (1/freq tmds\nclock)*256*256*(extctrlperiodspacing +1)",
    "size": "8",
    "offset": "1013",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "EXCTRLPERIODSPACING",
        "access": "R/W",
        "description": "Configuration of the maximum spacing between\nconsecutive extended control periods (maximum of\n50ms; refer to the applicable HDMI specification).\nWhen using the HDMI 2.0 supported features\n(HDMI_TX_20 = 1):\ngenerated spacing = (1/freq tmds\nclock)*256*512*(extctrlperiodspacing +1)\nelse\ngenerated spacing = (1/freq tmds\nclock)*256*256*(extctrlperiodspacing +1)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_CH0PREAM",
    "description": "When in control mode, configures 8 bits that fill the\nchannel 0 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
    "size": "8",
    "offset": "1014",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CH0_PREAMBLE_FILTER",
        "access": "R/W",
        "description": "When in control mode, configures 8 bits that fill the\nchannel 0 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_CH1PREAM",
    "description": "When in control mode, configures 6 bits that fill the\nchannel 1 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
    "size": "8",
    "offset": "1015",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:0",
        "name": "CH1_PREAMBLE_FILTER",
        "access": "R/W",
        "description": "When in control mode, configures 6 bits that fill the\nchannel 1 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_CH2PREAM",
    "description": "When in control mode, configures 6 bits that fill the\nchannel 2 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
    "size": "8",
    "offset": "1016",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:0",
        "name": "CH2_PREAMBLE_FILTER",
        "access": "R/W",
        "description": "When in control mode, configures 6 bits that fill the\nchannel 2 data lines not used to transmit the\npreamble (for more clarification, refer to the HDMI\n1.4b specification).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVICONF3",
    "description": "IT content type according to CEA the specification",
    "size": "8",
    "offset": "1017",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "YQ",
        "access": "R/W",
        "description": "YCC Quantization range according to the CEA\nspecification",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "CN",
        "access": "R/W",
        "description": "IT content type according to CEA the specification",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GCP",
    "description": "Value of \"clear_avmute\" in the GCP packet",
    "size": "8",
    "offset": "1018",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "DEFAULT_PHASE",
        "access": "R/W",
        "description": "Value of \"default_phase\" in the GCP packet. This\ndata must be equal to the default phase used at\nVideo Packetizer packing machine.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "SET_AVMUTE",
        "access": "R/W",
        "description": "Value of \"set_avmute\" in the GCP packet\nOnce the AVmute is set, the frame composer\nschedules the GCP packet with AVmute set in the\npacket scheduler to be sent once (may only be\ntransmitted between the active edge of VSYNC and\n384 pixels following this edge).",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "CLEAR_AVMUTE",
        "access": "R/W",
        "description": "Value of \"clear_avmute\" in the GCP packet",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVICONF0",
    "description": "Y1,Y0 RGB or YCC indicator",
    "size": "8",
    "offset": "1019",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RGC_YCC_INDICATION_2",
        "access": "R/W",
        "description": "Y2, Bit 2 of rgc_ycc_indication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ACTIVE_FORMAT_PRESENT",
        "access": "R/W",
        "description": "Active format present",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "SCAN_INFORMATION",
        "access": "R/W",
        "description": "Scan information",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "BAR_INFORMATION",
        "access": "R/W",
        "description": "Bar information data valid",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "RGC_YCC_INDICATION",
        "access": "R/W",
        "description": "Y1,Y0 RGB or YCC indicator",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVICONF1",
    "description": "Active aspect ratio",
    "size": "8",
    "offset": "101a",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "COLORIMETRY",
        "access": "R/W",
        "description": "Colorimetry",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "PICTURE_ASPECT_RATIO",
        "access": "R/W",
        "description": "Picture aspect ratio",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "ACTIVE_ASPECT_RATIO",
        "access": "R/W",
        "description": "Active aspect ratio",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVICONF2",
    "description": "Non-uniform picture scaling",
    "size": "8",
    "offset": "101b",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "IT_CONTENT",
        "access": "R/W",
        "description": "IT content",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "EXTENDED_COLORIMETRY",
        "access": "R/W",
        "description": "Extended colorimetry",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "QUANTIZATION_RANGE",
        "access": "R/W",
        "description": "Quantization range",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "NON_UNIFORM_PICTURE_S\nCALING",
        "access": "\nR/W",
        "description": "Non-uniform picture scaling",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVIVID",
    "description": "Configures the AVI InfoFrame Video Identification\ncode. For more information, refer to the CEA-861-\nE specification.",
    "size": "8",
    "offset": "101c",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "FC_AVIVID_7",
        "access": "R/W",
        "description": "Bit 7 of fc_avivid register",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "FC_AVIVID",
        "access": "R/W",
        "description": "Configures the AVI InfoFrame Video Identification\ncode. For more information, refer to the CEA-861-\nE specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVIETB[0:1]",
    "description": "This register defines the AVI InfoFrame Start of\nBottom Bar value. For more information, refer to\nthe CEA-861-E specification.",
    "size": "8",
    "offset": "1025",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AVIETB",
        "access": "R/W",
        "description": "Defines the AVI InfoFrame End of Top Bar value.\nFor more information, refer to the CEA-861-E\nspecification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVISBB[0:1]",
    "description": "This register defines the AVI InfoFrame End of Left\nBar value. For more information, refer to the CEA-\n861-E specification.",
    "size": "8",
    "offset": "1025",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AVISBB",
        "access": "R/W",
        "description": "This register defines the AVI InfoFrame Start of\nBottom Bar value. For more information, refer to\nthe CEA-861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVIELB[0:1]",
    "description": "This register defines the AVI InfoFrame Start of\nRight Bar value. For more information, refer to the\nCEA-861-E specification.",
    "size": "8",
    "offset": "1025",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AVIELB",
        "access": "R/W",
        "description": "This register defines the AVI InfoFrame End of Left\nBar value. For more information, refer to the CEA-\n861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AVISRB[0:1]",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "1025",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AVISRB",
        "access": "R/W",
        "description": "This register defines the AVI InfoFrame Start of\nRight Bar value. For more information, refer to the\nCEA-861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDICONF0",
    "description": "Coding Type",
    "size": "8",
    "offset": "1025",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "CC",
        "access": "R/W",
        "description": "Channel count",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "CT",
        "access": "R/W",
        "description": "Coding Type",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDICONF1",
    "description": "Sampling frequency",
    "size": "8",
    "offset": "1026",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "SS",
        "access": "R/W",
        "description": "Sampling size",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:0",
        "name": "SF",
        "access": "R/W",
        "description": "Sampling frequency",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDICONF2",
    "description": "Channel allocation",
    "size": "8",
    "offset": "1027",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CA",
        "access": "R/W",
        "description": "Channel allocation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDICONF3",
    "description": "Level shift value (for down mixing)",
    "size": "8",
    "offset": "1028",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:5",
        "name": "LFEPBL",
        "access": "R/W",
        "description": "LFE playback information\nLFEPBL1, LFEPBL0 LFE playback level as compared\nto the other channels.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "DM_INH",
        "access": "R/W",
        "description": "Down mix enable",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "LSV",
        "access": "R/W",
        "description": "Level shift value (for down mixing)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSDIEEEID2",
    "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA- 861-E specification.",
    "size": "8",
    "offset": "1029",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "IEEE",
        "access": "R/W",
        "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA- 861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSDSIZE",
    "description": "Packet size as described in the HDMI Vendor\nSpecific InfoFrame (from the HDMI specification).",
    "size": "8",
    "offset": "102a",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "VSDSIZE",
        "access": "R/W",
        "description": "Packet size as described in the HDMI Vendor\nSpecific InfoFrame (from the HDMI specification).",
        "reset_value": "0x1b"
      }
    ]
  },
  {
    "name": "FC_VSDIEEEID1",
    "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA-861-E specification.",
    "size": "8",
    "offset": "1030",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "IEEE",
        "access": "R/W",
        "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA-861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSDIEEEID0",
    "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA-861-E specification.",
    "size": "8",
    "offset": "1031",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "IEEE",
        "access": "R/W",
        "description": "This register configures the Vendor Specific\nInfoFrame IEEE registration identifier. For more\ninformation, refer to the CEA-861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_VSDPAYLOAD[0:23]",
    "description": "Frame Composer SPD Packet Data Vendor Name\nRegister Array Configures the Source Product\nDescriptor infoFrame 8 bytes Vendor name. For\nmore information, refer to the CEA-861-E\nspecification.",
    "size": "8",
    "offset": "1062",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_VSDPAYLOAD",
        "access": "R/W",
        "description": "Frame Composer VSI Packet Data Payload Register\nArray Configures the Vendor Specific infoFrame 24\nbytes specific payload. For more information, refer\nto the CEA-861-E specification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_SPDVENDORNAME[0:7]",
    "description": "Frame Composer SPD packet Data Product Name\nRegister Array Configures the Source Product\nDescriptor infoFrame 16 bytes Product name. For\nmore information, refer to the CEA-861-E\nspecification.",
    "size": "8",
    "offset": "1062",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_SPDVENDORNAME",
        "access": "R/W",
        "description": "Frame Composer SPD Packet Data Vendor Name\nRegister Array Configures the Source Product\nDescriptor infoFrame 8 bytes Vendor name. For\nmore information, refer to the CEA-861-E\nspecification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_SPDPRODUCTNAME[0:15]",
    "description": "Frame Composer SPD Packet Data Source Product\nDescriptor Register",
    "size": "8",
    "offset": "1062",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_SPDPRODUCTNAME",
        "access": "R/W",
        "description": "Frame Composer SPD packet Data Product Name\nRegister Array Configures the Source Product\nDescriptor infoFrame 16 bytes Product name. For\nmore information, refer to the CEA-861-E\nspecification.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_SPDDEVICEINF",
    "description": "Frame Composer SPD Packet Data Source Product\nDescriptor Register",
    "size": "8",
    "offset": "1062",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_SPDDEVICEINF",
        "access": "R/W",
        "description": "Frame Composer SPD Packet Data Source Product\nDescriptor Register",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCONF",
    "description": "Set the audio packet layout to be sent in the\npacket: 1b: layout 1\n0b: layout 0\nIf HDMI_TX_20 is defined and register field\nfc_multistream_ctrl.fc_mas_packet_en is active,\nthis bit has no effect.",
    "size": "8",
    "offset": "1063",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "AUD_PACKET_SAMPFLT",
        "access": "R/W",
        "description": "Set the audio packet sample flat value to be sent\non the packet.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AUD_PACKET_LAYOUT",
        "access": "R/W",
        "description": "Set the audio packet layout to be sent in the\npacket: 1b: layout 1\n0b: layout 0\nIf HDMI_TX_20 is defined and register field\nfc_multistream_ctrl.fc_mas_packet_en is active,\nthis bit has no effect.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSSTAT",
    "description": "Shows the data sample present indication of the\nlast Audio sample packet sent by the HDMI Tx\nController. This register information is at TMDS\nclock rate.",
    "size": "8",
    "offset": "1064",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "PACKET_SAMPPRS",
        "access": "R",
        "description": "Shows the data sample present indication of the\nlast Audio sample packet sent by the HDMI Tx\nController. This register information is at TMDS\nclock rate.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSV",
    "description": "Set validity bit \"V\" for Channel 0, Left",
    "size": "8",
    "offset": "1065",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "V3R",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 3, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "V2R",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 2, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "V1R",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 1, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "V0R",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 0, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "V3L",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 3, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "V2L",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 2, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "V1L",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 1, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "V0L",
        "access": "R/W",
        "description": "Set validity bit \"V\" for Channel 0, Left",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSU",
    "description": "Set user bit \"U\" for Channel 0, Left",
    "size": "8",
    "offset": "1066",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "U3R",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 3, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "U2R",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 2, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "U1R",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 1, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "U0R",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 0, Right",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "U3L",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 3, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "U2L",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 2, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "U1L",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 1, Left",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "U0L",
        "access": "R/W",
        "description": "Set user bit \"U\" for Channel 0, Left",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL0",
    "description": "IEC Copyright indication",
    "size": "8",
    "offset": "1067",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "OIEC_CGMSA",
        "access": "R/W",
        "description": "CGMS-A",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "OIEC_COPYRIGHT",
        "access": "R/W",
        "description": "IEC Copyright indication",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL1",
    "description": "Category code",
    "size": "8",
    "offset": "1068",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "OIEC_CATEGORYCODE",
        "access": "R/W",
        "description": "Category code",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL2",
    "description": "Source number",
    "size": "8",
    "offset": "1069",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "OIEC_PCMAUDIOMODE",
        "access": "R/W",
        "description": "PCM audio mode",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_SOURCENUMBER",
        "access": "R/W",
        "description": "Source number",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL3",
    "description": "Channel number for first right sample",
    "size": "8",
    "offset": "106a",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "OIEC_CHANNELNUMCR1",
        "access": "R/W",
        "description": "Channel number for second right sample",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_CHANNELNUMCR0",
        "access": "R/W",
        "description": "Channel number for first right sample",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL4",
    "description": "Channel number for third right sample",
    "size": "8",
    "offset": "106b",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "OIEC_CHANNELNUMCR3",
        "access": "R/W",
        "description": "Channel number for fourth right sample",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_CHANNELNUMCR2",
        "access": "R/W",
        "description": "Channel number for third right sample",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL5",
    "description": "Channel number for first left sample",
    "size": "8",
    "offset": "106c",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "OIEC_CHANNELNUMCL1",
        "access": "R/W",
        "description": "Channel number for second left sample",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_CHANNELNUMCL0",
        "access": "R/W",
        "description": "Channel number for first left sample",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL6",
    "description": "Channel number for third left sample",
    "size": "8",
    "offset": "106d",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "OIEC_CHANNELNUMCL3",
        "access": "R/W",
        "description": "Channel number for fourth left sample",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_CHANNELNUMCL2",
        "access": "R/W",
        "description": "Channel number for third left sample",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL7",
    "description": "Sampling frequency",
    "size": "8",
    "offset": "106e",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "OIEC_SAMPFREQ_EXT",
        "access": "R/W",
        "description": "Sampling frequency (channel status bits 31 and\n30)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "OIEC_CLKACCURACY",
        "access": "R/W",
        "description": "Clock accuracy",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_SAMPFREQ",
        "access": "R/W",
        "description": "Sampling frequency",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AUDSCHNL8",
    "description": "Word length configuration",
    "size": "8",
    "offset": "106f",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "OIEC_ORIGSAMPFREQ",
        "access": "R/W",
        "description": "Original sampling frequency",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "OIEC_WORDLENGTH",
        "access": "R/W",
        "description": "Word length configuration",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_CTRLQHIGH",
    "description": "Configures the number of high priority packets or\naudio sample packets consecutively attended\nbefore checking low priority queue status. Valid\nrange is from 5'd1 to 5'd31.",
    "size": "8",
    "offset": "1073",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "ONHIGHATTENDED",
        "access": "R/W",
        "description": "Configures the number of high priority packets or\naudio sample packets consecutively attended\nbefore checking low priority queue status. Valid\nrange is from 5'd1 to 5'd31.",
        "reset_value": "0xf"
      }
    ]
  },
  {
    "name": "FC_CTRLQLOW",
    "description": "Configures the number of low priority packets or\nnull packets consecutively attended before\nchecking high priority queue status or audio\nsamples availability. Valid range is from 5'd1 to\n5'd31.",
    "size": "8",
    "offset": "1074",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "ONLOWATTENDED",
        "access": "R/W",
        "description": "Configures the number of low priority packets or\nnull packets consecutively attended before\nchecking high priority queue status or audio\nsamples availability. Valid range is from 5'd1 to\n5'd31.",
        "reset_value": "0x3"
      }
    ]
  },
  {
    "name": "FC_ACP0",
    "description": "Configures the ACP packet type.",
    "size": "8",
    "offset": "1075",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "ACPTYPE",
        "access": "R/W",
        "description": "Configures the ACP packet type.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP16",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 16",
    "size": "8",
    "offset": "1082",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP16",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 16",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP15",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 15",
    "size": "8",
    "offset": "1083",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP15",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 15",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP14",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 14",
    "size": "8",
    "offset": "1084",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP14",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 14",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP13",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 13",
    "size": "8",
    "offset": "1085",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP13",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 13",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP12",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 12",
    "size": "8",
    "offset": "1086",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP12",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 12",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP11",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 11",
    "size": "8",
    "offset": "1087",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP11",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 11",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP10",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 10",
    "size": "8",
    "offset": "1088",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP10",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 10",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP9",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 9",
    "size": "8",
    "offset": "1089",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP9",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 9",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP8",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 8",
    "size": "8",
    "offset": "108a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP8",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 8",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP7",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 7",
    "size": "8",
    "offset": "108b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP7",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 7",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP6",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 6",
    "size": "8",
    "offset": "108c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP6",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 6",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP5",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 5",
    "size": "8",
    "offset": "108d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP5",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 5",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP4",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 4",
    "size": "8",
    "offset": "108e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP4",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 4",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP3",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 3",
    "size": "8",
    "offset": "108f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP3",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 3",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP2",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 2",
    "size": "8",
    "offset": "1090",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP2",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ACP1",
    "description": "Frame Composer ACP Packet Body Configuration\nRegister 1",
    "size": "8",
    "offset": "1091",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ACP1",
        "access": "R/W",
        "description": "Frame Composer ACP Packet Body Configuration\nRegister 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_0",
    "description": "ISRC1 Indication of packet continuation (ISRC2 will\nbe transmitted)",
    "size": "8",
    "offset": "1092",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:2",
        "name": "ISRC_STATUS",
        "access": "R/W",
        "description": "ISRC1 Status signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ISRC_VALID",
        "access": "R/W",
        "description": "ISRC1 Valid control signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ISRC_CONT",
        "access": "R/W",
        "description": "ISRC1 Indication of packet continuation (ISRC2 will\nbe transmitted)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_16",
    "description": "Frame Composer ISRC1 Packet Body Register 16;\nconfigures ISRC1 packet body of the ISRC1 packet",
    "size": "8",
    "offset": "1093",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_16",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 16;\nconfigures ISRC1 packet body of the ISRC1 packet",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_15",
    "description": "Frame Composer ISRC1 Packet Body Register 15",
    "size": "8",
    "offset": "1094",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_15",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 15",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_14",
    "description": "Frame Composer ISRC1 Packet Body Register 14",
    "size": "8",
    "offset": "1095",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_14",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 14",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_13",
    "description": "Frame Composer ISRC1 Packet Body Register 13",
    "size": "8",
    "offset": "1096",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_13",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 13",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_12",
    "description": "Frame Composer ISRC1 Packet Body Register 12",
    "size": "8",
    "offset": "1097",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_12",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 12",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_11",
    "description": "Frame Composer ISRC1 Packet Body Register 11",
    "size": "8",
    "offset": "1098",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_11",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 11",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_10",
    "description": "Frame Composer ISRC1 Packet Body Register 10",
    "size": "8",
    "offset": "1099",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_10",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 10",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_9",
    "description": "Frame Composer ISRC1 Packet Body Register 9",
    "size": "8",
    "offset": "109a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_9",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 9",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_8",
    "description": "Frame Composer ISRC1 Packet Body Register 8",
    "size": "8",
    "offset": "109b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_8",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 8",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_7",
    "description": "Frame Composer ISRC1 Packet Body Register 7",
    "size": "8",
    "offset": "109c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_7",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 7",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_6",
    "description": "Frame Composer ISRC1 Packet Body Register 6",
    "size": "8",
    "offset": "109d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_6",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 6",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_5",
    "description": "Frame Composer ISRC1 Packet Body Register 5",
    "size": "8",
    "offset": "109e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_5",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 5",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_4",
    "description": "Frame Composer ISRC1 Packet Body Register 4",
    "size": "8",
    "offset": "109f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_4",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 4",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_3",
    "description": "Frame Composer ISRC1 Packet Body Register 3",
    "size": "8",
    "offset": "10a0",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_3",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 3",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_2",
    "description": "Frame Composer ISRC1 Packet Body Register 2",
    "size": "8",
    "offset": "10a1",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_2",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR1_1",
    "description": "Frame Composer ISRC1 Packet Body Register 1",
    "size": "8",
    "offset": "10a2",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR1_1",
        "access": "R/W",
        "description": "Frame Composer ISRC1 Packet Body Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_15",
    "description": "Frame Composer ISRC2 Packet Body Register 15;\nconfigures the ISRC2 packet body of the ISRC2\npacket",
    "size": "8",
    "offset": "10a3",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_15",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 15;\nconfigures the ISRC2 packet body of the ISRC2\npacket",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_14",
    "description": "Frame Composer ISRC2 Packet Body Register 14",
    "size": "8",
    "offset": "10a4",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_14",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 14",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_13",
    "description": "Frame Composer ISRC2 Packet Body Register 13",
    "size": "8",
    "offset": "10a5",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_13",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 13",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_12",
    "description": "Frame Composer ISRC2 Packet Body Register 12",
    "size": "8",
    "offset": "10a6",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_12",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 12",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_11",
    "description": "Frame Composer ISRC2 Packet Body Register 11",
    "size": "8",
    "offset": "10a7",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_11",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 11",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_10",
    "description": "Frame Composer ISRC2 Packet Body Register 10",
    "size": "8",
    "offset": "10a8",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_10",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 10",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_9",
    "description": "Frame Composer ISRC2 Packet Body Register 9",
    "size": "8",
    "offset": "10a9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_9",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 9",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_8",
    "description": "Frame Composer ISRC2 Packet Body Register 8",
    "size": "8",
    "offset": "10aa",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_8",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 8",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_7",
    "description": "Frame Composer ISRC2 Packet Body Register 7",
    "size": "8",
    "offset": "10ab",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_7",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 7",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_6",
    "description": "Frame Composer ISRC2 Packet Body Register 6",
    "size": "8",
    "offset": "10ac",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_6",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 6",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_5",
    "description": "Frame Composer ISRC2 Packet Body Register 5",
    "size": "8",
    "offset": "10ad",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_5",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 5",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_4",
    "description": "Frame Composer ISRC2 Packet Body Register 4",
    "size": "8",
    "offset": "10ae",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_4",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 4",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_3",
    "description": "Frame Composer ISRC2 Packet Body Register 3",
    "size": "8",
    "offset": "10af",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_3",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 3",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_2",
    "description": "Frame Composer ISRC2 Packet Body Register 2",
    "size": "8",
    "offset": "10b0",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_2",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_1",
    "description": "Frame Composer ISRC2 Packet Body Register 1",
    "size": "8",
    "offset": "10b1",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_1",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_ISCR2_0",
    "description": "Frame Composer ISRC2 Packet Body Register 0",
    "size": "8",
    "offset": "10b2",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_ISCR2_0",
        "access": "R/W",
        "description": "Frame Composer ISRC2 Packet Body Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DATAUTO0",
    "description": "Enables ACP automatic packet scheduling",
    "size": "8",
    "offset": "10b3",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "SPD_AUTO",
        "access": "R/W",
        "description": "Enables SPD automatic packet scheduling",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "VSD_AUTO",
        "access": "R/W",
        "description": "Enables VSD automatic packet scheduling",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "ISCR2_AUTO",
        "access": "R/W",
        "description": "Enables ISRC2 automatic packet scheduling",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ISCR1_AUTO",
        "access": "R/W",
        "description": "Enables ISRC1 automatic packet scheduling",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ACP_AUTO",
        "access": "R/W",
        "description": "Enables ACP automatic packet scheduling",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DATAUTO1",
    "description": "Packet frame interpolation for automatic packet\nscheduling",
    "size": "8",
    "offset": "10b4",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUTO_FRAME_INTERPOLATI\nON",
        "access": "\nR/W",
        "description": "Packet frame interpolation for automatic packet\nscheduling",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DATAUTO2",
    "description": "Packets line spacing, for automatic packet\nscheduling",
    "size": "8",
    "offset": "10b5",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "AUTO_FRAME_PACKETS",
        "access": "R/W",
        "description": "Packets per frame, for automatic packet scheduling",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUTO_LINE_SPACING",
        "access": "R/W",
        "description": "Packets line spacing, for automatic packet\nscheduling",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DATMAN",
    "description": "ACP packet",
    "size": "8",
    "offset": "10b6",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "NULL_TX",
        "access": "W",
        "description": "Null packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "SPD_TX",
        "access": "W",
        "description": "SPD packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "VSD_TX",
        "access": "W",
        "description": "VSD packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "ISCR2_TX",
        "access": "W",
        "description": "ISRC2 packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ISCR1_TX",
        "access": "W",
        "description": "ISRC1 packet",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ACP_TX",
        "access": "W",
        "description": "ACP packet",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DATAUTO3",
    "description": "Enables ACR packet insertion",
    "size": "8",
    "offset": "10b7",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "NVBI_AUTO",
        "access": "R/W",
        "description": "Enables NTSC VBI packet insertion",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "AMP_AUTO",
        "access": "R/W",
        "description": "Enables AMP packet insertion",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "AVI_AUTO",
        "access": "R/W",
        "description": "Enables AVI packet insertion",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "GCP_AUTO",
        "access": "R/W",
        "description": "Enables GCP packet insertion",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "AUDI_AUTO",
        "access": "R/W",
        "description": "Enables AUDI packet insertion",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "ACR_AUTO",
        "access": "R/W",
        "description": "Enables ACR packet insertion",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "FC_RDRB0",
    "description": "ACR Frame interpolation",
    "size": "8",
    "offset": "10b8",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "ACRFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "ACR Frame interpolation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB1",
    "description": "ACR packet line spacing",
    "size": "8",
    "offset": "10b9",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "ACRPACKETSINFRAME",
        "access": "R/W",
        "description": "ACR packets in frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "ACRPACKETLINESPACING",
        "access": "R/W",
        "description": "ACR packet line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB2",
    "description": "Audio frame interpolation",
    "size": "8",
    "offset": "10ba",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUDIFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "Audio frame interpolation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB3",
    "description": "Audio packets line spacing",
    "size": "8",
    "offset": "10bb",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "AUDIPACKETSINFRAME",
        "access": "R/W",
        "description": "Audio packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUDIPACKETLINESPACING",
        "access": "R/W",
        "description": "Audio packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB4",
    "description": "Frames interpolated between GCP packets",
    "size": "8",
    "offset": "10bc",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "GCPFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "Frames interpolated between GCP packets",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB5",
    "description": "GCP packets line spacing",
    "size": "8",
    "offset": "10bd",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "GCPPACKETSINFRAME",
        "access": "R/W",
        "description": "GCP packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "GCPPACKETLINESPACING",
        "access": "R/W",
        "description": "GCP packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB6",
    "description": "Frames interpolated between AVI packets",
    "size": "8",
    "offset": "10be",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AVIFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "Frames interpolated between AVI packets",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB7",
    "description": "AVI packets line spacing",
    "size": "8",
    "offset": "10bf",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "AVIPACKETSINFRAME",
        "access": "R/W",
        "description": "AVI packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AVIPACKETLINESPACING",
        "access": "R/W",
        "description": "AVI packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB8",
    "description": "AMP frame interpolation",
    "size": "8",
    "offset": "10c0",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AMPFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "AMP frame interpolation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB9",
    "description": "AMP packets line spacing",
    "size": "8",
    "offset": "10c1",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "AMPPACKETSINFRAME",
        "access": "R/W",
        "description": "AMP packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AMPPACKETLINESPACING",
        "access": "R/W",
        "description": "AMP packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB10",
    "description": "NTSC VBI frame interpolation",
    "size": "8",
    "offset": "10c2",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "NVBIFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "NTSC VBI frame interpolation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB11",
    "description": "NTSC VBI packets line spacing",
    "size": "8",
    "offset": "10c3",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "NVBIPACKETSINFRAME",
        "access": "R/W",
        "description": "NTSC VBI packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "NVBIPACKETLINESPACING",
        "access": "R/W",
        "description": "NTSC VBI packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB12",
    "description": "Description: DRM frame interpolation",
    "size": "8",
    "offset": "10c4",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "DRMFRAMEINTERPOLATION",
        "access": "R/W",
        "description": "Description: DRM frame interpolation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_RDRB13",
    "description": "DRM packets line spacing",
    "size": "8",
    "offset": "10c5",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "DRMPACKETSINFRAME",
        "access": "R/W",
        "description": "DRM packets per frame",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "DRMPACKETLINESPACING",
        "access": "R/W",
        "description": "DRM packets line spacing",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_MASK0",
    "description": "Mask bit for FC_INT0.NULL interrupt bit",
    "size": "8",
    "offset": "10d2",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "AUDI",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.AUDI interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ACP",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.ACP interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "HBR",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.HBR interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "MAS",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.MAS interrupt bit. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "3",
        "name": "NVBI",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.NVBI interrupt bit. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "2",
        "name": "AUDS",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.AUDS interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "ACR",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.ACR interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "NULL",
        "access": "R/W",
        "description": "Mask bit for FC_INT0.NULL interrupt bit",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "FC_MASK1",
    "description": "Mask bit for FC_INT1.GCP interrupt bit",
    "size": "8",
    "offset": "10d6",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "GMD",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.GMD interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "ISCR1",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.ISRC1 interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ISCR2",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.ISRC2 interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "VSD",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.VSD interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "SPD",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.SPD interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AMP",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.AMP interrupt bit. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "1",
        "name": "AVI",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.AVI interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "GCP",
        "access": "R/W",
        "description": "Mask bit for FC_INT1.GCP interrupt bit",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_MASK2",
    "description": "Mask bit for FC_INT2.HighPriority_overflow interrupt\nbit",
    "size": "8",
    "offset": "10da",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "DRM",
        "access": "R/W",
        "description": "Mask bit for FC_INT2.DRM interrupt bit.",
        "reset_value": "(HDMI_TX_20== 1) ? 1 : 0"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "LOWPRIORITY_OVERFLOW",
        "access": "R/W",
        "description": "Mask bit for FC_INT2.LowPriority_overflow interrupt\nbit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HIGHPRIORITY_OVERFLOW",
        "access": "R/W",
        "description": "Mask bit for FC_INT2.HighPriority_overflow interrupt\nbit",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_PRCONF",
    "description": "Configures the video pixel repetition ratio to be sent\non the AVI InfoFrame. This value must be valid\naccording to the HDMI specification. The\noutput_pr_factor = incoming_pr_factor *\n(desired_pr_factor + 1) \u2013 1.\noutput_pr_factor[3:0] 0000b: No action. Not used.\n0001b: Pixel sent two times (pixel repeated once)\n0010b: Pixel sent three times\n0011b: Pixel sent four times 0100b: Pixel sent five\ntimes 0101b: Pixel sent six times 0110b: Pixel sent\nseven times 0111b: Pixel sent eight times 1000b:\nPixel sent nine times 1001b: Pixel sent 10 times\nOther: Reserved. Not used\nNote: When working in YCC422 video, the actual\nrepetition of the stream is Incoming_pr_factor *\n(desired_pr_factor + 1). This calculation is done\ninternally in the H13TCTRL and no hardware\noverflow protection is available. Care must be taken\nto avoid this result passes the maximum number of\n10 pixels repeated because no HDMI support is\navailable for this in the specification and the\nH13TPHY does not support this higher repetition\nvalues.",
    "size": "8",
    "offset": "10e0",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "INCOMING_PR_FACTOR",
        "access": "R/W",
        "description": "Configures the input video pixel repetition. For CEA\nBits Name Attr Description\nmodes, this value must be extracted from the CEA\nspecification for the video mode being input.\nincoming_pr_factor[3:0] 0000b: No action. Not\nused.\n0001b: No pixel repetition (pixel sent only once)\n0010b: Pixel sent two times (pixel repeated once)\n0011b: Pixel sent three times\n0100b: Pixel sent four times 0101b: Pixel sent five\ntimes 0110b: Pixel sent six times 0111b: Pixel sent\nseven times 1000b: Pixel sent eight times 1001b:\nPixel sent nine times 1010b: Pixel sent 10 times\nOther: Reserved. Not used",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:0",
        "name": "OUTPUT_PR_FACTOR",
        "access": "R/W",
        "description": "Configures the video pixel repetition ratio to be sent\non the AVI InfoFrame. This value must be valid\naccording to the HDMI specification. The\noutput_pr_factor = incoming_pr_factor *\n(desired_pr_factor + 1) \u2013 1.\noutput_pr_factor[3:0] 0000b: No action. Not used.\n0001b: Pixel sent two times (pixel repeated once)\n0010b: Pixel sent three times\n0011b: Pixel sent four times 0100b: Pixel sent five\ntimes 0101b: Pixel sent six times 0110b: Pixel sent\nseven times 0111b: Pixel sent eight times 1000b:\nPixel sent nine times 1001b: Pixel sent 10 times\nOther: Reserved. Not used\nNote: When working in YCC422 video, the actual\nrepetition of the stream is Incoming_pr_factor *\n(desired_pr_factor + 1). This calculation is done\ninternally in the H13TCTRL and no hardware\noverflow protection is available. Care must be taken\nto avoid this result passes the maximum number of\n10 pixels repeated because no HDMI support is\navailable for this in the specification and the\nH13TPHY does not support this higher repetition\nvalues.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_SCRAMBLER_CTRL",
    "description": "When set (1'b1), this field activates the HDMI 2.0\nscrambler feature. When disabled (1'b0) the\nscrambler feature is bypassed, placing Hdmi_tx in\nHDMI 1.4b compatible mode. To activate the\nscrambler feature, you must ensure that the quasi-\nstatic\nconfiguration bit fc_invidconf.HDCP_keepout is set\n(1'b1) at configuration time, before the required\nmc_swrstzreq.tmdsswrst_req reset request is\nissued.\nThis is field can be changed in runtime.",
    "size": "8",
    "offset": "10e1",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "SCRAMBLER_UCP_LINE",
        "access": "R/W",
        "description": "Debug register. When active (1'b1), the\nUnscrambled Control Period is generated after each\nactive video line (non-compliant behavior). This is\nquasi-static field which requires a a\nmc_swrstzreq.tmdsswrst_req reset request to be\nperformed after the change of this configuration bit.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SCRAMBLER_ON",
        "access": "R/W",
        "description": "When set (1'b1), this field activates the HDMI 2.0\nscrambler feature. When disabled (1'b0) the\nscrambler feature is bypassed, placing Hdmi_tx in\nHDMI 1.4b compatible mode. To activate the\nscrambler feature, you must ensure that the quasi-\nstatic\nconfiguration bit fc_invidconf.HDCP_keepout is set\n(1'b1) at configuration time, before the required\nmc_swrstzreq.tmdsswrst_req reset request is\nissued.\nThis is field can be changed in runtime.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_MULTISTREAM_CTRL",
    "description": "This field, when set (1'b1), activates the HDMI 2.0\nMulti- Stream support. The audio stream present at\nthe input of the Hdmi_tx controller is transported\nusing Multi-Stream Audio Sample Packets.",
    "size": "8",
    "offset": "10e2",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "FC_MAS_PACKET_EN",
        "access": "R/W",
        "description": "This field, when set (1'b1), activates the HDMI 2.0\nMulti- Stream support. The audio stream present at\nthe input of the Hdmi_tx controller is transported\nusing Multi-Stream Audio Sample Packets.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_PACKET_TX_EN",
    "description": "ACR packet transmission control 1b: Transmission\nenabled\n0b: Transmission disabled",
    "size": "8",
    "offset": "10e3",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "DRM_TX_EN",
        "access": "R/W",
        "description": "DRM transmission control 1b: Transmission enabled\n0b: Transmission disabled",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "NVBI_TX_EN",
        "access": "R/W",
        "description": "NTSC VBI transmission control 1b: Transmission\nenabled\n0b: Transmission disabled",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "AMP_TX_EN",
        "access": "R/W",
        "description": "AMP transmission control 1b: Transmission enabled\n0b: Transmission disabled",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "AUT_TX_EN",
        "access": "R/W",
        "description": "ACP, SPD, VSIF, ISRC1, and SRC2 packet\ntransmission control 1b: Transmission enabled\n0b: Transmission disabled",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "AUDI_TX_EN",
        "access": "R/W",
        "description": "AUDI packet transmission control 1b: Transmission\nenabled\n0b: Transmission disabled",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "AVI_TX_EN",
        "access": "R/W",
        "description": "AVI packet transmission control 1b: Transmission\nenabled\n0b: Transmission disabled",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "GCP_TX_EN",
        "access": "R/W",
        "description": "GCP transmission control 1b: Transmission enabled\n0b: Transmission disabled",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "ACR_TX_EN",
        "access": "R/W",
        "description": "ACR packet transmission control 1b: Transmission\nenabled\n0b: Transmission disabled",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "FC_ACTSPC_HDLR_CFG",
    "description": "Active Space Handler Control\n1b: Fixed active space value mode enabled. During\nactive space, a fixed value of 0xAA is applied to all\nTMDS channels.\n0b: Fixed active space value mode disabled",
    "size": "8",
    "offset": "10e8",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ACTSPC_HDLR_TGL",
        "access": "R/W",
        "description": "Active Space handler control\n1b: Active space 1 value is different from Active\nSpace 2 value. Refer to Figure 8-4: 3D Structure of\nthe HDMI 1.4b specification.\n0b: Active space not oscillating",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ACTSPC_HDLR_EN",
        "access": "R/W",
        "description": "Active Space Handler Control\n1b: Fixed active space value mode enabled. During\nactive space, a fixed value of 0xAA is applied to all\nTMDS channels.\n0b: Fixed active space value mode disabled",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVACT_2D_0",
    "description": "2D Input video vertical active pixel region width.\nNumber of 2D video vertical active lines [7:0].",
    "size": "8",
    "offset": "10e9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_INVACT_2D_0",
        "access": "R/W",
        "description": "2D Input video vertical active pixel region width.\nNumber of 2D video vertical active lines [7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_INVACT_2D_1",
    "description": "2D Input video vertical active pixel region width.\nNumber of 2D video vertical active lines [11:8].",
    "size": "8",
    "offset": "10ea",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "FC_INVACT_2D_1",
        "access": "R/W",
        "description": "2D Input video vertical active pixel region width.\nNumber of 2D video vertical active lines [11:8].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_STAT",
    "description": "Gamut scheduling: Current Gamut packet sequence\nnumber",
    "size": "8",
    "offset": "1100",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "IGMDNO_CRNT_GBD",
        "access": "R",
        "description": "Gamut scheduling: No current gamut data",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "IGMDDNEXT_FIELD",
        "access": "R",
        "description": "Gamut scheduling: Gamut Next field",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "IGMDPACKET_SEQ",
        "access": "R",
        "description": "Gamut scheduling: Gamut packet sequence",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "IGMDCURRENT_GAMUT_SE\nQ_NUM",
        "access": "\nR",
        "description": "Gamut scheduling: Current Gamut packet sequence\nnumber",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_EN",
    "description": "Gamut Metadata packet transmission enable (1b)",
    "size": "8",
    "offset": "1101",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "GMDENABLETX",
        "access": "R/W",
        "description": "Gamut Metadata packet transmission enable (1b)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_UP",
    "description": "Gamut Metadata packet update",
    "size": "8",
    "offset": "1102",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "GMDUPDATEPACKET",
        "access": "W",
        "description": "Gamut Metadata packet update",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_CONF",
    "description": "Number of line spacing between the transmitted\nGMD packets",
    "size": "8",
    "offset": "1103",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "GMDPACKETSINFRAME",
        "access": "R/W",
        "description": "Number of GMD packets per frame or video field\n(profile P0)",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:0",
        "name": "GMDPACKETLINESPACING",
        "access": "R/W",
        "description": "Number of line spacing between the transmitted\nGMD packets",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_HB",
    "description": "Affected gamut sequence number",
    "size": "8",
    "offset": "1104",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "GMDGBD_PROFILE",
        "access": "R/W",
        "description": "GMD profile bits. Hdmi_tx only supports Profile 0\n(P0) of the Gamut Boundary Description Metadata\nProfiles described in the HDMI 1.4 Specification\n(which defines four profiles, P0-P4).",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "GMDAFFECTED_GAMUT_SE\nQ_NUM",
        "access": "\nR/W",
        "description": "Affected gamut sequence number",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_GMD_PB[0:27]",
    "description": "Frame Composer AMP Packet Header Register 1",
    "size": "8",
    "offset": "1128",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_GMD_PB",
        "access": "R/W",
        "description": "Frame Composer GMD Packet Body Register Array",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AMP_HB1",
    "description": "Frame Composer AMP Packet Header Register 1",
    "size": "8",
    "offset": "1128",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AMP_HB0",
        "access": "R/W",
        "description": "Frame Composer AMP Packet Header Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AMP_HB2",
    "description": "Frame Composer AMP Packet Header Register 2",
    "size": "8",
    "offset": "1129",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AMP_HB1",
        "access": "R/W",
        "description": "Frame Composer AMP Packet Header Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_AMP_PB[0:27]",
    "description": "Frame Composer NTSC VBI Packet Header Register 1",
    "size": "8",
    "offset": "1149",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_AMP_PB",
        "access": "R/W",
        "description": "Frame Composer AMP Packet Body Register Array",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_NVBI_HB1",
    "description": "Frame Composer NTSC VBI Packet Header Register 2",
    "size": "8",
    "offset": "1149",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_NVBI_HB1",
        "access": "R/W",
        "description": "Frame Composer NTSC VBI Packet Header Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_NVBI_HB2",
    "description": "Frame Composer NTSC VBI Packet Header Register 2",
    "size": "8",
    "offset": "1149",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_NVBI_HB1",
        "access": "R/W",
        "description": "Frame Composer NTSC VBI Packet Header Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_NVBI_PB[0:26]",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "1167",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_NVBI_PB",
        "access": "R/W",
        "description": "Frame Composer NTSC VBI Packet Body Register\nArray",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DRM_UP",
    "description": "DRM packet update",
    "size": "8",
    "offset": "1167",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DRMPACKETUPDATE",
        "access": "W",
        "description": "DRM packet update",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DRM_HB[0:1]",
    "description": "Frame Composer DRM Packet Body Register Array",
    "size": "8",
    "offset": "1200",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DRM_HB",
        "access": "R/W",
        "description": "Frame Composer DRM Packet Header Register Array",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DRM_PB[0:26]",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "1200",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DRM_PB",
        "access": "R/W",
        "description": "Frame Composer DRM Packet Body Register Array",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGFORCE",
    "description": "Force fixed video output with FC_DBGTMDSx register\ncontents.",
    "size": "8",
    "offset": "1200",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FORCEAUDIO",
        "access": "R/W",
        "description": "Force fixed audio output with FC_DBGAUDxCHx\nregister contents.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "FORCEVIDEO",
        "access": "R/W",
        "description": "Force fixed video output with FC_DBGTMDSx register\ncontents.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH0",
    "description": "Frame Composer Audio Data Channel 0 Register 0",
    "size": "8",
    "offset": "1201",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH0",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 0 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH0",
    "description": "Frame Composer Audio Data Channel 0 Register 1",
    "size": "8",
    "offset": "1202",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH0",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 0 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH0",
    "description": "Frame Composer Audio Data Channel 0 Register 2",
    "size": "8",
    "offset": "1203",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH0",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 0 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH1",
    "description": "Frame Composer Audio Data Channel 1 Register 0",
    "size": "8",
    "offset": "1204",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH1",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 1 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH1",
    "description": "Frame Composer Audio Data Channel 1 Register 1",
    "size": "8",
    "offset": "1205",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH1",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 1 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH1",
    "description": "Frame Composer Audio Data Channel 1 Register 2",
    "size": "8",
    "offset": "1206",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH1",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 1 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH2",
    "description": "Frame Composer Audio Data Channel 2 Register 0",
    "size": "8",
    "offset": "1207",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH2",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 2 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH2",
    "description": "Frame Composer Audio Data Channel 2 Register 1",
    "size": "8",
    "offset": "1208",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH2",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 2 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH2",
    "description": "Frame Composer Audio Data Channel 2 Register 2",
    "size": "8",
    "offset": "1209",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH2",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 2 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH3",
    "description": "Frame Composer Audio Data Channel 3 Register 0",
    "size": "8",
    "offset": "120a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH3",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 3 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH3",
    "description": "Frame Composer Audio Data Channel 3 Register 1",
    "size": "8",
    "offset": "120b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH3",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 3 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH3",
    "description": "Frame Composer Audio Data Channel 3 Register 2",
    "size": "8",
    "offset": "120c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH3",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 3 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH4",
    "description": "Frame Composer Audio Data Channel 4 Register 0",
    "size": "8",
    "offset": "120d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH4",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 4 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH4",
    "description": "Frame Composer Audio Data Channel 4 Register 1",
    "size": "8",
    "offset": "120e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH4",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 4 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH4",
    "description": "Frame Composer Audio Data Channel 4 Register 2",
    "size": "8",
    "offset": "120f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH4",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 4 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH5",
    "description": "Frame Composer Audio Data Channel 5 Register 0",
    "size": "8",
    "offset": "1210",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH5",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 5 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH5",
    "description": "Frame Composer Audio Data Channel 5 Register 1",
    "size": "8",
    "offset": "1211",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH5",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 5 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH5",
    "description": "Frame Composer Audio Data Channel 5 Register 2",
    "size": "8",
    "offset": "1212",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH5",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 5 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH6",
    "description": "Frame Composer Audio Data Channel 6 Register 0",
    "size": "8",
    "offset": "1213",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH6",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 6 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH6",
    "description": "Frame Composer Audio Data Channel 6 Register 1",
    "size": "8",
    "offset": "1214",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH6",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 6 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH6",
    "description": "Frame Composer Audio Data Channel 6 Register 2",
    "size": "8",
    "offset": "1215",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH6",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 6 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD0CH7",
    "description": "Frame Composer Audio Data Channel 7 Register 0",
    "size": "8",
    "offset": "1216",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD0CH7",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 7 Register 0",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD1CH7",
    "description": "Frame Composer Audio Data Channel 7 Register 1",
    "size": "8",
    "offset": "1217",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD1CH7",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 7 Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGAUD2CH7",
    "description": "Frame Composer Audio Data Channel 7 Register 2",
    "size": "8",
    "offset": "1218",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGAUD2CH7",
        "access": "R/W",
        "description": "Frame Composer Audio Data Channel 7 Register 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "FC_DBGTMDS[0:2]",
    "description": "Power-down enable (active low 0b). Otherwise, this\nfield is a \"spare\" bit with no associated functionality.",
    "size": "8",
    "offset": "3001",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FC_DBGTMDS",
        "access": "R/W",
        "description": "Frame Composer TMDS Data Channel 0 Register",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_CONF0",
    "description": "Test Clock signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
    "size": "8",
    "offset": "3001",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "TESTCLR",
        "access": "R/W",
        "description": "Test Clear signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "TESTEN",
        "access": "R/W",
        "description": "Test Enable signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "TESTCLK",
        "access": "R/W",
        "description": "Test Clock signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_TST0",
    "description": "Test Clock signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
    "size": "8",
    "offset": "3001",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "TESTCLR",
        "access": "R/W",
        "description": "Test Clear signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "TESTEN",
        "access": "R/W",
        "description": "Test Enable signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "TESTCLK",
        "access": "R/W",
        "description": "Test Clock signal. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_TST1",
    "description": "Test Data input Otherwise, this field is a \"spare\" bit\nwith no associated functionality.",
    "size": "8",
    "offset": "3002",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "TESTDIN",
        "access": "R/W",
        "description": "Test Data input Otherwise, this field is a \"spare\" bit\nwith no associated functionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_TST2",
    "description": "Test Data output. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
    "size": "8",
    "offset": "3003",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "TESTDOUT",
        "access": "R",
        "description": "Test Data output. Otherwise, this field is a \"spare\"\nbit with no associated functionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_STAT0",
    "description": "HDMI Hot Plug Detect indication. You may need to\nmask or change polarity of this interrupt after it\nhas become active.",
    "size": "8",
    "offset": "104",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_3",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 3. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_2",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 2. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "RX_SENSE_1",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 1. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "RX_SENSE_0",
        "access": "R/W1C",
        "description": "TX PHY RX_SENSE indication for driver 0. You may\nneed to mask or change polarity of this interrupt\nafter it has become active.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "TX_PHY_LOCK",
        "access": "R/W1C",
        "description": "TX PHY PLL lock indication.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HPD",
        "access": "R/W1C",
        "description": "HDMI Hot Plug Detect indication. You may need to\nmask or change polarity of this interrupt after it\nhas become active.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_INT0",
    "description": "Interrupt indication bit. TX PHY PLL lock indication\ninterrupt.",
    "size": "8",
    "offset": "3005",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RX_SENSE_3",
        "access": "R",
        "description": "Interrupt indication bit. TX PHY RX_SENSE indication\ninterruption for TMDS CLK driver.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "RX_SENSE_2",
        "access": "R",
        "description": "Interrupt indication bit. TX PHY RX_SENSE indication\ninterruption for TMDS channel 2 driver.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_1",
        "access": "R",
        "description": "Interrupt indication bit. TX PHY RX_SENSE indication\ninterruption for TMDS channel 1 driver.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_0",
        "access": "R",
        "description": "Interrupt indication bit. TX PHY RX_SENSE indication\ninterruption for TMDS channel 0 driver.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HPD",
        "access": "R",
        "description": "Interrupt indication bit. HDMI Hot Plug Detect\nindication interrupt.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "TX_PHY_LOCK",
        "access": "R",
        "description": "Interrupt indication bit. TX PHY PLL lock indication\ninterrupt.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_MASK0",
    "description": "Mask bit for PHY_INT0.TX_PHY_LOCK interrupt bit",
    "size": "8",
    "offset": "3006",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RX_SENSE_3",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.RX_SENSE[3] interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "RX_SENSE_2",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.RX_SENSE[2] interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_1",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.RX_SENSE[1] interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_0",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.RX_SENSE[0] interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HPD",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.HPD interrupt bit",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "TX_PHY_LOCK",
        "access": "R/W",
        "description": "Mask bit for PHY_INT0.TX_PHY_LOCK interrupt bit",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_POL0",
    "description": "Polarity bit for PHY_INT0.TX_PHY_LOCK interrupt bit",
    "size": "8",
    "offset": "3007",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RX_SENSE_3",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.RX_SENSE[3] interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "RX_SENSE_2",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.RX_SENSE[2] interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "RX_SENSE_1",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.RX_SENSE[1] interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "RX_SENSE_0",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.RX_SENSE[0] interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HPD",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.HPD interrupt bit",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "TX_PHY_LOCK",
        "access": "R/W",
        "description": "Polarity bit for PHY_INT0.TX_PHY_LOCK interrupt bit",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "PHY_PCLFREQ0",
    "description": "Pixel Clock Frequency (pclk_freq[7:0]).",
    "size": "8",
    "offset": "3008",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PCLK_FREQ",
        "access": "R/W",
        "description": "Pixel Clock Frequency (pclk_freq[7:0]).",
        "reset_value": "0x32"
      }
    ]
  },
  {
    "name": "PHY_PCLFREQ1",
    "description": "Pixel Clock Frequency (pclk_freq[9:8]).",
    "size": "8",
    "offset": "3009",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "PCLK_FREQ",
        "access": "R/W",
        "description": "Pixel Clock Frequency (pclk_freq[9:8]).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_PLLCFGFREQ0",
    "description": "PLL Configuration Frequency (pllcfgfreq[7:0]).",
    "size": "8",
    "offset": "300a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PLLCFGFREQ",
        "access": "R/W",
        "description": "PLL Configuration Frequency (pllcfgfreq[7:0]).",
        "reset_value": "0x20"
      }
    ]
  },
  {
    "name": "PHY_PLLCFGFREQ1",
    "description": "PLL Configuration Frequency (pllcfgfreq[15:8]).",
    "size": "8",
    "offset": "300b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PLLCFGFREQ",
        "access": "R/W",
        "description": "PLL Configuration Frequency (pllcfgfreq[15:8]).",
        "reset_value": "0x27"
      }
    ]
  },
  {
    "name": "PHY_PLLCFGFREQ2",
    "description": "PLL Configuration Frequency (pllcfgfreq[23:16]).",
    "size": "8",
    "offset": "300c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "PLLCFGFREQ",
        "access": "R/W",
        "description": "PLL Configuration Frequency (pllcfgfreq[23:16]).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SLAVE",
    "description": "Slave address to be sent during read and write\noperations.\nPHY Gen2 slave address: 7'h69\nHEAC PHY slave address: 7'h49",
    "size": "8",
    "offset": "3020",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "SLAVEADDR",
        "access": "R/W",
        "description": "Slave address to be sent during read and write\noperations.\nPHY Gen2 slave address: 7'h69\nHEAC PHY slave address: 7'h49",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_ADDRESS",
    "description": "Register address for read and write operations",
    "size": "8",
    "offset": "3021",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "ADDRESS",
        "access": "R/W",
        "description": "Register address for read and write operations",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_DATAO_1",
    "description": "Data MSB (datao[15:8]) to be written on register\npointed by phy_i2cm_address [7:0].",
    "size": "8",
    "offset": "3022",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAO",
        "access": "R/W",
        "description": "Data MSB (datao[15:8]) to be written on register\npointed by phy_i2cm_address [7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_DATAO_0",
    "description": "Data LSB (datao[7:0]) to be written on register\npointed by phy_i2cm_address [7:0].",
    "size": "8",
    "offset": "3023",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAO",
        "access": "R/W",
        "description": "Data LSB (datao[7:0]) to be written on register\npointed by phy_i2cm_address [7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_DATAI_1",
    "description": "Data MSB (datai[15:8]) read from register pointed by\nphy_i2cm_address[7:0].",
    "size": "8",
    "offset": "3024",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAI",
        "access": "R",
        "description": "Data MSB (datai[15:8]) read from register pointed by\nphy_i2cm_address[7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_DATAI_0",
    "description": "Data LSB (datai[7:0]) read from register pointed by\nphy_i2cm_address[7:0].",
    "size": "8",
    "offset": "3025",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAI",
        "access": "R",
        "description": "Data LSB (datai[7:0]) read from register pointed by\nphy_i2cm_address[7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_OPERATION",
    "description": "Read operation request",
    "size": "8",
    "offset": "3026",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "WR",
        "access": "W",
        "description": "Write operation request",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "RD",
        "access": "W",
        "description": "Read operation request",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_INT",
    "description": "Operation done status bit. Marks the end of a read or\nwrite operation.",
    "size": "8",
    "offset": "3027",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "DONE_POL",
        "access": "R/W",
        "description": "Done interrupt polarity configuration",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "DONE_MASK",
        "access": "R/W",
        "description": "Done interrupt mask signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "DONE_INTERRUPT",
        "access": "R",
        "description": "Operation done interrupt bit. Only lasts for 1 SFR\nclock cycle and is auto cleared after it.\n{done_interrupt = (done_mask==0b) &&\n(done_status==done_pol)}",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DONE_STATUS",
        "access": "R",
        "description": "Operation done status bit. Marks the end of a read or\nwrite operation.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_CTLINT",
    "description": "Arbitration error interrupt bit\nBits Name Attr Description\n{arbitration_interrupt = (arbitration_mask==0b) &&\n(arbitration_status==arbitration_pol)}\nNote: This bit field is read by the sticky bits present\non the ih_i2cmphy_stat0 register.",
    "size": "8",
    "offset": "3028",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "NACK_POL",
        "access": "R/W",
        "description": "Not acknowledge error interrupt polarity\nconfiguration",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "NACK_MASK",
        "access": "R/W",
        "description": "Not acknowledge error interrupt mask signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "NACK_INTERRUPT",
        "access": "R",
        "description": "Not acknowledge error interrupt bit. Only lasts for\none SFR clock cycle and is auto cleared after it.\n{nack_interrupt = (nack_mask==0b) &&\n(nack_status==nack_pol)}. Note: This bit field is\nread by the sticky bits present on the\nih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "NACK_STATUS",
        "access": "R",
        "description": "Not acknowledge error status bit. Error on I2C not\nacknowledge. Note: This bit field is read by the sticky\nbits present on the ih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ARBITRATION_POL",
        "access": "R/W",
        "description": "Arbitration error interrupt polarity configuration.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "ARBITRATION_MASK",
        "access": "R/W",
        "description": "Arbitration error interrupt mask signal.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ARBITRATION_INTERRUPT",
        "access": "R",
        "description": "Arbitration error interrupt bit\nBits Name Attr Description\n{arbitration_interrupt = (arbitration_mask==0b) &&\n(arbitration_status==arbitration_pol)}\nNote: This bit field is read by the sticky bits present\non the ih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_DIV",
    "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
    "size": "8",
    "offset": "3029",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FAST_STD_MODE",
        "access": "R/W",
        "description": "Sets the I2C Master to work in Fast Mode or Standard\nMode: 1: Fast Mode\n0: Standard Mode",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2:0",
        "name": "SPARE",
        "access": "R/W",
        "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
        "reset_value": "0x3"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SOFTRSTZ",
    "description": "I2C Master Software Reset. Active by writing a zero\nand auto cleared to one in the following cycle.",
    "size": "8",
    "offset": "302a",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2C_SOFTRSTZ",
        "access": "R/W",
        "description": "I2C Master Software Reset. Active by writing a zero\nand auto cleared to one in the following cycle.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SS_SCL_HCNT_1_ADDR",
    "description": "PHY I2C Slow Speed SCL High Level Control Register\n1",
    "size": "8",
    "offset": "302b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_HCNT1",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL High Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SS_SCL_HCNT_0_ADDR",
    "description": "PHY I2C Slow Speed SCL High Level Control Register\n0",
    "size": "8",
    "offset": "302c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_HCNT0",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL High Level Control Register\n0",
        "reset_value": "0x6c"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SS_SCL_LCNT_1_ADDR",
    "description": "PHY I2C Slow Speed SCL Low Level Control Register\n1",
    "size": "8",
    "offset": "302d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_LCNT1",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL Low Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SS_SCL_LCNT_0_ADDR",
    "description": "PHY I2C Slow Speed SCL Low Level Control Register\n0",
    "size": "8",
    "offset": "302e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_LCNT0",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL Low Level Control Register\n0",
        "reset_value": "0x7f"
      }
    ]
  },
  {
    "name": "PHY_I2CM_FS_SCL_HCNT_1_ADDR",
    "description": "PHY I2C Fast Speed SCL High Level Control Register\n1",
    "size": "8",
    "offset": "302f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_HCNT1",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL High Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_FS_SCL_HCNT_0_ADDR",
    "description": "PHY I2C Fast Speed SCL High Level Control Register\nBits Name Attr Description\n0",
    "size": "8",
    "offset": "3030",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_HCNT0",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL High Level Control Register\nBits Name Attr Description\n0",
        "reset_value": "0x11"
      }
    ]
  },
  {
    "name": "PHY_I2CM_FS_SCL_LCNT_1_ADDR",
    "description": "PHY I2C Fast Speed SCL Low Level Control Register 1",
    "size": "8",
    "offset": "3031",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_LCNT1",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL Low Level Control Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "PHY_I2CM_FS_SCL_LCNT_0_ADDR",
    "description": "PHY I2C Fast Speed SCL Low Level Control Register 0",
    "size": "8",
    "offset": "3032",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_LCNT0",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL Low Level Control Register 0",
        "reset_value": "0x24"
      }
    ]
  },
  {
    "name": "PHY_I2CM_SDA_HOLD",
    "description": "Defines the number of SFR clock cycles to meet\ntHD:DAT (300 ns)\nosda_hold = round_to_high_integer (300 ns / (1/\nisfrclk_frequency))",
    "size": "8",
    "offset": "3033",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "OSDA_HOLD",
        "access": "R/W",
        "description": "Defines the number of SFR clock cycles to meet\ntHD:DAT (300 ns)\nosda_hold = round_to_high_integer (300 ns / (1/\nisfrclk_frequency))",
        "reset_value": "0x9"
      }
    ]
  },
  {
    "name": "JTAG_PHY_CONFIG",
    "description": "Configures the JTAG PHY interface output pin\nBits Name Attr Description\nJTAG_TRST_N when in internal control mode\n(iphy_ext_ctrl=1'b0) or ophyext_jtag_trst_n when\nPHY_EXTERNAL=1.",
    "size": "8",
    "offset": "3034",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "I2C_JTAGZ",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface output pin\nI2C_JTAGZ to select the PHY configuration interface\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_i2c_jtagz when PHY_EXTERNAL=1.\n1'b0: JTAG configuration Interface\n1'b1: I2C configuration Interface",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "JTAG_TRST_N",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface output pin\nBits Name Attr Description\nJTAG_TRST_N when in internal control mode\n(iphy_ext_ctrl=1'b0) or ophyext_jtag_trst_n when\nPHY_EXTERNAL=1.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "JTAG_PHY_TAP_TCK",
    "description": "Configures the JTAG PHY interface pin JTAG_TCK\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_tck when PHY_EXTERNAL=1.",
    "size": "8",
    "offset": "3035",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "JTAG_TCK",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface pin JTAG_TCK\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_tck when PHY_EXTERNAL=1.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "JTAG_PHY_TAP_IN",
    "description": "Configures the JTAG PHY interface pin JTAG_TDI\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_tdi when PHY_EXTERNAL=1.",
    "size": "8",
    "offset": "3036",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "JTAG_TMS",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface pin JTAG_TMS\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_tms when PHY_EXTERNAL=1.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "JTAG_TDI",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface pin JTAG_TDI\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor ophyext_jtag_tdi when PHY_EXTERNAL=1.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "JTAG_PHY_TAP_OUT",
    "description": "Read JTAG PHY interface input pin JTAG_TDO when\nin internal control mode (iphy_ext_ctrl=1'b0) or\nBits Name Attr Description\niphyext_jtag_tdo when PHY_EXTERNAL=1 Value After\nReset: 0x0\n\njtag_phy_addr\nDescription: PHY JTAG Address Control Register\nSize: 8 bits\nOffset: 0x3038\nBits Name Attr Description\n7:0 jtag_addr R/W Configures the JTAG PHY interface pin\nJTAG_ADDR[7:0] when in internal control mode\n(iphy_ext_ctrl=1'b0) or iphyext_jtag_addr[7:0] when\nPHY_EXTERNAL=1",
    "size": "8",
    "offset": "3037",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "JTAG_TDO_EN",
        "access": "R",
        "description": "Read JTAG PHY interface input pin JTAG_TDO_EN\nwhen in internal control mode (iphy_ext_ctrl=1'b0)\nor iphyext_jtag_tdo_en when PHY_EXTERNAL=1",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "JTAG_TDO",
        "access": "R",
        "description": "Read JTAG PHY interface input pin JTAG_TDO when\nin internal control mode (iphy_ext_ctrl=1'b0) or\nBits Name Attr Description\niphyext_jtag_tdo when PHY_EXTERNAL=1 Value After\nReset: 0x0\n\njtag_phy_addr\nDescription: PHY JTAG Address Control Register\nSize: 8 bits\nOffset: 0x3038\nBits Name Attr Description\n7:0 jtag_addr R/W Configures the JTAG PHY interface pin\nJTAG_ADDR[7:0] when in internal control mode\n(iphy_ext_ctrl=1'b0) or iphyext_jtag_addr[7:0] when\nPHY_EXTERNAL=1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "JTAG_PHY_ADDR",
    "description": "Configures the JTAG PHY interface pin\nJTAG_ADDR[7:0] when in internal control mode\n(iphy_ext_ctrl=1'b0) or iphyext_jtag_addr[7:0] when\nPHY_EXTERNAL=1",
    "size": "8",
    "offset": "3038",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "JTAG_ADDR",
        "access": "R/W",
        "description": "Configures the JTAG PHY interface pin\nJTAG_ADDR[7:0] when in internal control mode\n(iphy_ext_ctrl=1'b0) or iphyext_jtag_addr[7:0] when\nPHY_EXTERNAL=1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CONF0",
    "description": "Action\nI2S_in_en[0] - I2Sdata[0] enable I2S_in_en[1] -\nI2Sdata[1] enable I2S_in_en[2] - I2Sdata[2] enable\nI2S_in_en[3] - I2Sdata[3] enable",
    "size": "8",
    "offset": "3100",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "SW_AUDIO_FIFO_RST",
        "access": "R/W",
        "description": "Audio FIFOs software reset\nWriting 0b: no action taken\nWriting 1b: Resets all audio FIFOs Reading from this\nregister always returns 0b.\nNote: If a FIFO reset request (via SFR command)\nlands in the middle\nof an I2S transaction, the samples become\nBits Name Attr Description\nmisaligned (left-right sequence lost). As a solution,\nfor each FIFO reset, an associated I2S reset must be\nissued (writing 8'hF7 to MC_SWRSTZ register).",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "I2S_SELECT",
        "access": "R/W",
        "description": "1b: Selects I2S Audio Interface 0b: Selects the\nsecond (SPDIF/GPA) interface, in configurations with\nmore that one audio interface (DOUBLE/GDOUBLE)",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "I2S_IN_EN",
        "access": "R/W",
        "description": "Action\nI2S_in_en[0] - I2Sdata[0] enable I2S_in_en[1] -\nI2Sdata[1] enable I2S_in_en[2] - I2Sdata[2] enable\nI2S_in_en[3] - I2Sdata[3] enable",
        "reset_value": "0xf"
      }
    ]
  },
  {
    "name": "AUD_CONF1",
    "description": "I2S input data width I2S_width[4:0] | Action\n00000b-01111b | Not used\n10000b | 16 bit data samples at input\n10001b | 17 bit data samples at input\n10010b | 18 bit data samples at input\n10011b | 19 bit data samples at input\n10100b | 20 bit data samples at input\n10101b | 21 bit data samples at input\n10110b | 22 bit data samples at input\n10111b | 23 bit data samples at input\n11000b | 24 bit data samples at input 11001b-\n11111b | Not Used",
    "size": "8",
    "offset": "3101",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "I2S_WIDTH",
        "access": "R/W",
        "description": "I2S input data width I2S_width[4:0] | Action\n00000b-01111b | Not used\n10000b | 16 bit data samples at input\n10001b | 17 bit data samples at input\n10010b | 18 bit data samples at input\n10011b | 19 bit data samples at input\n10100b | 20 bit data samples at input\n10101b | 21 bit data samples at input\n10110b | 22 bit data samples at input\n10111b | 23 bit data samples at input\n11000b | 24 bit data samples at input 11001b-\n11111b | Not Used",
        "reset_value": "0x18"
      }
    ]
  },
  {
    "name": "AUD_INT",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "3102",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FIFO_EMPTY_MASK",
        "access": "R/W",
        "description": "FIFO empty mask.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "FIFO_FULL_MASK",
        "access": "R/W",
        "description": "FIFO full mask.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CONF2",
    "description": "I2S HBR Mode Enable. When enabled, the I2S audio\nstream is transmitted using HBR packets.",
    "size": "8",
    "offset": "3103",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "INSERT_PCUV",
        "access": "R/W",
        "description": "When set (1'b1), this bit enables the insertion of the\nPCUV (Parity, Channel Status, User bit and Validity)\nbits on the incoming audio stream (support limited to\nLinear PCM audio). If disabled, the incoming audio\nstream must contain the PCUV bits, mapped\naccording to Databook.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "NLPCM",
        "access": "R/W",
        "description": "I2S NLPCM Mode Enable. When enabled, this bit\nassumes that PCUV data is included on the I2S audio\nstream according to the description located in the\n\"I2S Interface\" section of Chapter 2, \"Functional\nDescription.\"",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HBR",
        "access": "R/W",
        "description": "I2S HBR Mode Enable. When enabled, the I2S audio\nstream is transmitted using HBR packets.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_N1",
    "description": "HDMI Audio Clock Regenerator N value",
    "size": "8",
    "offset": "3200",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "AUDN",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator N value",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_N2",
    "description": "HDMI Audio Clock Regenerator N value",
    "size": "8",
    "offset": "3201",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "AUDN",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator N value",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_N3",
    "description": "HDMI Audio Clock Regenerator N value",
    "size": "8",
    "offset": "3202",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "NCTS_ATOMIC_WRITE",
        "access": "R/W",
        "description": "When set, the new N and CTS values are only used\nwhen aud_n1 register is written. If clear, N and CTS\ndata is updated each time a new N or CTS byte is\nBits Name Attr Description\nwritten.\nThe following write sequence is recommended:\naud_n3 (set bit ncts_atomic_write if desired)\naud_cts3 (set CTS_manual and CTS value if\ndesired/enabled)\naud_cts2 (required in CTS_manual)\naud_cts1 (required in CTS_manual)\naud_n3 (bit ncts_atomic_write with same value as in\nstep 1.)\naud_n2\naud_n1\nFor dynamic N/CTS changes, perform only steps\nfrom 2-7 or 5-7 depending on the state of\nCTS_manual.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUDN",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator N value",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CTS1",
    "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
    "size": "8",
    "offset": "3203",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "AUDCTS",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CTS2",
    "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
    "size": "8",
    "offset": "3204",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "AUDCTS",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CTS3",
    "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
    "size": "8",
    "offset": "3205",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "SPARE_BITS",
        "access": "R/W",
        "description": "Reserved as \"spare\" bits with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "CTS_MANUAL",
        "access": "R/W",
        "description": "If the CTS_manual bit equals 0b, this registers\ncontains audCTS[19:0] generated by the Cycle time\ncounter according to the specified timing. If the\nCTS_manual bit equals 1b, this register is configured\nwith the audCTS[7:0] value that is output by the\nAudio Packetizer.\nNote: When the General Parallel Audio Interface\n(GPAUD) is enabled (AUDIO_IF = 6) or the AHB DMA\nAudio Interface is enabled (AUDIO_IF = 8), writing to\nthese bits has no effect; reading these bits always\nreturn 0.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "AUDCTS",
        "access": "R/W",
        "description": "HDMI Audio Clock Regenerator CTS calculated value.\nThis value can be manually set using the CTS_manual\n(AUD_CTS3) mechanism.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_INPUTCLKFS",
    "description": "Fs factor configuration:\nifsfactor[2:0] | Audio Clock | Action\n0 | 128xFs | If you select the Bypass SPDIF\nDRU unit in coreConsultant, the input audio clock\n(either I2S or SPDIF according to configuration) is\nused at the audio packetizer to calculate the CTS\nvalue and ACR packet insertion rate.\n| 256xFs | The input audio clock (I2S only) is\ndivided by 2 and then used at audio packetizer to\ncalculate the CTS value and ACR packet insertion\nrate.\n| 512xFs | The input audio clock (either I2S or\nSPDIF according to configuration) used divided by 4\nand then used at the audio packetizer to calculate the\nCTS value and ACR packet insertion rate.\nNote: When the SPDIF interface is receiving an HBR\naudio stream (\"Support for HBR over SDPIF\"\nparameter must be enabled), it is required that the\nselected IFSFACTOR to be set at 512xFs in order to\ncomply with the HDMI ACR requirements for HBR\nBits Name Attr Description\naudio streams.\n| Reserved\n| 64xFs | The input audio clock (I2S only) is\nmultiplied by 2 and then used at the audio packetizer\nto calculate the CTS value and ACR packet insertion\nrate.\nothers | 128xFs | If you select the Bypass SPDIF\nDRU unit in coreConsultant, the input audio clock\n(either I2S or SPDIF according to configuration) is\nused at the audio packetizer to calculate the CTS\nvalue and ACR packet insertion rate.\nThe SPDIF interface, for non HBR audio, requires that\nthe configured oversampling value to be 128xFs when\nHTX_SPDIFBYPDRU is enabled and 512xFs if not.\nWhen the SPDIF interface is receiving HBR audio\n(HBR_ON_SPDIF must be enabled), in order to\ncomply with the HDMI ACR requirements for HBR\naudio streams.",
    "size": "8",
    "offset": "3206",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:0",
        "name": "IFSFACTOR",
        "access": "R/W",
        "description": "Fs factor configuration:\nifsfactor[2:0] | Audio Clock | Action\n0 | 128xFs | If you select the Bypass SPDIF\nDRU unit in coreConsultant, the input audio clock\n(either I2S or SPDIF according to configuration) is\nused at the audio packetizer to calculate the CTS\nvalue and ACR packet insertion rate.\n| 256xFs | The input audio clock (I2S only) is\ndivided by 2 and then used at audio packetizer to\ncalculate the CTS value and ACR packet insertion\nrate.\n| 512xFs | The input audio clock (either I2S or\nSPDIF according to configuration) used divided by 4\nand then used at the audio packetizer to calculate the\nCTS value and ACR packet insertion rate.\nNote: When the SPDIF interface is receiving an HBR\naudio stream (\"Support for HBR over SDPIF\"\nparameter must be enabled), it is required that the\nselected IFSFACTOR to be set at 512xFs in order to\ncomply with the HDMI ACR requirements for HBR\nBits Name Attr Description\naudio streams.\n| Reserved\n| 64xFs | The input audio clock (I2S only) is\nmultiplied by 2 and then used at the audio packetizer\nto calculate the CTS value and ACR packet insertion\nrate.\nothers | 128xFs | If you select the Bypass SPDIF\nDRU unit in coreConsultant, the input audio clock\n(either I2S or SPDIF according to configuration) is\nused at the audio packetizer to calculate the CTS\nvalue and ACR packet insertion rate.\nThe SPDIF interface, for non HBR audio, requires that\nthe configured oversampling value to be 128xFs when\nHTX_SPDIFBYPDRU is enabled and 512xFs if not.\nWhen the SPDIF interface is receiving HBR audio\n(HBR_ON_SPDIF must be enabled), in order to\ncomply with the HDMI ACR requirements for HBR\naudio streams.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_CTS_DITHER",
    "description": "Dither dividend (4'd1 if no CTS Dither). This field\nshould be configured with the value of dividend from\nthe HDMI specification.",
    "size": "8",
    "offset": "3207",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "DIVISOR",
        "access": "R/W",
        "description": "Dither divisor (4'd1 if no CTS Dither). This field\nshould be configured with the value of divisor from\nthe HDMI specification.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:0",
        "name": "DIVIDEND",
        "access": "R/W",
        "description": "Dither dividend (4'd1 if no CTS Dither). This field\nshould be configured with the value of dividend from\nthe HDMI specification.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "AUD_SPDIF0",
    "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "3300",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "SW_AUDIO_FIFO_RST",
        "access": "R/W",
        "description": "Audio FIFOs software reset Writing 0b: no action\ntaken\nWriting 1b: Resets all audio FIFOs\nReading from this register always returns 0b.\nNote: If a FIFO reset request (via register write\ncommand) lands in the middle of an SPDIF audio\ntransaction, the samples become misaligned (left-\nright sequence lost). As a solution, for each FIFO\nreset, an associated SPDIF reset must be issued\n(writing 8'hEF to MC_SWRSTZ register).",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "SPARE",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0xf"
      }
    ]
  },
  {
    "name": "AUD_SPDIF1",
    "description": "When set to 1'b1, this bit field indicates that the input\nstream has a High Bit Rate (HBR) to be transmitted in\nHDMI HBR packets. When clear (1b'0), the audio is\ntransmitted in HDMI AUDS packets.Note:< Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "3301",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "SETNLPCM",
        "access": "R/W",
        "description": "Select Non-Linear (1b) / Linear (0b) PCM mode",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "SPDIF_HBR_MODE",
        "access": "R/W",
        "description": "When set to 1'b1, this bit field indicates that the input\nstream has a High Bit Rate (HBR) to be transmitted in\nHDMI HBR packets. When clear (1b'0), the audio is\ntransmitted in HDMI AUDS packets.Note:< Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_SPDIFINT",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "3302",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "SPDIF_FIFO_EMPTY_MASK",
        "access": "R/W",
        "description": "Description: SPDIF FIFO empty mask",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "SPDIF_FIFO_FULL_MASK",
        "access": "R/W",
        "description": "Description: SPDIF FIFO full mask",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_SPDIFINT1",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "3303",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFO_OVERRUN_MASK",
        "access": "R/W",
        "description": "FIFO overrun mask",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AUD_SPDIF2",
    "description": "Action\nSPDIF_in_en[0] - ispdifdata[0] enable SPDIF_in_en[1]\n- ispdifdata[1] enable SPDIF_in_en[2] - ispdifdata[2]\nenable SPDIF_in_en[3] - ispdifdata[3] enable",
    "size": "8",
    "offset": "3304",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "SPDIF_IN_EN",
        "access": "R/W",
        "description": "Action\nSPDIF_in_en[0] - ispdifdata[0] enable SPDIF_in_en[1]\n- ispdifdata[1] enable SPDIF_in_en[2] - ispdifdata[2]\nenable SPDIF_in_en[3] - ispdifdata[3] enable",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "GP_CONF0",
    "description": "Audio FIFOs software reset\nWriting 0b: no action taken\nWriting 1b: Resets all audio FIFOs Reading from this\nregister always returns 0b.\nNote: If a FIFO reset request (via register write\ncommand) lands in the\nmiddle of an GPAUD audio transaction, the samples\nbecome misaligned (left-right sequence lost). As a\nsolution, for each FIFO reset, an associated SPDIF\nreset must be issued (writing 8'h7F to MC_SWRSTZ\nregister).",
    "size": "8",
    "offset": "3500",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SW_AUDIO_FIFO_RST",
        "access": "R/W",
        "description": "Audio FIFOs software reset\nWriting 0b: no action taken\nWriting 1b: Resets all audio FIFOs Reading from this\nregister always returns 0b.\nNote: If a FIFO reset request (via register write\ncommand) lands in the\nmiddle of an GPAUD audio transaction, the samples\nbecome misaligned (left-right sequence lost). As a\nsolution, for each FIFO reset, an associated SPDIF\nreset must be issued (writing 8'h7F to MC_SWRSTZ\nregister).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "GP_CONF1",
    "description": "Each bit controls the enabling of the respective audio\nchannel. For instance, bit 1, when set (1'b1), the\naudio Channel 1 is enabled. When cleared, the\nreferred channel is disabled.",
    "size": "8",
    "offset": "3501",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CH_IN_EN",
        "access": "R/W",
        "description": "Each bit controls the enabling of the respective audio\nchannel. For instance, bit 1, when set (1'b1), the\naudio Channel 1 is enabled. When cleared, the\nreferred channel is disabled.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "GP_CONF2",
    "description": "HBR packets enable. The Hdmi_tx sends the HBR\npackets. This bit is enabled when the audio frequency\nis higher than 192 kHz. If this bit is enabled, the\nnumber of channels configured in GP_CONF1 must be\nset to 8'hFF.",
    "size": "8",
    "offset": "3502",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "INSERT_PCUV",
        "access": "R/W",
        "description": "When set (1'b1), this bit enables the insertion of the\nPCUV (Parity, Channel Status, User bit and Validity)\nbits on the incoming audio stream (support limited to\nLinear PCM audio). If disabled, the incoming audio\nstream must contain the PCUV bits, mapped according\nto 2.6.4.2 Data Mapping Examples.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HBR",
        "access": "R/W",
        "description": "HBR packets enable. The Hdmi_tx sends the HBR\npackets. This bit is enabled when the audio frequency\nis higher than 192 kHz. If this bit is enabled, the\nnumber of channels configured in GP_CONF1 must be\nset to 8'hFF.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "GP_MASK",
    "description": "FIFO full flag mask",
    "size": "8",
    "offset": "3506",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FIFO_OVERRUN_MASK",
        "access": "R/W",
        "description": "FIFO overrun mask",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "FIFO_EMPTY_MASK",
        "access": "R/W",
        "description": "FIFO empty flag mask",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "FIFO_FULL_MASK",
        "access": "R/W",
        "description": "FIFO full flag mask",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_CONF0",
    "description": "1'b: Forces the burst mode to be fixed beat, incremental\nburst mode designated by the incr_type[1:0] signal.\n0'b: Normal operation is unspecified length, incremental\nburst. It corresponds to INCR AHB burst mode.",
    "size": "8",
    "offset": "3600",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "SW_FIFO_RST",
        "access": "R/W",
        "description": "This is the software reset bit for the audio and FIFO\nclear.\nWriting 0'b does not result in any action.\nWriting 1'b to this register resets all audio FIFOs.\nReading from this register always returns 0'b.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "INSERT_PCUV",
        "access": "R/W",
        "description": "Enables the insertion of PCUV data",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "HBR",
        "access": "R/W",
        "description": "HBR packet enable\nThe Hdmi_tx sends the HBR packets. This bit must be\nenabled when transmitting non-linear audio of frequency\nhigher than 192 kHz. If this bit is enabled, the number of\nchannels configured in AHB_DMA_CONF1 is always 8.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ENABLE_HLOCK",
        "access": "R/W",
        "description": "Enable request of locked burst AHB mechanism.\n1'b: Enables the usage of hlock for master request to\narbiter of a locked complete burst.\n0'b: Disables request of locked burst AHB mechanism",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:1",
        "name": "INCR_TYPE",
        "access": "R/W",
        "description": "Selects the preferred burst length size\n00'b: Corresponds to INCR4 fixed four beat, incremental\nAHB burst mode. Only valid when burst_mode is high.\n01'b: Corresponds to INCR8 fixed eight beat incremental\nAHB burst mode. Only valid when burst_mode is high.\n10'b: Corresponds to INCR16 fixed 16 beat incremental\nAHB burst mode. Only valid when burst_mode is high.\n11'b: Corresponds to INCR16 fixed 16 beat incremental\nAHB burst mode. Only valid when burst_mode is high.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "BURST_MODE",
        "access": "R/W",
        "description": "1'b: Forces the burst mode to be fixed beat, incremental\nburst mode designated by the incr_type[1:0] signal.\n0'b: Normal operation is unspecified length, incremental\nburst. It corresponds to INCR AHB burst mode.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_START",
    "description": "Start DMA transaction\nThis register is auto-cleared when the transfer operation\nis completed (done).",
    "size": "8",
    "offset": "3601",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "START_DMA_TRANSACTION",
        "access": "R/W",
        "description": "Start DMA transaction\nThis register is auto-cleared when the transfer operation\nis completed (done).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_STOP",
    "description": "Stop DMA transaction\nThis register is auto-cleared when the transfer operation\nis stopped (done).",
    "size": "8",
    "offset": "3602",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "STOP_DMA_TRANSACTION",
        "access": "R/W",
        "description": "Stop DMA transaction\nThis register is auto-cleared when the transfer operation\nis stopped (done).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_THRSLD",
    "description": "FIFO medium threshold occupation value",
    "size": "8",
    "offset": "3603",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FIFO_THRESHOLD",
        "access": "R/W",
        "description": "FIFO medium threshold occupation value",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_STRADDR_SET0[0:3]",
    "description": "Defines final_addr[7:0] to end DMA burst transactions",
    "size": "8",
    "offset": "3610",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "INITIAL_ADDR",
        "access": "R/W",
        "description": "Defines init_addr[7:0] to initiate DMA burst transactions",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_STPADDR_SET0[0:3]",
    "description": "Start address for the current burst operation",
    "size": "8",
    "offset": "3610",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FINAL_ADDR",
        "access": "R/W",
        "description": "Defines final_addr[7:0] to end DMA burst transactions",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_BSTRADDR[0:3]",
    "description": "Requested burst length (mburstlength[7:0])",
    "size": "8",
    "offset": "3610",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "BURST_ADDR",
        "access": "R",
        "description": "Start address for the current burst operation",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_MBLENGTH0",
    "description": "Requested burst length (mburstlength[7:0])",
    "size": "8",
    "offset": "3610",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "MBURSTLENGTH",
        "access": "R",
        "description": "Requested burst length (mburstlength[7:0])",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_MBLENGTH1",
    "description": "Requested burst length",
    "size": "8",
    "offset": "3611",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "MBURSTLENGTH",
        "access": "R",
        "description": "Requested burst length",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_MASK",
    "description": "Audio FIFO empty interrupt mask.",
    "size": "8",
    "offset": "3614",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "DONE_MASK",
        "access": "R/W",
        "description": "DMA end of operation interrupt mask. Active when DMA\nengine reaches final_addr[15:0] or when stop DMA\noperation is activated.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "RETRYSPLIT_MASK",
        "access": "R/W",
        "description": "Retry/split interrupt mask. Active when AHB master\nreceives a RETRY or SPLIT response from slave.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "LOSTOWNERSHIP_MASK",
        "access": "R/W",
        "description": "Master lost ownership interrupt mask when in burst\ntransfer. Active when AHB master loses BUS ownership\nwithin the course of a burst transfer.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "ERROR_MASK",
        "access": "R/W",
        "description": "Error interrupt mask. Active when slave indicates error\nthrough the isresp[1:0].",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "FIFO_THREMPTY_MASK",
        "access": "R/W",
        "description": "Audio FIFO empty interrupt mask when audio FIFO has\nless than the number of enabled audio channels.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "FIFO_FULL_MASK",
        "access": "R/W",
        "description": "Audio FIFO full interrupt mask.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "FIFO_EMPTY_MASK",
        "access": "R/W",
        "description": "Audio FIFO empty interrupt mask.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "AHB_DMA_CONF1",
    "description": "Each bit controls the enabling of the respective audio\nchannel. For instance, when bit 1 is set (1'b1) the audio\nChannel 1 is enabled. When cleared, the referred channel\nis disabled.",
    "size": "8",
    "offset": "3616",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CH_IN_EN",
        "access": "R/W",
        "description": "Each bit controls the enabling of the respective audio\nchannel. For instance, when bit 1 is set (1'b1) the audio\nChannel 1 is enabled. When cleared, the referred channel\nis disabled.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_BUFFMASK",
    "description": "Buffer empty flag mask",
    "size": "8",
    "offset": "3619",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "MASK_FIFO_OVERRUN",
        "access": "R/W",
        "description": "Buffer overrun flag mask",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "MASK_BUFF_FULL",
        "access": "R/W",
        "description": "Buffer full flag mask",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "MASK_BUFF_EMPTY",
        "access": "R/W",
        "description": "Buffer empty flag mask",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "AHB_DMA_MASK1",
    "description": "AHB DMA FIFO overrun mask",
    "size": "8",
    "offset": "361b",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "FIFO_UNDERRUN_MASK",
        "access": "R/W",
        "description": "AHB DMA FIFO underrun mask",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "FIFO_OVERRUN_MASK",
        "access": "R/W",
        "description": "AHB DMA FIFO overrun mask",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "AHB_DMA_STATUS",
    "description": "Indicates the set of start and stop addresses currently\nused by the AHB audio DMA.\nIf cleared (1'b0), the start and stop addresses configured\nin the address range 0x3604 to 0x360B are being used.\nWhen set (1'b1), the configurations at address range\n0x3620 to 0x3627 are being used.\nThis bit is always at zero when autostart_enable is\ncleared (1'b0).",
    "size": "8",
    "offset": "361c",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AUTOSTART_STATUS",
        "access": "R",
        "description": "Indicates the set of start and stop addresses currently\nused by the AHB audio DMA.\nIf cleared (1'b0), the start and stop addresses configured\nin the address range 0x3604 to 0x360B are being used.\nWhen set (1'b1), the configurations at address range\n0x3620 to 0x3627 are being used.\nThis bit is always at zero when autostart_enable is\ncleared (1'b0).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_CONF2",
    "description": "Enables the AHB audio DMA auto-start feature",
    "size": "8",
    "offset": "361d",
    "bit_ranges": [
      {
        "bit_range": "7:2",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "AUTOSTART_LOOP",
        "access": "R/W",
        "description": "Enables the AHB audio DMA auto-start loop mode",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "AUTOSTART_ENABLE",
        "access": "R/W",
        "description": "Enables the AHB audio DMA auto-start feature",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_STRADDR_SET1[0:3]",
    "description": "Defines final_addr_1[7:0] to end DMA burst transactions",
    "size": "8",
    "offset": "4001",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "INITIAL_ADDR_1",
        "access": "R/W",
        "description": "Defines init_addr_1[7:0] to initiate DMA burst\ntransactions",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "AHB_DMA_STPADDR_SET1[0:3]",
    "description": "HDCP22 clock synchronous disable signal. When active\n(1b), simultaneously bypasses HDCP22.",
    "size": "8",
    "offset": "4001",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "FINAL_ADDR_1",
        "access": "R/W",
        "description": "Defines final_addr_1[7:0] to end DMA burst transactions",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_CLKDIS",
    "description": "Audio Sampler clock synchronous disable signal.",
    "size": "8",
    "offset": "4001",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "H22SCLK_DISABLE",
        "access": "R/W",
        "description": "HDCP22 clock synchronous disable signal. When active\n(1b), simultaneously bypasses HDCP22.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "HDCPCLK_DISABLE",
        "access": "R/W",
        "description": "HDCP clock synchronous disable signal. When active\n(1b), simultaneously bypasses HDCP.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "CECCLK_DISABLE",
        "access": "R/W",
        "description": "CEC Engine clock synchronous disable signal.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "CSCCLK_DISABLE",
        "access": "R/W",
        "description": "Color Space Converter clock synchronous disable\nsignal.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "AUDCLK_DISABLE",
        "access": "R/W",
        "description": "Audio Sampler clock synchronous disable signal.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_SWRSTZREQ",
    "description": "Pixel software reset request.",
    "size": "8",
    "offset": "4002",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "IGPASWRST_REQ",
        "access": "R/W",
        "description": "GPAUD interface soft reset request. This bit is enabled\nwhen the Generic Parallel Audio (GPAUD) interface is\nenabled (AUDIO_IF = 6). Otherwise, this bit returns\nzero.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "CECSWRST_REQ",
        "access": "R/W",
        "description": "CEC software reset request. Defaults back to 1b after\nreset request. Note: After you configure cecswrst_req,\nset the value of the bit csc_clk_disable of the register\nmc_clkdis to 1, 0, and then 1 again.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "ISPDIFSWRST_REQ",
        "access": "R/W",
        "description": "SPDIF audio software reset request.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "II2SSWRST_REQ",
        "access": "R/W",
        "description": "I2S audio software reset request.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "PREPSWRST_REQ",
        "access": "R/W",
        "description": "Pixel Repetition software reset request.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "TMDSSWRST_REQ",
        "access": "R/W",
        "description": "TMDS software reset request.\nIt is required to perform a write action on one of the\nfollowing registers:\nfc_invidconf, fc_inhactiv0, fc_inhactiv1, fc_inhblank0,\nfc_inhblank1, fc_invactiv0\nfc_invactiv1, fc_invblank, fc_hsyncindelay0,\nfc_hsyncindelay1, fc_hsyncinwidth0\nfc_hsyncinwidth1, fc_vsyncindelay, fc_vsyncinwidth,\nfc_ctrldur, fc_exctrldur, fc_exctrlspac",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "PIXELSWRST_REQ",
        "access": "R/W",
        "description": "Pixel software reset request.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "MC_OPCTRL",
    "description": "Block HDCP bypass mechanism\n1'b0: This is the default value. You can write to the\nhdcp_clkdisable bit of the register mc_clkdis and bypass\nHDCP by acting on the register mc_clkdis bit 6\n(hdcp_clkdisable)\n1'b1: You can still write to the hdcp_clkdisable bit of the\nregister mc_clkdis but this action disables the HDCP\nmodule and blocks the bypass mechanism. The output\ndata is frozen and the HDMI Tx and RX fail\nauthentication.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to the\nBits Name Attr Description\nHdmi_tx. Otherwise, this field is a \"spare\" bit with no\nassociated functionality.",
    "size": "8",
    "offset": "4003",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "H22S_OVR_VAL",
        "access": "R/W",
        "description": "HDCP SNPS 2.2 versus 1.4 switch override value\n1'b0: The switch is routed to HDCP 1.4 signals when\nhdcp22snps_switch_lock is not set to 1'b1.\n1'b1: The switch is routed to HDCP 2.2 SNPS signals\nwhen hdcp22snps_switch_lock is not set to 1'b1.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "H22S_SWITCH_LCK",
        "access": "R/W",
        "description": "HDCP 2.2 SNPS switch lock\n1'b0: Enables you to change the direction of the HDCP\n2.2 SNPS versus 1.4 switch by using the\nhdcp22snps_ovr_val.\n1'b1: You can still write to hdcp22snps_ovr_val but has\nno effect over the HDCP 2.2 SNPS versus 1.4 switch,\nthat keeps as it was configured by hdcp22snps_ovr_val\nat the time the 1'b1 was written to this bit field.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to the\nHdmi_tx.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HDCP_BLOCK_BYP",
        "access": "R/W",
        "description": "Block HDCP bypass mechanism\n1'b0: This is the default value. You can write to the\nhdcp_clkdisable bit of the register mc_clkdis and bypass\nHDCP by acting on the register mc_clkdis bit 6\n(hdcp_clkdisable)\n1'b1: You can still write to the hdcp_clkdisable bit of the\nregister mc_clkdis but this action disables the HDCP\nmodule and blocks the bypass mechanism. The output\ndata is frozen and the HDMI Tx and RX fail\nauthentication.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to the\nBits Name Attr Description\nHdmi_tx. Otherwise, this field is a \"spare\" bit with no\nassociated functionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_FLOWCTRL",
    "description": "Video path Feed Through enable bit:\n1b: Color Space Converter is in the video data path.\n0b: Color Space Converter is bypassed (not in the video\ndata path).",
    "size": "8",
    "offset": "4004",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "FEED_THROUGH_OFF",
        "access": "R/W",
        "description": "Video path Feed Through enable bit:\n1b: Color Space Converter is in the video data path.\n0b: Color Space Converter is bypassed (not in the video\ndata path).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_PHYRSTZ",
    "description": "HDMI Source PHY active low reset control for PHY GEN1,\nactive high reset control for PHY GEN2.",
    "size": "8",
    "offset": "4005",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "PHYRSTZ",
        "access": "R/W",
        "description": "HDMI Source PHY active low reset control for PHY GEN1,\nactive high reset control for PHY GEN2.",
        "reset_value": "(PHY_GEN2== 1) ? 1 : 0"
      }
    ]
  },
  {
    "name": "MC_LOCKONCLOCK",
    "description": "CEC clock status. Indicates that the clock is present in\nthe system. Cleared by WR 1 to this position.",
    "size": "8",
    "offset": "4006",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "IGPACLK",
        "access": "R/W1C",
        "description": "GPAUD interface clock status. This bit is enabled when\nthe Generic Parallel Audio (GPAUD) interface is enabled\n(AUDIO_IF = 6). Otherwise, this bit returns zero.\nThis bit indicates the clock is present in the system. It is\ncleared by writing 1 to this bit.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "PCLK",
        "access": "R/W1C",
        "description": "Pixel clock status. Indicates that the clock is present in\nthe system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "TCLK",
        "access": "R/W1C",
        "description": "TMDS clock status. Indicates that the clock is present in\nthe system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "PREPCLK",
        "access": "R/W1C",
        "description": "Pixel Repetition clock status. Indicates that the clock is\npresent in the system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "I2SCLK",
        "access": "R/W1C",
        "description": "I2S clock status. Indicates that the clock is present in the\nsystem. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "AUDIOSPDIFCLK",
        "access": "R/W1C",
        "description": "SPDIF clock status. Indicates that the clock is present in\nthe system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "CECCLK",
        "access": "R/W1C",
        "description": "CEC clock status. Indicates that the clock is present in\nthe system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_HEACPHY_RST",
    "description": "HEAC PHY reset (active high)",
    "size": "8",
    "offset": "4007",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HEACPHYRST",
        "access": "R/W",
        "description": "HEAC PHY reset (active high)",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "MC_LOCKONCLOCK_2",
    "description": "AHB audio DMA clock status. Indicates that the clock is\npresent in the system. Cleared by WR 1 to this position.",
    "size": "8",
    "offset": "4009",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AHBDMACLK",
        "access": "R/W1C",
        "description": "AHB audio DMA clock status. Indicates that the clock is\npresent in the system. Cleared by WR 1 to this position.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_SWRSTZREQ_2",
    "description": "AHB audio DMA software reset request.\nWriting 1'b1 does not result in any action.\nWriting 1'b0 to this register resets all AHB audio logic.",
    "size": "8",
    "offset": "400a",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "AHBDMASWRST_REQ",
        "access": "R/W",
        "description": "AHB audio DMA software reset request.\nWriting 1'b1 does not result in any action.\nWriting 1'b0 to this register resets all AHB audio logic.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "MC_OPSTS",
    "description": "HDCP SNPS 2.2 versus 1.4 switch value status.\n1'b0: HDCP 1.4 selected\n1'b1: HDCP 2.2 selected",
    "size": "8",
    "offset": "4010",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "H22S_SWITCH_STS",
        "access": "R",
        "description": "HDCP SNPS 2.2 versus 1.4 switch value status.\n1'b0: HDCP 1.4 selected\n1'b1: HDCP 2.2 selected",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "BASE_SFRDIVLOW",
    "description": "SFR clock divider Low\nThis register must be configured with the 8 least-\nsignificant bits of the value sfrclk frequency divided by\n1000 (for example, for 27 MHz base_sfrdiv[14:0] =\n27027). The configured data is used to generate a\nreference pulse of 1ms period that is needed by several\ntimers within the controller.",
    "size": "8",
    "offset": "4018",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "BASE_SFRDIV_LO",
        "access": "R/W",
        "description": "SFR clock divider Low\nThis register must be configured with the 8 least-\nsignificant bits of the value sfrclk frequency divided by\n1000 (for example, for 27 MHz base_sfrdiv[14:0] =\n27027). The configured data is used to generate a\nreference pulse of 1ms period that is needed by several\ntimers within the controller.",
        "reset_value": "0x93"
      }
    ]
  },
  {
    "name": "BASE_SFRDIVHIGH",
    "description": "SFR clock divider High\nThis register must be configured with the 7 most-\nsignificant bits of the value sfrclk frequency divided by\n1000 (for example, for 27 MHz base_sfrdiv[14:0]\n= 27027). The configured data is used to generate a\nreference pulse of 1ms period that is needed by several\ntimers within the controller.",
    "size": "8",
    "offset": "4019",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "BASE_SFRDIV_HI",
        "access": "R/W",
        "description": "SFR clock divider High\nThis register must be configured with the 7 most-\nsignificant bits of the value sfrclk frequency divided by\n1000 (for example, for 27 MHz base_sfrdiv[14:0]\n= 27027). The configured data is used to generate a\nreference pulse of 1ms period that is needed by several\ntimers within the controller.",
        "reset_value": "0x69"
      }
    ]
  },
  {
    "name": "CSC_CFG",
    "description": "Chroma decimation configuration:\n decmode[1:0] | Chroma Decimation\n 00 | decimation disabled\n 01 | Hd (z) =1\n 10 | Hd(z)=1/ 4 + 1/2z^(-1 )+1/4 z^(-2)\n 11 | Hd(z)x2^(11)= -5+12z^(-2) - 22z^(-\n4)+39z^(-8)\n +109z^(-10) -204z^(-12)+648z^(-14) +\n1024z^(-15) +648z^(-16) -\n 204z^(-18) +109z^(-20)- 65z^(-22) +39z^(-24) -\n22z^(-26) +12z^(-\n 28)-5z^(-30)",
    "size": "8",
    "offset": "4100",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "CSC_LIMIT",
        "access": "R/W",
        "description": "When set (1'b1), the range limitation values\ndefined in registers csc_mat_uplim and\ncsc_mat_dnlim are applied to the output of the\nColor Space Conversion matrix. This feature\nensures that the video output range is always\nrespected, independently of the matrix coefficient\nconfiguration or of the video input stream.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:4",
        "name": "INTMODE",
        "access": "R/W",
        "description": "Chroma interpolation configuration:\nintmode[1:0] | Chroma Interpolation\n00 | interpolation disabled\n01 | Hu (z) =1 + z^(-1)\n10 | Hu(z)=1/ 2 + z^(-11)+1/2 z^(-2)\n11 | interpolation disabled",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "DECMODE",
        "access": "R/W",
        "description": "Chroma decimation configuration:\n decmode[1:0] | Chroma Decimation\n 00 | decimation disabled\n 01 | Hd (z) =1\n 10 | Hd(z)=1/ 4 + 1/2z^(-1 )+1/4 z^(-2)\n 11 | Hd(z)x2^(11)= -5+12z^(-2) - 22z^(-\n4)+39z^(-8)\n +109z^(-10) -204z^(-12)+648z^(-14) +\n1024z^(-15) +648z^(-16) -\n 204z^(-18) +109z^(-20)- 65z^(-22) +39z^(-24) -\n22z^(-26) +12z^(-\n 28)-5z^(-30)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_SCALE",
    "description": "Defines the cscscale[1:0] scale factor to apply to all\ncoefficients in Color Space Conversion. This scale\nfactor is expressed in the number of left shifts to\napply to each of the coefficients, ranging from 0 to\n2.",
    "size": "8",
    "offset": "4101",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "CSC_COLOR_DEPTH",
        "access": "R/W",
        "description": "Color space converter color depth configuration:\ncsc_colordepth[3:0] | Action\n0000 | 24 bit per pixel video (8 bit per\ncomponent).\n0001-0011 | Reserved. Not used.\n0100 | 24 bit per pixel video (8 bit per\ncomponent).\n0101 | 30 bit per pixel video (10 bit per\ncomponent).\n0110 | 36 bit per pixel video (12 bit per\ncomponent).\n0111 | 48 bit per pixel video (16 bit per\ncomponent).\nother | Reserved. Not used.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:2",
        "name": "SPARE",
        "access": "R/W",
        "description": "The is a Reserved as \"spare\" register with no\nassociated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1:0",
        "name": "CSCSCALE",
        "access": "R/W",
        "description": "Defines the cscscale[1:0] scale factor to apply to all\ncoefficients in Color Space Conversion. This scale\nfactor is expressed in the number of left shifts to\napply to each of the coefficients, ranging from 0 to\n2.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "CSC_COEF_A1_MSB",
    "description": "Color Space Converter Matrix A1 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4102",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A1_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A1 Coefficient\nRegister MSB",
        "reset_value": "0x20"
      }
    ]
  },
  {
    "name": "CSC_COEF_A1_LSB",
    "description": "Color Space Converter Matrix A1 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4103",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A1_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A1 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A2_MSB",
    "description": "Color Space Converter Matrix A2 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4104",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A2_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A2 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A2_LSB",
    "description": "Color Space Converter Matrix A2 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4105",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A2_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A2 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A3_MSB",
    "description": "Color Space Converter Matrix A3 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4106",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A3_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A3 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A3_LSB",
    "description": "Color Space Converter Matrix A3 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4107",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A3_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A3 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A4_MSB",
    "description": "Color Space Converter Matrix A4 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4108",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A4_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A4 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_A4_LSB",
    "description": "Color Space Converter Matrix A4 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4109",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_A4_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix A4 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B1_MSB",
    "description": "Color Space Converter Matrix B1 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "410a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B1_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B1 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B1_LSB",
    "description": "Color Space Converter Matrix B1 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "410b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B1_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B1 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B2_MSB",
    "description": "Color Space Converter Matrix B2 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "410c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B2_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B2 Coefficient\nRegister MSB",
        "reset_value": "0x20"
      }
    ]
  },
  {
    "name": "CSC_COEF_B2_LSB",
    "description": "Color Space Converter Matrix B2 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "410d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B2_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B2 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B3_MSB",
    "description": "Color Space Converter Matrix B3 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "410e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B3_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B3 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B3_LSB",
    "description": "Color Space Converter Matrix B3 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "410f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B3_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B3 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B4_MSB",
    "description": "Color Space Converter Matrix B4 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4110",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B4_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B4 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_B4_LSB",
    "description": "Color Space Converter Matrix B4 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4111",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_B4_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix B4 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C1_MSB",
    "description": "Color Space Converter Matrix C1 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4112",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C1_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C1 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C1_LSB",
    "description": "Color Space Converter Matrix C1 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4113",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C1_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C1 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C2_MSB",
    "description": "Color Space Converter Matrix C2 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4114",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C2_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C2 Coefficient\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C2_LSB",
    "description": "Color Space Converter Matrix C2 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4115",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C2_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C2 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C3_MSB",
    "description": "Color Space Converter Matrix C3 Coefficient\nRegister MSB",
    "size": "8",
    "offset": "4116",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C3_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C3 Coefficient\nRegister MSB",
        "reset_value": "0x20"
      }
    ]
  },
  {
    "name": "CSC_COEF_C3_LSB",
    "description": "Color Space Converter Matrix C3 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4117",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C3_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C3 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C4_MSB",
    "description": "Description: Color Space Converter Matrix C4\nCoefficient Register MSB",
    "size": "8",
    "offset": "4118",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C4_MSB",
        "access": "R/W",
        "description": "Description: Color Space Converter Matrix C4\nCoefficient Register MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_COEF_C4_LSB",
    "description": "Color Space Converter Matrix C4 Coefficient\nRegister LSB",
    "size": "8",
    "offset": "4119",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_COEF_C4_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix C4 Coefficient\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_LIMIT_UP_MSB",
    "description": "Color Space Converter Matrix Output Upper Limit\nRegister MSB",
    "size": "8",
    "offset": "411a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_LIMIT_UP_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix Output Upper Limit\nRegister MSB",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "CSC_LIMIT_UP_LSB",
    "description": "Color Space Converter Matrix Output Upper Limit\nRegister LSB",
    "size": "8",
    "offset": "411b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_LIMIT_UP_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix Output Upper Limit\nRegister LSB",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "CSC_LIMIT_DN_MSB",
    "description": "Color Space Converter Matrix output Down Limit\nRegister MSB",
    "size": "8",
    "offset": "411c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_LIMIT_DN_MSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix output Down Limit\nRegister MSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CSC_LIMIT_DN_LSB",
    "description": "Color Space Converter Matrix Output Down Limit\nRegister LSB",
    "size": "8",
    "offset": "411d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "CSC_LIMIT_DN_LSB",
        "access": "R/W",
        "description": "Color Space Converter Matrix Output Down Limit\nRegister LSB",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_HDCPCFG0",
    "description": "Configures the transmitter to operate with a HDMI\ncapable device or with a DVI device.",
    "size": "8",
    "offset": "5000",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "ELVENA",
        "access": "R/W",
        "description": "Enables the Enhanced Link Verification from the\ntransmitter's side",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "I2CFASTMODE",
        "access": "R/W",
        "description": "Enable the I2C fast mode option from the\ntransmitter's side.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "BYPENCRYPTION",
        "access": "R/W",
        "description": "Bypasses all the data encryption stages",
        "reset_value": "(HDMI_HDCP_BYPASS== 1) ? 1 : 0"
      },
      {
        "bit_range": "4",
        "name": "SYNCRICHECK",
        "access": "R/W",
        "description": "Configures if the Ri check should be done at every\n2s even or synchronously to every 128 encrypted\nframe.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "AVMUTE",
        "access": "R",
        "description": "This register holds the current AVMUTE state of the\nHdmi_tx controller, as expected to be perceived by\nthe connected HDMI/HDCP sink device.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "RXDETECT",
        "access": "R/W",
        "description": "Information that a sink device was detected\nconnected to the HDMI port",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "EN11FEATURE",
        "access": "R/W",
        "description": "Enable the use of features 1.1 from the\ntransmitter's side",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HDMIDVI",
        "access": "R/W",
        "description": "Configures the transmitter to operate with a HDMI\ncapable device or with a DVI device.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_HDCPCFG1",
    "description": "Software reset signal, active by writing a zero and\nauto cleared to 1 in the following cycle.",
    "size": "8",
    "offset": "5001",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "SPARE",
        "access": "R/W",
        "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "HDCP_LOCK",
        "access": "R/W",
        "description": "Lock the HDCP bypass and encryption disable\nmechanisms:\n1'b0: The default 1'b0 value enables you to bypass\nHDCP through bit 5 (bypencryption) of the\nA_HDCPCFG0 register or to disable the encryption\nthrough bit 1 (encryptiondisable) of A_HDCPCFG1.\n1'b1: You can still write to the bit bypencryption of\nA_HDCPCFG0 or encryptiondisable bit of\nA_HDCPCFG1 but you cannot enable the bypass.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to\nthe Hdmi_tx.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "DISSHA1CHECK",
        "access": "R/W",
        "description": "Disables the request to the API processor to verify\nthe SHA1 message digest of a received KSV List",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "PH2UPSHFTENC",
        "access": "R/W",
        "description": "Enables the encoding of packet header in the\ntmdsch0 bit[0] with cipher[2] instead of the\ntmdsch0 bit[2]\nNote: This bit must always be set to 1 for all PHYs.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ENCRYPTIONDISABLE",
        "access": "R/W",
        "description": "Disable encryption without losing authentication",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SWRESET",
        "access": "R/W",
        "description": "Software reset signal, active by writing a zero and\nauto cleared to 1 in the following cycle.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "A_HDCPOBS0",
    "description": "Informs that the current HDMI link has the HDCP\nprotocol fully engaged.",
    "size": "8",
    "offset": "5002",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "STATEA",
        "access": "R",
        "description": "Observability register informs in which state the\nauthentication machine is on.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "SUBSTATEA",
        "access": "R",
        "description": "Observability register informs in which sub-state\nthe authentication is on.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HDCPENGAGED",
        "access": "R",
        "description": "Informs that the current HDMI link has the HDCP\nprotocol fully engaged.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_HDCPOBS1",
    "description": "Observability register informs in which state the\nrevocation machine is on.",
    "size": "8",
    "offset": "5003",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:4",
        "name": "STATEOEG",
        "access": "R",
        "description": "Observability register informs in which state the\nOESS machine is on.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:0",
        "name": "STATER",
        "access": "R",
        "description": "Observability register informs in which state the\nrevocation machine is on.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_HDCPOBS2",
    "description": "Observability register informs in which state the\nEESS machine is on.",
    "size": "8",
    "offset": "5004",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:3",
        "name": "STATEE",
        "access": "R",
        "description": "Observability register informs in which state the\ncipher machine is on.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:0",
        "name": "STATEEEG",
        "access": "R",
        "description": "Observability register informs in which state the\nEESS machine is on.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_HDCPOBS3",
    "description": "Register read from attached sink device:\nBcap(0x40) bit 0.",
    "size": "8",
    "offset": "5005",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDMI_RESERVED_1",
        "access": "R",
        "description": "Register read from attached sink device:\nBits Name Attr Description\nBcap(0x40) bit 7.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "REPEATER",
        "access": "R",
        "description": "Register read from attached sink device:\nBcap(0x40) bit 6.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "KSV_FIFO_READY",
        "access": "R",
        "description": "Register read from attached sink device:\nBcap(0x40) bit 5.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "FAST_I2C",
        "access": "R",
        "description": "Register read from attached sink device:\nBcap(0x40) bit 4.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "HDMI_RESERVED_2",
        "access": "R",
        "description": "Register read from attached sink device:\nBstatus(0x41) bit 13.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "HDMI_MODE",
        "access": "R",
        "description": "Register read from attached sink device:\nBstatus(0x41) bit 12.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "FEATURES_1_1",
        "access": "R",
        "description": "Register read from attached sink device:\nBcap(0x40) bit 1.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "FAST_REAUTHENTICATION",
        "access": "R",
        "description": "Register read from attached sink device:\nBcap(0x40) bit 0.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_APIINTCLR",
    "description": "Clears the interruption related to KSV Attr grant for\nRead-Write access.",
    "size": "8",
    "offset": "5006",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDCP_ENGAGED",
        "access": "W",
        "description": "Clears the interruption related to HDCP\nauthentication process successful.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "HDCP_FAILED",
        "access": "W",
        "description": "Clears the interruption related to HDCP\nauthentication process failed.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "KSVSHA1CALCDONEINT",
        "access": "W",
        "description": "Clears the interruption related to SHA1 verification\nhas been done",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "I2CNACK",
        "access": "W",
        "description": "Clears the interruption related to I2C NACK\nreception.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "LOSTARBITRATION",
        "access": "W",
        "description": "Clears the interruption related to I2C arbitration\nlost.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "KEEPOUTERRORINT",
        "access": "W",
        "description": "Clears the interruption related to keep out window\nerror.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "KSVSHA1CALCINT",
        "access": "W",
        "description": "Clears the interruption related to KSV list update in\nmemory that needs to be SHA1 verified.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "KSVACCESSINT",
        "access": "W",
        "description": "Clears the interruption related to KSV Attr grant for\nRead-Write access.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_APIINTSTAT",
    "description": "Notifies that the KSV Attr as been guaranteed for\nRead-Write access.",
    "size": "8",
    "offset": "5007",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDCP_ENGAGED",
        "access": "R",
        "description": "Notifies that the HDCP authentication process was\nsuccessful",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "HDCP_FAILED",
        "access": "R",
        "description": "Notifies that the HDCP authentication process was\nfailed.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "KSVSHA1CALCDONEINT",
        "access": "R",
        "description": "Notifies that the HDCP13TCTRL controller SHA1\nverification has been done. The status ready to be\nread.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "I2CNACK",
        "access": "R",
        "description": "Notifies that the I2C received a NACK from slave\ndevice.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "LOSTARBITRATION",
        "access": "R",
        "description": "Notifies that the I2C lost the arbitration to\ncommunicate. Another master gained arbitration.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "KEEPOUTERRORINT",
        "access": "R",
        "description": "Notifies that during the keep out window, the\nctlout[3:0] bus was used besides control period.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "KSVSHA1CALCINT",
        "access": "R",
        "description": "Notifies that the HDCP13TCTRL controller as\nupdated a KSV list in memory that needs to be\nSHA1 verified.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "KSVACCESSINT",
        "access": "R",
        "description": "Notifies that the KSV Attr as been guaranteed for\nRead-Write access.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_APIINTMSK",
    "description": "Masks the interruption related to KSV Attr grant for\nRead-Write access.",
    "size": "8",
    "offset": "5008",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "HDCP_ENGAGED",
        "access": "R/W",
        "description": "Masks the interruption related to HDCP\nauthentication process successful.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "HDCP_FAILED",
        "access": "R/W",
        "description": "Masks the interruption related to HDCP\nauthentication process failed.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "KSVSHA1CALCDONEINT",
        "access": "R/W",
        "description": "Masks the interruption related to SHA1 verification\nhas been done Otherwise, this field is a \"spare\" bit\nwith no associated functionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "I2CNACK",
        "access": "R/W",
        "description": "Masks the interruption related to I2C NACK\nreception.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "LOSTARBITRATION",
        "access": "R/W",
        "description": "Masks the interruption related to I2C arbitration\nlost.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "KEEPOUTERRORINT",
        "access": "R/W",
        "description": "Masks the interruption related to keep out window\nerror.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "KSVSHA1CALCINT",
        "access": "R/W",
        "description": "Masks the interruption related to KSV list update in\nmemory that needs to be SHA1 verified. Otherwise,\nthis field is a \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "KSVACCESSINT",
        "access": "R/W",
        "description": "Masks the interruption related to KSV Attr grant for\nRead-Write access.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_VIDPOLCFG",
    "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
    "size": "8",
    "offset": "5009",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:5",
        "name": "UNENCRYPTCONF",
        "access": "R/W",
        "description": "Configuration of the color sent when sending\nunencrypted video data",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "DATAENPOL",
        "access": "R/W",
        "description": "Configuration of the video data enable polarity",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "VSYNCPOL",
        "access": "R/W",
        "description": "Configuration of the video Vertical synchronism\npolarity",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "SPARE_2",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HSYNCPOL",
        "access": "R/W",
        "description": "Configuration of the video Horizontal synchronism\npolarity.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "SPARE_1",
        "access": "R/W",
        "description": "Reserved as \"spare\" bit with no associated\nfunctionality.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "A_OESSWCFG",
    "description": "HDCP OESS WOO Configuration Register",
    "size": "8",
    "offset": "500a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "A_OESSWCFG",
        "access": "R/W",
        "description": "HDCP OESS WOO Configuration Register",
        "reset_value": "0x80"
      }
    ]
  },
  {
    "name": "A_COREVERLSB",
    "description": "HDCP Controller Version Register LSB",
    "size": "8",
    "offset": "5014",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "A_COREVERLSB",
        "access": "R",
        "description": "HDCP Controller Version Register LSB",
        "reset_value": "0x2"
      }
    ]
  },
  {
    "name": "A_COREVERMSB",
    "description": "HDCP Controller Version Register MSB",
    "size": "8",
    "offset": "5015",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "A_COREVERMSB",
        "access": "R",
        "description": "HDCP Controller Version Register MSB",
        "reset_value": "0x3"
      }
    ]
  },
  {
    "name": "A_KSVMEMCTRL",
    "description": "Request access to the KSV memory; must be de-\nasserted after the access is completed by the\nsystem.",
    "size": "8",
    "offset": "5016",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "KSVSHA1STATUS",
        "access": "R",
        "description": "Notification whether the KSV list message digest is\ncorrect from the controller: 1'b1 if digest message\nverification failed 1'b0 if digest message verification\nsucceeded",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "SHA1FAIL",
        "access": "R/W",
        "description": "Notification whether the KSV list message digest is\ncorrect.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "KSVCTRLUPD",
        "access": "R/W",
        "description": "Set to inform that the KSV list in memory has been\nanalyzed and the response to the Message Digest\nhas been updated if on configurations on software\nSHA-1 calculation.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "KSVMEMACCESS",
        "access": "R",
        "description": "Notification that the KSV Attr as been guaranteed.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "KSVMEMREQUEST",
        "access": "R/W",
        "description": "Request access to the KSV memory; must be de-\nasserted after the access is completed by the\nsystem.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP_BSTATUS[0:1]",
    "description": "HDCP M0[32:0]. If Attr has not been granted (see\nregister a_ksvmemctrl) , the value read will be\n8'hff. These values are only available on a\nconfiguration that has the SHA1 calculation by\nsoftware.",
    "size": "8",
    "offset": "52b9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "BSTATUS",
        "access": "R/W",
        "description": "HDCP BSTATUS[15:0]. If Attr has not been granted\n(see register a_ksvmemctrl), the value read will be\n8'hff.",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_M0[0:7]",
    "description": "Sink KSV FIFO byte, ordered in little endian (byte at\naddress 0x502a belongs to byte 0 of KSV0). If Attr\nhas not been granted (see register a_ksvmemctrl),\nthe value read is 8'hff.\nIn this address space, 635 KSV FIFO bytes are\nmapped, which allow for 127 KSV values, each with\n5 bytes (40 bits).",
    "size": "8",
    "offset": "52b9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "M0",
        "access": "R/W",
        "description": "HDCP M0[32:0]. If Attr has not been granted (see\nregister a_ksvmemctrl) , the value read will be\n8'hff. These values are only available on a\nconfiguration that has the SHA1 calculation by\nsoftware.",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_KSV[0:634]",
    "description": "Sink VH' byte, ordered in little endian (byte at\naddress 0x525a belongs to byte 0 of VH0). If Attr\nhas not been granted (see register a_ksvmemctrl),\nthe value read is 8'hff.\nIn this address space 20 VH bytes are mapped,\nwhich allow for 5 VH values, each with 4 bytes\n(32bits).",
    "size": "8",
    "offset": "52b9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCP_KSV_BYTE",
        "access": "R/W",
        "description": "Sink KSV FIFO byte, ordered in little endian (byte at\naddress 0x502a belongs to byte 0 of KSV0). If Attr\nhas not been granted (see register a_ksvmemctrl),\nthe value read is 8'hff.\nIn this address space, 635 KSV FIFO bytes are\nmapped, which allow for 127 KSV values, each with\n5 bytes (40 bits).",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_VH[0:19]",
    "description": "Register containing the LSB of KSV list size\n(ksv_list_size[7:0]). If Attr has not been granted\n(see register a_ksvmemctrl), the value read is 8'hff.",
    "size": "8",
    "offset": "52b9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCP_VH_BYTE",
        "access": "R/W",
        "description": "Sink VH' byte, ordered in little endian (byte at\naddress 0x525a belongs to byte 0 of VH0). If Attr\nhas not been granted (see register a_ksvmemctrl),\nthe value read is 8'hff.\nIn this address space 20 VH bytes are mapped,\nwhich allow for 5 VH values, each with 4 bytes\n(32bits).",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_REVOC_SIZE_0",
    "description": "Register containing the LSB of KSV list size\n(ksv_list_size[7:0]). If Attr has not been granted\n(see register a_ksvmemctrl), the value read is 8'hff.",
    "size": "8",
    "offset": "52b9",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCP_REVOC_SIZE_0",
        "access": "R/W",
        "description": "Register containing the LSB of KSV list size\n(ksv_list_size[7:0]). If Attr has not been granted\n(see register a_ksvmemctrl), the value read is 8'hff.",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_REVOC_SIZE_1",
    "description": "Register containing the MSB of KSV list size\n(ksv_list_size[15:8]). If Attr has not been granted\n(see register a_ksvmemctrl), the value read is 8'hff.",
    "size": "8",
    "offset": "52ba",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCP_REVOC_SIZE_1",
        "access": "R/W",
        "description": "Register containing the MSB of KSV list size\n(ksv_list_size[15:8]). If Attr has not been granted\n(see register a_ksvmemctrl), the value read is 8'hff.",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCP_REVOC_LIST[0:5059]",
    "description": "Contains the value of BKSV[7:0].",
    "size": "8",
    "offset": "7800",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCP_REVOC_LIST_KSV_BYTE",
        "access": "R/W",
        "description": "Revocation KSV byte, ordered in little endian (byte\nat address 0x52bb belongs to byte 0 of the first\nrevoked KSV). If Attr has not been granted (see\nregister a_ksvmemctrl), the value read is 8'hff.\nIn this address space 5060 revoked KSV bytes are\nmapped, which allow for 1012 KSV values, each\nwith 5 bytes (40 bits).",
        "reset_value": "0xff"
      }
    ]
  },
  {
    "name": "HDCPREG_BKSV0",
    "description": "Contains the value of BKSV[7:0].",
    "size": "8",
    "offset": "7800",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_BKSV0",
        "access": "R",
        "description": "Contains the value of BKSV[7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_BKSV1",
    "description": "Description: Contains the value of BKSV[15:8].",
    "size": "8",
    "offset": "7801",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_BKSV1",
        "access": "R",
        "description": "Description: Contains the value of BKSV[15:8].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_BKSV2",
    "description": "Contains the value of BKSV[23:16].",
    "size": "8",
    "offset": "7802",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_BKSV2",
        "access": "R",
        "description": "Contains the value of BKSV[23:16].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_BKSV3",
    "description": "Contains the value of BKSV[31:24].",
    "size": "8",
    "offset": "7803",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_BKSV3",
        "access": "R",
        "description": "Contains the value of BKSV[31:24].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_BKSV4",
    "description": "Contains the value of BKSV[39:32].",
    "size": "8",
    "offset": "7804",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_BKSV4",
        "access": "R",
        "description": "Contains the value of BKSV[39:32].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_ANCONF",
    "description": "When oanbypass=1, the value of AN used in the\nHDCP engine comes from the hdcpreg_an0 to\nhdcpreg_an7 registers.\nWhen oanbypass=0, the value of AN used in the\nHDCP engine comes from the random number input.",
    "size": "8",
    "offset": "7805",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "OANBYPASS",
        "access": "R/W",
        "description": "When oanbypass=1, the value of AN used in the\nHDCP engine comes from the hdcpreg_an0 to\nhdcpreg_an7 registers.\nWhen oanbypass=0, the value of AN used in the\nHDCP engine comes from the random number input.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN0",
    "description": "Contains the value of AN[7:0]",
    "size": "8",
    "offset": "7806",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN0",
        "access": "R/W",
        "description": "Contains the value of AN[7:0]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN1",
    "description": "Contains the value of AN[15:8]",
    "size": "8",
    "offset": "7807",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN1",
        "access": "R/W",
        "description": "Contains the value of AN[15:8]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN2",
    "description": "Contains the value of AN[23:16]",
    "size": "8",
    "offset": "7808",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN2",
        "access": "R/W",
        "description": "Contains the value of AN[23:16]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN3",
    "description": "Contains the value of AN[31:24]",
    "size": "8",
    "offset": "7809",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN3",
        "access": "R/W",
        "description": "Contains the value of AN[31:24]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN4",
    "description": "Contains the value of AN[39:32]",
    "size": "8",
    "offset": "780a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN4",
        "access": "R/W",
        "description": "Contains the value of AN[39:32]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN5",
    "description": "Contains the value of AN[47:40]",
    "size": "8",
    "offset": "780b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN5",
        "access": "R/W",
        "description": "Contains the value of AN[47:40]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN6",
    "description": "Contains the value of AN[55:48]",
    "size": "8",
    "offset": "780c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN6",
        "access": "R/W",
        "description": "Contains the value of AN[55:48]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_AN7",
    "description": "Contains the value of BKSV[63:56]",
    "size": "8",
    "offset": "780d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_AN7",
        "access": "R/W",
        "description": "Contains the value of BKSV[63:56]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_RMLCTL",
    "description": "When set (1'b1), this bit activates the decryption of\nthe Device Private keys.",
    "size": "8",
    "offset": "780e",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ODPK_DECRYPT_ENABLE",
        "access": "R/W",
        "description": "When set (1'b1), this bit activates the decryption of\nthe Device Private keys.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_RMLSTS",
    "description": "Current Device Private Key being written plus one.\nPosition 0 is occupied by the AKSV.",
    "size": "8",
    "offset": "780f",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "IDPK_WR_OK_STS",
        "access": "R",
        "description": "When high (1'b1), it indicates that a DPK write is\nallowed.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5:0",
        "name": "IDPK_DATA_INDEX",
        "access": "R",
        "description": "Current Device Private Key being written plus one.\nPosition 0 is occupied by the AKSV.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_SEED0",
    "description": "Least significant byte of the decryption seed value\n(dpk_decrypt_seed[7:0]).",
    "size": "8",
    "offset": "7810",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_SEED0",
        "access": "W",
        "description": "Least significant byte of the decryption seed value\n(dpk_decrypt_seed[7:0]).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_SEED1",
    "description": "Most significant byte of the decryption seed value\n(dpk_decrypt_seed[15:8]).",
    "size": "8",
    "offset": "7811",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "HDCPREG_SEED1",
        "access": "W",
        "description": "Most significant byte of the decryption seed value\n(dpk_decrypt_seed[15:8]).",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK0",
    "description": "Byte of the encrypted DPK value. dpk[7:0]\nWhen this byte is written, a strobe signal is\ngenerated that triggers the decryption and/or\nstorage of the DPK word on the DPK internal RAM\nmemory.",
    "size": "8",
    "offset": "7812",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Byte of the encrypted DPK value. dpk[7:0]\nWhen this byte is written, a strobe signal is\ngenerated that triggers the decryption and/or\nstorage of the DPK word on the DPK internal RAM\nmemory.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK1",
    "description": "Byte of the encrypted DPK value. dpk[15:8]",
    "size": "8",
    "offset": "7813",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Byte of the encrypted DPK value. dpk[15:8]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK2",
    "description": "Byte of the encrypted DPK value. dpk[23:16]",
    "size": "8",
    "offset": "7814",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Byte of the encrypted DPK value. dpk[23:16]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK3",
    "description": "Byte of the encrypted DPK value. dpk[31:24]",
    "size": "8",
    "offset": "7815",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Byte of the encrypted DPK value. dpk[31:24]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK4",
    "description": "Byte of the encrypted DPK value. dpk[39:32]",
    "size": "8",
    "offset": "7816",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Byte of the encrypted DPK value. dpk[39:32]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK5",
    "description": "Contains the value of DPK[x][47:40]",
    "size": "8",
    "offset": "7817",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Contains the value of DPK[x][47:40]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCPREG_DPK6",
    "description": "Contains the value of DPK[x][55:48]",
    "size": "8",
    "offset": "7818",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DPK_DATA",
        "access": "W",
        "description": "Contains the value of DPK[x][55:48]",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_ID",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "7900",
    "bit_ranges": [
      {
        "bit_range": "7:3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "HDCP22_3RDPARTY",
        "access": "R",
        "description": "Indicates that External HDCP 2.2 interface is present\nand 3rd party HDCP 2.2 module is connected to this\ninterface.",
        "reset_value": "(HTX_HDCP22_EXTERNAL_ELLP== 1) ? 1 : 0"
      },
      {
        "bit_range": "1",
        "name": "HDCP22_EXTERNALIF",
        "access": "R",
        "description": "Indicates that External HDCP 2.2 interface is\npresent.",
        "reset_value": "(HTX_HDCP22_EXTERNAL_NONE== 1) ? 1 : 0"
      },
      {
        "bit_range": "0",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_CTRL",
    "description": "HDCP 2.2 switch lock\n1'b0: Enables you to change the direction of the\nHDCP 2.2 versus\n1.4 switch by using the hdcp22_ovr_en and\nhdcp22_ovr_val.\n1'b1: You can still write to hdcp22_ovr_en and\nhdcp22_ovr_val but has no effect over the HDCP 2.2\nversus 1.4 switch, that keeps as it was configured\nby hdcp22_ovr_en and hdcp22_ovr_val at the time\nthe 1'b1 was written to this bit field.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to\nthe Hdmi_tx.",
    "size": "8",
    "offset": "7904",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "HPD_OVR_VAL",
        "access": "R/W",
        "description": "HPD Override Value\n1'b0: If hpd_ovr_en is 1'b1 the HPD value to the\nHDCP 2.2 external interface is set to 1'b0.\n1'b1: If hpd_ovr_en is 1'b1 the HPD value to the\nHDCP 2.2 external interface is set to 1'b1.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "HPD_OVR_EN",
        "access": "R/W",
        "description": "HPD Override enable\n1'b0: The HPD value to the HDCP 2.2 external\ninterface comes from the PHY as in phy_stat0.HPD.\n1'b1: The HPD value to the HDCP 2.2 external\ninterface comes from hpd_ovr_val bit field.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "HDCP22_OVR_VAL",
        "access": "R/W",
        "description": "HDCP 2.2 versus 1.4 switch override value\n1'b0: The switch is routed to HDCP 1.4 signals when\nhdcp22_ovr_en is 1'b1 and hdcp22_switch_lock is\nnot set to 1'b1.\n1'b1: The switch is routed to HDCP 2.2 signals when\nhdcp22_ovr_en is 1'b1 and hdcp22_switch_lock is\nnot set to 1'b1.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HDCP22_OVR_EN",
        "access": "R/W",
        "description": "HDCP 2.2 versus 1.4 switch override enable\n1'b0: The switch is automatically controlled by the\nHDCP 2.2 controller using the ist_hdcp2_capable\nand ist_hdcp2_not_capable status level indications.\nIf the HDCP 2.2 controller indicates\nist_hdcp2_capable at 1'b1, the switch is routed to\nBits Name Attr Description\nHDCP 2.2 signals. If the HDCP 2.2 controller\nindicates ist_hdcp2_not_capable at 1'b1, the switch\nis routed to HDCP 1.4 signals.\n1'b1: The HDCP 2.2 ist_hdcp2_capable and\nist_hdcp2_not_capable values are ignored, and the\ndirection of the HDCP 2.2 versus 1.4 switch is\ndirectly controlled by the hdcp22_ovr_val.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HDCP22_SWITCH_LCK",
        "access": "R/W",
        "description": "HDCP 2.2 switch lock\n1'b0: Enables you to change the direction of the\nHDCP 2.2 versus\n1.4 switch by using the hdcp22_ovr_en and\nhdcp22_ovr_val.\n1'b1: You can still write to hdcp22_ovr_en and\nhdcp22_ovr_val but has no effect over the HDCP 2.2\nversus 1.4 switch, that keeps as it was configured\nby hdcp22_ovr_en and hdcp22_ovr_val at the time\nthe 1'b1 was written to this bit field.\nOnce you set the value to 1'b1, you can change the\nvalue back to 1'b0 only by issuing a master reset to\nthe Hdmi_tx.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_CTRL1",
    "description": "HDCP 2.2 versus 1.4 color depth override enable:\n1'b0: The default 1'b0 value indicates that the color\ndepth sent to the external interface is the one\nconfigured in the vp_pr_cd.color_depth register\nfield.\n1'b1: Although the used color depth for pixel\nencoding is defined by the field\nvp_pr_cd.color_depth register, the color depth sent\nto the external interface is the one defined in\nregister field hdcp22reg_ctrl1.hdcp22_cd_ovr_val.",
    "size": "8",
    "offset": "7905",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "HDCP22_CD_OVR_VAL",
        "access": "R/W",
        "description": "HDCP color depth override value, which is sent\nthrough the HDCP\n2.2 external interface when\nhdcp22reg_ctrl1.hdcp22_cd_ovr_en is set.\nFor reference on the HDMI allowed values consult\nthe HDMI 1.4b specification, Table 6-1.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "HDCP22_CD_OVR_EN",
        "access": "R/W",
        "description": "HDCP 2.2 versus 1.4 color depth override enable:\n1'b0: The default 1'b0 value indicates that the color\ndepth sent to the external interface is the one\nconfigured in the vp_pr_cd.color_depth register\nfield.\n1'b1: Although the used color depth for pixel\nencoding is defined by the field\nvp_pr_cd.color_depth register, the color depth sent\nto the external interface is the one defined in\nregister field hdcp22reg_ctrl1.hdcp22_cd_ovr_val.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_STS",
    "description": "HDCP 2.2 HPD external interface status after lock\nmechanism (hdcp22reg_ctrl.hdcp22_switch_lock,\nhdcp22reg_ctrl.hdcp22_ovr_en and\nhdcp22reg_ctrl.hdcp22_ovr_val).\n1'b0: Sink not detected (HPD line clear )\n1'b1: Sink detected (HPD line set)",
    "size": "8",
    "offset": "7908",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "HDCP_DECRYPTED_STS",
        "access": "R",
        "description": "Value of HDCP 2.2 ist_hdcp_decrypted line. Provided\nfor debug only",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "HDCP22_SWITCH_STS",
        "access": "R",
        "description": "HDCP 2.2 HDCP 2.2 versus 1.4 switch status after\nlock mechanism\n(hdcp22reg_ctrl.hdcp22_switch_lock,\nhdcp22reg_ctrl.hdcp22_ovr_en and\nhdcp22reg_ctrl.hdcp22_ovr_val).\n1'b0: HDCP 1.4 selected\n1'b1: HDCP 2.2 selected",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "HDCP_AVMUTE_STS",
        "access": "R",
        "description": "HDCP 2.2 AVMUTE external interface status.\n1'b0: External HDCP used AVMUTE is clear\n1'b1: External HDCP AVMUTE is set (audio/video\nshould be muted)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "HDMI_HPD_STS",
        "access": "R",
        "description": "HDCP 2.2 HPD external interface status after lock\nmechanism (hdcp22reg_ctrl.hdcp22_switch_lock,\nhdcp22reg_ctrl.hdcp22_ovr_en and\nhdcp22reg_ctrl.hdcp22_ovr_val).\n1'b0: Sink not detected (HPD line clear )\n1'b1: Sink detected (HPD line set)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_MASK",
    "description": "Active high interrupt mask to HDCP 2.2 capable rise\ninterrupt status",
    "size": "8",
    "offset": "790c",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "MASK_HDCP_DECRYPTED_CH\nG",
        "access": "\nR/W",
        "description": "Active high interrupt mask to HDCP 2.2 decrypted\nvalue change interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "MASK_HDCP_AUTHENTICATIO\nN_FAIL",
        "access": "\nR/W",
        "description": "Active high interrupt mask to HDCP 2.2\nauthentication fail interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "MASK_HDCP_AUTHENTICATED",
        "access": "R/W",
        "description": "Active high interrupt mask to HDCP 2.2\nauthenticated interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "MASK_HDCP_AUTHENTICATIO\nN_LOST",
        "access": "\nR/W",
        "description": "Active high interrupt mask to HDCP 2.2\nauthentication lost interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "MASK_HDCP2_NOT_CAPABLE",
        "access": "R/W",
        "description": "Active high interrupt mask to HDCP 2.2 not capable\nrise interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "MASK_HDCP2_CAPABLE",
        "access": "R/W",
        "description": "Active high interrupt mask to HDCP 2.2 capable rise\ninterrupt status",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "HDCP22REG_STAT",
    "description": "HDCP 2.2 capable rise interrupt status sticky bit.\nClear by Write 1 to this bit field",
    "size": "8",
    "offset": "790d",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ST_HDCP_DECRYPTED_CHG",
        "access": "R/W1C",
        "description": "HDCP 2.2 decrypted value change interrupt status\nsticky bit. Clear by Write 1 to this bit field",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "ST_HDCP_AUTHENTICATION_FA\nIL",
        "access": "\nR/W1C",
        "description": "HDCP 2.2 authentication fail interrupt status sticky\nbit. Clear by Write 1 to this bit field",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ST_HDCP_AUTHENTICATED",
        "access": "R/W1C",
        "description": "HDCP 2.2 authenticated interrupt status sticky bit.\nClear by Write 1 to this bit field",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "ST_HDCP_AUTHENTICATION_LO\nST",
        "access": "\nR/W1C",
        "description": "HDCP 2.2 authentication lost interrupt status sticky\nbit. Clear by Write 1 to this bit field",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ST_HDCP2_NOT_CAPABLE",
        "access": "R/W1C",
        "description": "HDCP 2.2 not capable rise interrupt status sticky bit.\nClear by Write 1 to this bit field\nBits Name Attr Description",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "ST_HDCP2_CAPABLE",
        "access": "R/W1C",
        "description": "HDCP 2.2 capable rise interrupt status sticky bit.\nClear by Write 1 to this bit field",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "HDCP22REG_MUTE",
    "description": "Active high interrupt mute to HDCP 2.2 capable rise\ninterrupt status",
    "size": "8",
    "offset": "790e",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "MUTE_HDCP_DECRYPTED_CH\nG",
        "access": "\nR/W",
        "description": "Active high interrupt mute to HDCP 2.2 decrypted\nvalue change interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "MUTE_HDCP_AUTHENTICATIO\nN_FAIL",
        "access": "\nR/W",
        "description": "Active high interrupt mute to HDCP 2.2\nauthentication fail interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "MUTE_HDCP_AUTHENTICATED",
        "access": "R/W",
        "description": "Active high interrupt mute to HDCP 2.2\nauthenticated interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "MUTE_HDCP_AUTHENTICATIO\nN_LOST",
        "access": "\nR/W",
        "description": "Active high interrupt mute to HDCP 2.2\nauthentication lost interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "MUTE_HDCP2_NOT_CAPABLE",
        "access": "R/W",
        "description": "Active high interrupt mute to HDCP 2.2 not capable\nrise interrupt status",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "MUTE_HDCP2_CAPABLE",
        "access": "R/W",
        "description": "Active high interrupt mute to HDCP 2.2 capable rise\ninterrupt status",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "CEC_CTRL",
    "description": "2'b00: Signal Free Time = 3-bit periods. Previous\nattempt to send frame is unsuccessful.\n2'b01: Signal Free Time = 5-bit periods. New initiator\nwants to send a frame.\n2'b10: Signal Free Time = 7-bit periods. Present\ninitiator wants to send another frame immediately\nafter its previous frame. (specification CEC 9.1).\n2'b11: Illegal value. If software writes this value,\nhardware sets the value to the default 2'b01.",
    "size": "8",
    "offset": "7d00",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "STANDBY",
        "access": "R/W",
        "description": "1: CEC controller responds with a NACK to all\nmessages and generates a wakeup status for opcode.\nIt only responds with a NACK when the EOM is\nreceived. This means only the last block of a frame\nresponds with NACK. The follower sends an ACK to\nthe message when there is only one head block\npointed to the follower, if the follower is in the\nstandby mode.\n0: CEC controller responds the ACK to all messages.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "BC_NACK",
        "access": "R/W",
        "description": "1'b1: Set by software to NACK the received broadcast\nmessage. This bit holds until software resets. The\nbroadcasts is answered with 1'b0, indicating the\nfollower reject the message.\n1'b0: Reset by software to ACK the received\nbroadcast message.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2:1",
        "name": "FRAME_TYP",
        "access": "R/W",
        "description": "2'b00: Signal Free Time = 3-bit periods. Previous\nattempt to send frame is unsuccessful.\n2'b01: Signal Free Time = 5-bit periods. New initiator\nwants to send a frame.\n2'b10: Signal Free Time = 7-bit periods. Present\ninitiator wants to send another frame immediately\nafter its previous frame. (specification CEC 9.1).\n2'b11: Illegal value. If software writes this value,\nhardware sets the value to the default 2'b01.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "CEC_MASK",
    "description": "The current transmission is successful (for initiator\nonly)",
    "size": "8",
    "offset": "7d02",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "WAKEUP",
        "access": "R/W",
        "description": "Follower wake-up signal mask",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "ERROR_FLOW",
        "access": "R/W",
        "description": "An error is notified by a follower. Abnormal logic data\nbit error (for follower)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "ERROR_INITIATOR",
        "access": "R/W",
        "description": "An error is detected on a CEC line (for initiator only).",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ARB_LOST",
        "access": "R/W",
        "description": "The initiator losses the CEC line arbitration to a second\ninitiator. (specification CEC 9)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "NACK",
        "access": "R/W",
        "description": "A frame is not acknowledged in a directly addressed\nmessage. Or a frame is negatively acknowledged in a\nbroadcast message (for initiator only)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "EOM",
        "access": "R/W",
        "description": "EOM is detected so that the received data is ready in\nthe receiver data buffer (for follower only)",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DONE",
        "access": "R/W",
        "description": "The current transmission is successful (for initiator\nonly)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_ADDR_L",
    "description": "Logical address 0 - Device TV",
    "size": "8",
    "offset": "7d05",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "CEC_ADDR_L_7",
        "access": "R/W",
        "description": "Logical address 7 - Tuner 3",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6",
        "name": "CEC_ADDR_L_6",
        "access": "R/W",
        "description": "Logical address 6 - Tuner 2",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "CEC_ADDR_L_5",
        "access": "R/W",
        "description": "Logical address 5 - Audio System",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "CEC_ADDR_L_4",
        "access": "R/W",
        "description": "Logical address 4 - Playback Device 1",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "CEC_ADDR_L_3",
        "access": "R/W",
        "description": "Logical address 3 - Tuner 1",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "CEC_ADDR_L_2",
        "access": "R/W",
        "description": "Logical address 2 - Recording Device 2",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "CEC_ADDR_L_1",
        "access": "R/W",
        "description": "Logical address 1 - Recording Device 1",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "CEC_ADDR_L_0",
        "access": "R/W",
        "description": "Logical address 0 - Device TV",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_ADDR_H",
    "description": "Logical address 8 - Playback Device 2",
    "size": "8",
    "offset": "7d06",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "CEC_ADDR_H_7",
        "access": "R/W",
        "description": "Logical address 15 - Unregistered (as initiator\naddress), Broadcast (as destination address)",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "CEC_ADDR_H_6",
        "access": "R/W",
        "description": "Logical address 14 - Free use",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "CEC_ADDR_H_5",
        "access": "R/W",
        "description": "Logical address 13 - Reserved",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "CEC_ADDR_H_4",
        "access": "R/W",
        "description": "Logical address 12 - Reserved",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "CEC_ADDR_H_3",
        "access": "R/W",
        "description": "Logical address 11 - Playback Device 3",
        "reset_value": "0x0"
      },
      {
        "bit_range": "2",
        "name": "CEC_ADDR_H_2",
        "access": "R/W",
        "description": "Logical address 10 - Tuner 4",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "CEC_ADDR_H_1",
        "access": "R/W",
        "description": "Logical address 9 - Playback Device 3",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "CEC_ADDR_H_0",
        "access": "R/W",
        "description": "Logical address 8 - Playback Device 2",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_TX_CNT",
    "description": "CEC Transmitter Counter register 5'd0: No data needs\nto be transmitted 5'd1: Frame size is 1 byte\n5'd16: Frame size is 16 bytes",
    "size": "8",
    "offset": "7d07",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "CEC_TX_CNT",
        "access": "R/W",
        "description": "CEC Transmitter Counter register 5'd0: No data needs\nto be transmitted 5'd1: Frame size is 1 byte\n5'd16: Frame size is 16 bytes",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_RX_CNT",
    "description": "CEC Receiver Counter register: 5'd0: No data received\n5'd1: 1-byte data is received\n5'd16: 16-byte data is received",
    "size": "8",
    "offset": "7d08",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4:0",
        "name": "CEC_RX_CNT",
        "access": "R",
        "description": "CEC Receiver Counter register: 5'd0: No data received\n5'd1: 1-byte data is received\n5'd16: 16-byte data is received",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_TX_DATA[0:15]",
    "description": "Data byte[x], where x is 0 to 15",
    "size": "8",
    "offset": "7d30",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATABYTE",
        "access": "R/W",
        "description": "Data byte[x], where x is 0 to 15",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_RX_DATA[0:15]",
    "description": "Reserved for future use.",
    "size": "8",
    "offset": "7d30",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATABYTE",
        "access": "R",
        "description": "Data byte[x], where x is 0 to 15",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_LOCK",
    "description": "When a frame is received, this bit would be active. The\nCEC controller answers to all the messages with NACK\nuntil the CPU writes it to '0'.",
    "size": "8",
    "offset": "7d30",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "LOCKED_BUFFER",
        "access": "R/W",
        "description": "When a frame is received, this bit would be active. The\nCEC controller answers to all the messages with NACK\nuntil the CPU writes it to '0'.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "CEC_WAKEUPCTRL",
    "description": "OPCODE 0x04 wake up enable",
    "size": "8",
    "offset": "7d31",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "OPCODE0X86EN",
        "access": "R/W",
        "description": "OPCODE 0x86 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "OPCODE0X82EN",
        "access": "R/W",
        "description": "OPCODE 0x82 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "5",
        "name": "OPCODE0X70EN",
        "access": "R/W",
        "description": "OPCODE 0x70 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "4",
        "name": "OPCODE0X44EN",
        "access": "R/W",
        "description": "OPCODE 0x44 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "3",
        "name": "OPCODE0X42EN",
        "access": "R/W",
        "description": "OPCODE 0x42 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "OPCODE0X41EN",
        "access": "R/W",
        "description": "OPCODE 0x41 wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "1",
        "name": "OPCODE0X0DEN",
        "access": "R/W",
        "description": "OPCODE 0x0D wake up enable",
        "reset_value": "0x1"
      },
      {
        "bit_range": "0",
        "name": "OPCODE0X04EN",
        "access": "R/W",
        "description": "OPCODE 0x04 wake up enable",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "I2CM_SLAVE",
    "description": "Slave address to be sent during read and write\noperations.\nPHY Gen2 slave address: 7'h69\nHEAC PHY slave address: 7'h49",
    "size": "8",
    "offset": "3020",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "SLAVEADDR",
        "access": "R/W",
        "description": "Slave address to be sent during read and write\noperations.\nPHY Gen2 slave address: 7'h69\nHEAC PHY slave address: 7'h49",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_ADDRESS",
    "description": "Register address for read and write operations",
    "size": "8",
    "offset": "3021",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "ADDRESS",
        "access": "R/W",
        "description": "Register address for read and write operations",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_DATAO",
    "description": "Data to be written on register pointed by\naddress[7:0].",
    "size": "8",
    "offset": "7e02",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAO",
        "access": "R/W",
        "description": "Data to be written on register pointed by\naddress[7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_DATAI",
    "description": "Data read from register pointed by address[7:0].",
    "size": "8",
    "offset": "7e03",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "DATAI",
        "access": "R",
        "description": "Data read from register pointed by address[7:0].",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_OPERATION",
    "description": "Read operation request",
    "size": "8",
    "offset": "3026",
    "bit_ranges": [
      {
        "bit_range": "7:5",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "WR",
        "access": "W",
        "description": "Write operation request",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "RD",
        "access": "W",
        "description": "Read operation request",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_INT",
    "description": "Operation done status bit. Marks the end of a read or\nwrite operation.",
    "size": "8",
    "offset": "3027",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "DONE_POL",
        "access": "R/W",
        "description": "Done interrupt polarity configuration",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "DONE_MASK",
        "access": "R/W",
        "description": "Done interrupt mask signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "DONE_INTERRUPT",
        "access": "R",
        "description": "Operation done interrupt bit. Only lasts for 1 SFR\nclock cycle and is auto cleared after it.\n{done_interrupt = (done_mask==0b) &&\n(done_status==done_pol)}",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "DONE_STATUS",
        "access": "R",
        "description": "Operation done status bit. Marks the end of a read or\nwrite operation.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_CTLINT",
    "description": "Arbitration error interrupt bit\nBits Name Attr Description\n{arbitration_interrupt = (arbitration_mask==0b) &&\n(arbitration_status==arbitration_pol)}\nNote: This bit field is read by the sticky bits present\non the ih_i2cmphy_stat0 register.",
    "size": "8",
    "offset": "3028",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "NACK_POL",
        "access": "R/W",
        "description": "Not acknowledge error interrupt polarity\nconfiguration",
        "reset_value": "0x1"
      },
      {
        "bit_range": "6",
        "name": "NACK_MASK",
        "access": "R/W",
        "description": "Not acknowledge error interrupt mask signal",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "NACK_INTERRUPT",
        "access": "R",
        "description": "Not acknowledge error interrupt bit. Only lasts for\none SFR clock cycle and is auto cleared after it.\n{nack_interrupt = (nack_mask==0b) &&\n(nack_status==nack_pol)}. Note: This bit field is\nread by the sticky bits present on the\nih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "NACK_STATUS",
        "access": "R",
        "description": "Not acknowledge error status bit. Error on I2C not\nacknowledge. Note: This bit field is read by the sticky\nbits present on the ih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "ARBITRATION_POL",
        "access": "R/W",
        "description": "Arbitration error interrupt polarity configuration.",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2",
        "name": "ARBITRATION_MASK",
        "access": "R/W",
        "description": "Arbitration error interrupt mask signal.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "1",
        "name": "ARBITRATION_INTERRUPT",
        "access": "R",
        "description": "Arbitration error interrupt bit\nBits Name Attr Description\n{arbitration_interrupt = (arbitration_mask==0b) &&\n(arbitration_status==arbitration_pol)}\nNote: This bit field is read by the sticky bits present\non the ih_i2cmphy_stat0 register.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_DIV",
    "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
    "size": "8",
    "offset": "3029",
    "bit_ranges": [
      {
        "bit_range": "7:4",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3",
        "name": "FAST_STD_MODE",
        "access": "R/W",
        "description": "Sets the I2C Master to work in Fast Mode or Standard\nMode: 1: Fast Mode\n0: Standard Mode",
        "reset_value": "0x1"
      },
      {
        "bit_range": "2:0",
        "name": "SPARE",
        "access": "R/W",
        "description": "Reserved as \"spare\" register with no associated\nfunctionality.",
        "reset_value": "0x3"
      }
    ]
  },
  {
    "name": "I2CM_SEGADDR",
    "description": "I2C DDC Segment Address Configuration Register",
    "size": "8",
    "offset": "7e08",
    "bit_ranges": [
      {
        "bit_range": "7",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "6:0",
        "name": "SEG_ADDR",
        "access": "R/W",
        "description": "I2C DDC Segment Address Configuration Register",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SOFTRSTZ",
    "description": "I2C Master Software Reset. Active by writing a zero\nand auto cleared to one in the following cycle.",
    "size": "8",
    "offset": "302a",
    "bit_ranges": [
      {
        "bit_range": "7:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "I2C_SOFTRSTZ",
        "access": "R/W",
        "description": "I2C Master Software Reset. Active by writing a zero\nand auto cleared to one in the following cycle.",
        "reset_value": "0x1"
      }
    ]
  },
  {
    "name": "I2CM_SEGPTR",
    "description": "I2C DDC Segment Pointer Register",
    "size": "8",
    "offset": "7e0a",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "SEGPTR",
        "access": "R/W",
        "description": "I2C DDC Segment Pointer Register",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SS_SCL_HCNT_1_ADDR",
    "description": "PHY I2C Slow Speed SCL High Level Control Register\n1",
    "size": "8",
    "offset": "302b",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_HCNT1",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL High Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SS_SCL_HCNT_0_ADDR",
    "description": "PHY I2C Slow Speed SCL High Level Control Register\n0",
    "size": "8",
    "offset": "302c",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_HCNT0",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL High Level Control Register\n0",
        "reset_value": "0x6c"
      }
    ]
  },
  {
    "name": "I2CM_SS_SCL_LCNT_1_ADDR",
    "description": "PHY I2C Slow Speed SCL Low Level Control Register\n1",
    "size": "8",
    "offset": "302d",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_LCNT1",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL Low Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SS_SCL_LCNT_0_ADDR",
    "description": "PHY I2C Slow Speed SCL Low Level Control Register\n0",
    "size": "8",
    "offset": "302e",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_SS_SCL_LCNT0",
        "access": "R/W",
        "description": "PHY I2C Slow Speed SCL Low Level Control Register\n0",
        "reset_value": "0x7f"
      }
    ]
  },
  {
    "name": "I2CM_FS_SCL_HCNT_1_ADDR",
    "description": "PHY I2C Fast Speed SCL High Level Control Register\n1",
    "size": "8",
    "offset": "302f",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_HCNT1",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL High Level Control Register\n1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_FS_SCL_HCNT_0_ADDR",
    "description": "PHY I2C Fast Speed SCL High Level Control Register\nBits Name Attr Description\n0",
    "size": "8",
    "offset": "3030",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_HCNT0",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL High Level Control Register\nBits Name Attr Description\n0",
        "reset_value": "0x11"
      }
    ]
  },
  {
    "name": "I2CM_FS_SCL_LCNT_1_ADDR",
    "description": "PHY I2C Fast Speed SCL Low Level Control Register 1",
    "size": "8",
    "offset": "3031",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_LCNT1",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL Low Level Control Register 1",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_FS_SCL_LCNT_0_ADDR",
    "description": "PHY I2C Fast Speed SCL Low Level Control Register 0",
    "size": "8",
    "offset": "3032",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CMP_FS_SCL_LCNT0",
        "access": "R/W",
        "description": "PHY I2C Fast Speed SCL Low Level Control Register 0",
        "reset_value": "0x24"
      }
    ]
  },
  {
    "name": "I2CM_SDA_HOLD",
    "description": "Defines the number of SFR clock cycles to meet\ntHD:DAT (300 ns)\nosda_hold = round_to_high_integer (300 ns / (1/\nisfrclk_frequency))",
    "size": "8",
    "offset": "3033",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "OSDA_HOLD",
        "access": "R/W",
        "description": "Defines the number of SFR clock cycles to meet\ntHD:DAT (300 ns)\nosda_hold = round_to_high_integer (300 ns / (1/\nisfrclk_frequency))",
        "reset_value": "0x9"
      }
    ]
  },
  {
    "name": "I2CM_SCDC_READ_UPDATE",
    "description": "When set to 1'b1, a SCDC Update Read is performed\nand the read data loaded into registers\ni2cm_scdc_update0 and i2cm_scdc_update1.",
    "size": "8",
    "offset": "7e14",
    "bit_ranges": [
      {
        "bit_range": "7:6",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "5",
        "name": "UPDTRD_VSYNCPOLL_EN",
        "access": "R/W",
        "description": "Update read polling enabled. When active (1'b1), an\nSCDC Update Read is performed at the fall of the\nactive edge of the vertical sync pulse.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "4",
        "name": "READ_REQUEST_EN",
        "access": "R/W",
        "description": "Read request enabled. When active (1'b1) an SCDC\nUpdate Read shall be performed whenever a SCDC\nread request is detected.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "3:1",
        "name": "RESERVED",
        "access": "R",
        "description": "Reserved for future use.",
        "reset_value": "0x0"
      },
      {
        "bit_range": "0",
        "name": "READ_UPDATE",
        "access": "W",
        "description": "When set to 1'b1, a SCDC Update Read is performed\nand the read data loaded into registers\ni2cm_scdc_update0 and i2cm_scdc_update1.",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF0",
    "description": "Byte 0 of a I2C read buffer sequential read (from\naddress i2cm_address)",
    "size": "8",
    "offset": "7e20",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF0",
        "access": "R",
        "description": "Byte 0 of a I2C read buffer sequential read (from\naddress i2cm_address)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF1",
    "description": "Byte 1 of a I2C read buffer sequential read (from\naddress i2cm_address+1)",
    "size": "8",
    "offset": "7e21",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF1",
        "access": "R",
        "description": "Byte 1 of a I2C read buffer sequential read (from\naddress i2cm_address+1)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF2",
    "description": "Byte 2 of a I2C read buffer sequential read (from\naddress i2cm_address+2)",
    "size": "8",
    "offset": "7e22",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF2",
        "access": "R",
        "description": "Byte 2 of a I2C read buffer sequential read (from\naddress i2cm_address+2)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF3",
    "description": "Byte 3 of a I2C read buffer sequential read (from\naddress i2cm_address+3)",
    "size": "8",
    "offset": "7e23",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF3",
        "access": "R",
        "description": "Byte 3 of a I2C read buffer sequential read (from\naddress i2cm_address+3)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF4",
    "description": "Byte 4 of a I2C read buffer sequential read (from\naddress i2cm_address+4)",
    "size": "8",
    "offset": "7e24",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF4",
        "access": "R",
        "description": "Byte 4 of a I2C read buffer sequential read (from\naddress i2cm_address+4)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF5",
    "description": "Byte 5 of a I2C read buffer sequential read (from\naddress i2cm_address+5)",
    "size": "8",
    "offset": "7e25",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF5",
        "access": "R",
        "description": "Byte 5 of a I2C read buffer sequential read (from\naddress i2cm_address+5)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF6",
    "description": "Byte 6 of a I2C read buffer sequential read (from\naddress i2cm_address+6)",
    "size": "8",
    "offset": "7e26",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF6",
        "access": "R",
        "description": "Byte 6 of a I2C read buffer sequential read (from\naddress i2cm_address+6)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_READ_BUFF7",
    "description": "Byte 7 of a I2C read buffer sequential read (from\naddress i2cm_address+7)",
    "size": "8",
    "offset": "7e27",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_READ_BUFF7",
        "access": "R",
        "description": "Byte 7 of a I2C read buffer sequential read (from\naddress i2cm_address+7)",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SCDC_UPDATE0",
    "description": "Byte 0 of a SCDC I2C update sequential read",
    "size": "8",
    "offset": "7e30",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_SCDC_UPDATE0",
        "access": "R",
        "description": "Byte 0 of a SCDC I2C update sequential read",
        "reset_value": "0x0"
      }
    ]
  },
  {
    "name": "I2CM_SCDC_UPDATE1",
    "description": "Byte 1 of a SCDC I2C update sequential read\nBits Name Attr Description",
    "size": "8",
    "offset": "7e31",
    "bit_ranges": [
      {
        "bit_range": "7:0",
        "name": "I2CM_SCDC_UPDATE1",
        "access": "R",
        "description": "Byte 1 of a SCDC I2C update sequential read\nBits Name Attr Description",
        "reset_value": "0x0"
      }
    ]
  }
]