
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Nov 24 20:09:44 2024
Hostname:           cadpc01
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 2.50 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 62 GB (Free  37 GB)
Swap:                31 GB (Free  30 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          18974 GB (Free 6773 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 1%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB
set top_level cmem
cmem
source "./design.tcl"
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ../../mem_comp/
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db RF1SHD_tt_1p2v_25c_syn.db dw_foundation.sldb
scx3_cmos8rf_lpvt_tt_1p2v_25c.db RF1SHD_tt_1p2v_25c_syn.db
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/mem_comp/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.v

Inferred memory devices in process
	in routine cmem line 29 in file
		'/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       DI_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|     CADDRI_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       AI_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.db:cmem'
Loaded 1 design.
Current design is 'cmem'.
cmem (*)
Current design is 'cmem'.

  Linking design 'cmem'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  cmem                        /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall23/rf2715/CSEE-4823-project/mem_comp/RF1SHD_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
source "./constraints.tcl"
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
20.00
0.01
0.01
clk
clk
0.1
0.1
0.005
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'D[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A0[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CADDR[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'WEN'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'CEN'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
1
1
1
1
1
1
set_fix_multiple_port_nets -all -buffer_constants
1
check_design
1
current_design cmem
Current design is 'cmem'.
{cmem}
link

  Linking design 'cmem'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  cmem                        /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/cmem/cmem.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall23/rf2715/CSEE-4823-project/mem_comp/RF1SHD_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 1%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB
Analyzing: "/homes/user/stud/fall23/rf2715/CSEE-4823-project/mem_comp/RF1SHD_tt_1p2v_25c_syn.db"
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 47                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 37                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 4                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'cmem'

  Loading target library 'USERLIB'
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Loaded alib file './alib-52/RF1SHD_tt_1p2v_25c_syn.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 5%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cmem'
CPU Load: 5%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design cmem. Delay-based auto_ungroup will not be performed. (OPT-780)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   33281.6      0.00       0.0      18.3                           93771.4922      0.00  
    0:00:02   33281.6      0.00       0.0      18.3                           93771.4922      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:02   33281.6      0.00       0.0      18.3                           93771.4922      0.00  
    0:00:02   33281.6      0.00       0.0      18.3                           93771.4922      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   32658.1      0.00       0.0      16.1                           92643.2500      0.00  
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92674.4609      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   32698.4      0.00       0.0       0.0                           92673.5547      0.00  
    0:00:02   32686.9      0.00       0.0       0.0                           92664.7734      0.00  
    0:00:02   32686.9      0.00       0.0       0.0                           92664.7734      0.00  
    0:00:02   32686.9      0.00       0.0       0.0                           92664.7734      0.00  
    0:00:02   32686.9      0.00       0.0       0.0                           92664.7734      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
    0:00:03   32682.6      0.00       0.0       0.0                           92661.0000      0.00  
CPU Load: 5%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/mem_comp/RF1SHD_tt_1p2v_25c_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)
  Loading target library 'USERLIB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
CPU Load: 5%, Ram Free: 37 GB, Swap Free: 30 GB, Work Disk Free: 6773 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
source -verbose "./mmcm.tcl"
20
./cmem.run.rpt
cmem.dc.rpt
cmem.area.rpt
cmem.power.rpt
cmem.timing.rpt
cmem.reg.rpt
cmem.viol.rpt
cmem.syn.sdf
cmem.syn.sdc
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
1
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/dc/cmem/cmem.syn.sdf'. (WT-3)
1
1
1
write -hierarchy -format verilog -output "./cmem.nl.v"
Writing verilog file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/dc/cmem/cmem.nl.v'.
1
write -hierarchy -format ddc -output "./cmem.ddc"
Writing ddc file './cmem.ddc'.
1
quit

Memory usage for this session 253 Mbytes.
Memory usage for this session including child processes 253 Mbytes.
CPU usage for this session 43 seconds ( 0.01 hours ).
Elapsed time for this session 53 seconds ( 0.01 hours ).

Thank you...
