// Seed: 1912123801
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    output wor id_9,
    output wor id_10,
    output wire id_11,
    output supply0 id_12,
    input tri0 id_13,
    input wire id_14,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    input supply0 id_18,
    input wor id_19
);
  wire id_21;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    input tri id_7,
    output wire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    output tri id_12,
    output uwire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16,
    output supply1 id_17,
    input tri0 id_18,
    output tri id_19,
    input uwire id_20,
    input tri1 id_21,
    output supply1 id_22,
    input tri0 id_23,
    output wor id_24,
    input wire id_25,
    output wand id_26,
    output tri0 id_27,
    output wand id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri id_31,
    input wor id_32,
    inout supply1 id_33,
    input tri id_34,
    output supply1 id_35,
    output supply0 id_36,
    input wor id_37,
    output wire id_38,
    input supply0 id_39,
    output wor id_40,
    input uwire id_41,
    input wor id_42,
    output wor id_43
);
  wire id_45, id_46, id_47, id_48;
  module_0(
      id_4,
      id_43,
      id_41,
      id_32,
      id_21,
      id_31,
      id_9,
      id_40,
      id_1,
      id_33,
      id_28,
      id_2,
      id_36,
      id_41,
      id_29,
      id_3,
      id_34,
      id_24,
      id_0,
      id_37
  );
  wire id_49;
  wand  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  =  {  1  {  id_29  }  }  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ;
endmodule
