@W: MT530 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":7:4:7:9|Found inferred clock lzy_74HC74|Clk which controls 1 sequential elements including Q. This clock has no specified timing constraint which may adversely impact design performance. 
