
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/h264ref_273B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 3065253 heartbeat IPC: 3.26237 cumulative IPC: 3.26237 (Simulation time: 0 hr 1 min 1 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3065253 (Simulation time: 0 hr 1 min 1 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11128635 heartbeat IPC: 1.24017 cumulative IPC: 1.24017 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17250062 heartbeat IPC: 1.63361 cumulative IPC: 1.40996 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 23428648 heartbeat IPC: 1.61849 cumulative IPC: 1.47323 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 31360012 heartbeat IPC: 1.26082 cumulative IPC: 1.41369 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 38491704 heartbeat IPC: 1.40219 cumulative IPC: 1.41137 (Simulation time: 0 hr 7 min 42 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 44625250 heartbeat IPC: 1.63038 cumulative IPC: 1.4437 (Simulation time: 0 hr 9 min 26 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 50494588 heartbeat IPC: 1.70377 cumulative IPC: 1.47588 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 59162076 heartbeat IPC: 1.15374 cumulative IPC: 1.42611 (Simulation time: 0 hr 11 min 57 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 66011997 heartbeat IPC: 1.45987 cumulative IPC: 1.42978 (Simulation time: 0 hr 13 min 28 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 72152773 heartbeat IPC: 1.62846 cumulative IPC: 1.44744 (Simulation time: 0 hr 15 min 19 sec) 
Finished CPU 0 instructions: 100000001 cycles: 69087520 cumulative IPC: 1.44744 (Simulation time: 0 hr 15 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.44744 instructions: 100000001 cycles: 69087520
cpu0_DTLB TOTAL     ACCESS:   22061579  HIT:   21942375  MISS:     119204
cpu0_DTLB LOAD      ACCESS:   18902636  HIT:   18823073  MISS:      79563
cpu0_DTLB RFO       ACCESS:    3158943  HIT:    3119302  MISS:      39641
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.92479 cycles
cpu0_ITLB TOTAL     ACCESS:    5673424  HIT:    5673010  MISS:        414
cpu0_ITLB LOAD      ACCESS:    5673424  HIT:    5673010  MISS:        414
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 28.1884 cycles
cpu0_L1I TOTAL     ACCESS:    5529988  HIT:    5509620  MISS:      20368
cpu0_L1I LOAD      ACCESS:    5529988  HIT:    5509620  MISS:      20368
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.8581 cycles
cpu0_STLB TOTAL     ACCESS:     119618  HIT:     118617  MISS:       1001
cpu0_STLB LOAD      ACCESS:      79977  HIT:      79174  MISS:        803
cpu0_STLB RFO       ACCESS:      39641  HIT:      39443  MISS:        198
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 117.247 cycles
cpu0_L1D TOTAL     ACCESS:   23300575  HIT:   22992903  MISS:     307672
cpu0_L1D LOAD      ACCESS:   17542772  HIT:   17324867  MISS:     217905
cpu0_L1D RFO       ACCESS:    5756837  HIT:    5667263  MISS:      89574
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        966  HIT:        773  MISS:        193
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 65.3294 cycles
cpu0_L2C TOTAL     ACCESS:     418589  HIT:     233194  MISS:     185395
cpu0_L2C LOAD      ACCESS:     238272  HIT:     136757  MISS:     101515
cpu0_L2C RFO       ACCESS:      89572  HIT:       5887  MISS:      83685
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      90552  HIT:      90377  MISS:        175
cpu0_L2C TRANSLATION ACCESS:        193  HIT:        173  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 94.1361 cycles
LLC TOTAL     ACCESS:     263571  HIT:     186880  MISS:      76691
LLC LOAD      ACCESS:     101507  HIT:      58436  MISS:      43071
LLC RFO       ACCESS:      83685  HIT:      55776  MISS:      27909
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      78359  HIT:      72650  MISS:       5709
LLC TRANSLATION ACCESS:         20  HIT:         18  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 176.847 cycles
Insertion Distribution: 
	LOAD 10260 0 26223 23539 
	RFO 8997 0 17207 5310 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 5709 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24451  ROW_BUFFER_MISS:      46492
 DBUS AVG_CONGESTED_CYCLE:    3.89455
 WQ ROW_BUFFER_HIT:       3300  ROW_BUFFER_MISS:      22936  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.2303% MPKI: 6.07601 Average ROB Occupancy at Mispredict: 120.123
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.0023
BRANCH_CONDITIONAL: 6.06757
BRANCH_DIRECT_CALL: 0.00114
BRANCH_INDIRECT_CALL: 0.00124
BRANCH_RETURN: 0.00204

