Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 12 00:02:13 2021
| Host         : DESKTOP-J89QRPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Code_Translation_test_control_sets_placed.rpt
| Design       : Code_Translation_test
| Device       : xc7a100tl
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           31 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             103 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_100M_IBUF_BUFG  |                                 | uut4/rst_n       |                1 |              1 |         1.00 |
|  nolabel_line270/CLK |                                 | uut4/rst_n       |                3 |              3 |         1.00 |
|  uut4/E[0]           |                                 |                  |                3 |              6 |         2.00 |
|  nolabel_line270/CLK | rst_n_IBUF                      | uut4/rst_n       |                4 |             15 |         3.75 |
|  clk_100M_IBUF_BUFG  | nolabel_line270/cnt[25]_i_1_n_2 | uut4/rst_n       |                4 |             26 |         6.50 |
| ~clk_im_IBUF_BUFG    | PC_Write_IBUF                   | uut4/rst_n       |                8 |             30 |         3.75 |
|  n_0_1_BUFG          |                                 |                  |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | IR_Write_IBUF                   | uut4/rst_n       |                8 |             32 |         4.00 |
|  n_1_7_BUFG          |                                 |                  |               15 |             32 |         2.13 |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+


