CONTROL.v: Verilog code for the Control Unit
CONTROL_tb.v: Testbench for the Control Unit using the stuck-at fault model
ALU.v: Verilog code for the ALU
ALU_tb.v: Testbench for the ALU using the delay fault model
INST_MEM.v: Verilog code for the Instruction Memory
INST_MEM_tb.v: Testbench for the Instruction Memory using the bit flip fault model
