{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593837311224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593837311231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:35:11 2020 " "Processing started: Sat Jul 04 13:35:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593837311231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837311231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_tx_1080p_60fps -c hdmi_tx_1080p_60fps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837311231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593837312209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii " "Found entity 1: nios_ii" {  } { { "nios_ii/synthesis/nios_ii.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_ii/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_irq_mapper " "Found entity 1: nios_ii_irq_mapper" {  } { { "nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0 " "Found entity 1: nios_ii_mm_interconnect_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_ii_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_ii_mm_interconnect_0_rsp_mux_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_mux " "Found entity 1: nios_ii_mm_interconnect_0_rsp_mux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_rsp_demux " "Found entity 1: nios_ii_mm_interconnect_0_rsp_demux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_ii_mm_interconnect_0_cmd_mux_002" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_mux " "Found entity 1: nios_ii_mm_interconnect_0_cmd_mux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_ii_mm_interconnect_0_cmd_demux_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_cmd_demux " "Found entity 1: nios_ii_mm_interconnect_0_cmd_demux" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_004_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321425 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_004 " "Found entity 2: nios_ii_mm_interconnect_0_router_004" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_002_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321427 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_002 " "Found entity 2: nios_ii_mm_interconnect_0_router_002" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_001_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321429 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router_001 " "Found entity 2: nios_ii_mm_interconnect_0_router_001" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_ii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_mm_interconnect_0_router_default_decode " "Found entity 1: nios_ii_mm_interconnect_0_router_default_decode" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321431 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_mm_interconnect_0_router " "Found entity 2: nios_ii_mm_interconnect_0_router" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_onchip_memory2_0 " "Found entity 1: nios_ii_onchip_memory2_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0 " "Found entity 1: nios_ii_nios2_gen2_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_ii_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_ii_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_ii_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_ii_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_ii_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_ii_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_ii_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_ii_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_ii_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_ii_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_ii_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_ii_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_ii_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_ii_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_ii_nios2_gen2_0_cpu " "Found entity 21: nios_ii_nios2_gen2_0_cpu" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_ii_nios2_gen2_0_cpu_test_bench" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/nios_ii_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_led " "Found entity 1: nios_ii_led" {  } { { "nios_ii/synthesis/submodules/nios_ii_led.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_ii_jtag_uart_0_sim_scfifo_w" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321477 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_jtag_uart_0_scfifo_w " "Found entity 2: nios_ii_jtag_uart_0_scfifo_w" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321477 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_ii_jtag_uart_0_sim_scfifo_r" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321477 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_jtag_uart_0_scfifo_r " "Found entity 4: nios_ii_jtag_uart_0_scfifo_r" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321477 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_jtag_uart_0 " "Found entity 5: nios_ii_jtag_uart_0" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593837321489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593837321497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_tx_1080p_60fps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_tx_1080p_60fps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_tx_1080p_60fps " "Found entity 1: hdmi_tx_1080p_60fps" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_generator " "Found entity 1: video_generator" {  } { { "src/video_generator.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/video_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_hdmi_tx_1080p_60fps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_hdmi_tx_1080p_60fps.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hdmi_tx_1080p_60fps " "Found entity 1: tb_hdmi_tx_1080p_60fps" {  } { { "src/tb_hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/tb_hdmi_tx_1080p_60fps.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837321509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837321509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_tx_1080p_60fps " "Elaborating entity \"hdmi_tx_1080p_60fps\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593837321629 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "I2C_SCL_TEST HDMI_I2C_SCL hdmi_tx_1080p_60fps.v(4) " "Bidirectional port \"HDMI_I2C_SCL\" at hdmi_tx_1080p_60fps.v(4) has a one-way connection to bidirectional port \"I2C_SCL_TEST\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321632 "|hdmi_tx_1080p_60fps"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "I2C_SDA_TEST HDMI_I2C_SDA hdmi_tx_1080p_60fps.v(5) " "Bidirectional port \"HDMI_I2C_SDA\" at hdmi_tx_1080p_60fps.v(5) has a one-way connection to bidirectional port \"I2C_SDA_TEST\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 5 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321632 "|hdmi_tx_1080p_60fps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u_pll" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:u_pll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321708 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1593837321721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.437500 MHz " "Parameter \"output_clock_frequency0\" = \"148.437500 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837321738 ""}  } { { "pll/pll_0002.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837321738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_generator video_generator:u_video_generator " "Elaborating entity \"video_generator\" for hierarchy \"video_generator:u_video_generator\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u_video_generator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321741 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_generator.v(158) " "Verilog HDL Case Statement information at video_generator.v(158): all case item expressions in this case statement are onehot" {  } { { "src/video_generator.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/video_generator.v" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593837321743 "|hdmi_tx_1080p_60fps|video_generator:u_video_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii nios_ii:u0 " "Elaborating entity \"nios_ii\" for hierarchy \"nios_ii:u0\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "u0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios_ii:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "i2c_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321820 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321821 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321821 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321821 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321821 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593837321821 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837321970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322051 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593837322053 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322144 ""}  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837322144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_tuh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322227 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593837322228 "|hdmi_tx_1080p_60fps|nios_ii:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322275 ""}  } { { "nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837322275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_bsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"nios_ii:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_ii_jtag_uart_0\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "jtag_uart_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_w nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_w\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_w" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "wfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837322580 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837322580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837322876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837322876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_r nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_r\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_r" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837322899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "nios_ii_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837323219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837323256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837323256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837323256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837323256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837323256 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837323256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837323825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_ii:u0\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837323967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_led nios_ii:u0\|nios_ii_led:led " "Elaborating entity \"nios_ii_led\" for hierarchy \"nios_ii:u0\|nios_ii_led:led\"" {  } { { "nios_ii/synthesis/nios_ii.v" "led" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_ii_nios2_gen2_0\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "nios2_gen2_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" "cpu" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_test_bench nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_test_bench:the_nios_ii_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_test_bench:the_nios_ii_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_test_bench" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_register_bank_a_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324259 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837324259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837324310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837324310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_a_module:nios_ii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_register_bank_b_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_b_module:nios_ii_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_register_bank_b_module:nios_ii_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_debug nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324469 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837324469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_break nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_break:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_break:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_ii_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_pib nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_oci_im nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_im:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_oci_im:the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_nios2_ocimem nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "nios_ii_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837324929 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837324929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837324978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837324978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_nios2_ocimem:the_nios_ii_nios2_gen2_0_cpu_nios2_ocimem\|nios_ii_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_ii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837324978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_tck nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_tck:the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_tck:the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_ii_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_ii_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325170 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837325170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_ii:u0\|nios_ii_nios2_gen2_0:nios2_gen2_0\|nios_ii_nios2_gen2_0_cpu:cpu\|nios_ii_nios2_gen2_0_cpu_nios2_oci:the_nios_ii_nios2_gen2_0_cpu_nios2_oci\|nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_ii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_onchip_memory2_0 nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_ii_onchip_memory2_0\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "onchip_memory2_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16392 " "Parameter \"maximum_depth\" = \"16392\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16392 " "Parameter \"numwords_a\" = \"16392\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593837325319 ""}  } { { "nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593837325319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkj1 " "Found entity 1: altsyncram_nkj1" {  } { { "db/altsyncram_nkj1.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837325381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837325381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkj1 nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated " "Elaborating entity \"altsyncram_nkj1\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837325474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837325474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_nkj1.tdf" "decode3" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837325530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837325530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"nios_ii:u0\|nios_ii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nkj1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_nkj1.tdf" "mux2" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_nkj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_ii_mm_interconnect_0\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_ii/synthesis/nios_ii.v" "mm_interconnect_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837325998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router " "Elaborating entity \"nios_ii_mm_interconnect_0_router\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\|nios_ii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router:router\|nios_ii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_001_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\|nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_001:router_001\|nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_002 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_002\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_002" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_002_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\|nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_002:router_002\|nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_004 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_ii_mm_interconnect_0_router_004\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "router_004" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_router_004_default_decode nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\|nios_ii_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_ii_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_router_004:router_004\|nios_ii_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_demux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_demux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_demux_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_mux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_mux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_cmd_mux_002 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_ii_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_demux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_demux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_mux nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_mux" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_rsp_mux_001 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_ii_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_avalon_st_adapter nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_ii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_ii:u0\|nios_ii_mm_interconnect_0:mm_interconnect_0\|nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/nios_ii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_irq_mapper nios_ii:u0\|nios_ii_irq_mapper:irq_mapper " "Elaborating entity \"nios_ii_irq_mapper\" for hierarchy \"nios_ii:u0\|nios_ii_irq_mapper:irq_mapper\"" {  } { { "nios_ii/synthesis/nios_ii.v" "irq_mapper" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_ii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_ii/synthesis/nios_ii.v" "rst_controller" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/nios_ii.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_ii/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/nios_ii/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837326722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd84 " "Found entity 1: altsyncram_qd84" {  } { { "db/altsyncram_qd84.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/altsyncram_qd84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837328963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837328963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837329826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837329826 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837330107 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593837330310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.07.04.13:35:34 Progress: Loading sldbb47acf4/alt_sld_fab_wrapper_hw.tcl " "2020.07.04.13:35:34 Progress: Loading sldbb47acf4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837334148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837337196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837337332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837341414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837341620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837341787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837342001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837342007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837342007 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593837342694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbb47acf4/alt_sld_fab.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837342945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837342945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837343061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837343075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837343144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343238 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837343238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/db/ip/sldbb47acf4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593837343310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837343310 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1593837346558 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SCL_TEST~synth " "Node \"I2C_SCL_TEST~synth\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593837348040 ""} { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SDA_TEST~synth " "Node \"I2C_SDA_TEST~synth\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593837348040 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593837348040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837348266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593837349776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.map.smsg " "Generated suppressed messages file D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/output_files/hdmi_tx_1080p_60fps.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837350265 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1593837352951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593837353028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593837353028 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1593837353239 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1593837353239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "src/hdmi_tx_1080p_60fps.v" "" { Text "D:/Desktop/FPGA/Learn/hdmi_tx_1080p_60fps_nios_ii/src/hdmi_tx_1080p_60fps.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593837353491 "|hdmi_tx_1080p_60fps|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593837353491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2994 " "Implemented 2994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593837353500 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593837353500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1593837353500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2722 " "Implemented 2722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593837353500 ""} { "Info" "ICUT_CUT_TM_RAMS" "230 " "Implemented 230 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1593837353500 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1593837353500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593837353500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593837353586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:35:53 2020 " "Processing ended: Sat Jul 04 13:35:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593837353586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593837353586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593837353586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593837353586 ""}
