Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 24 09:30:46 2025
| Host         : Lenono running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.312ns  (logic 5.476ns (33.568%)  route 10.836ns (66.432%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.263     5.719    sw_IBUF[15]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           1.432     7.275    led_OBUF[15]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.425 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.142    12.567    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745    16.312 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.312    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.018ns  (logic 5.449ns (36.284%)  route 9.569ns (63.716%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           4.168     5.626    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.750 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           1.238     6.988    led_OBUF[14]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.148     7.136 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.163    11.299    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.719    15.018 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.018    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.771ns  (logic 5.208ns (35.260%)  route 9.563ns (64.740%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           3.552     5.004    sw_IBUF[13]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.128 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           1.258     6.386    led_OBUF[13]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.754    11.264    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.771 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.771    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.499ns  (logic 5.235ns (36.104%)  route 9.264ns (63.896%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.638     5.106    sw_IBUF[12]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  led_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.498     5.729    led_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.124     5.853 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.128    10.981    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.499 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.499    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.200ns  (logic 5.208ns (36.675%)  route 8.992ns (63.325%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.263     5.719    sw_IBUF[15]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           1.432     7.275    led_OBUF[15]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.399 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.298    10.696    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.200 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.200    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 5.231ns (36.988%)  route 8.912ns (63.012%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           4.168     5.626    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.750 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           1.238     6.988    led_OBUF[14]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.112 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.506    10.618    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.143 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.143    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.826ns  (logic 5.409ns (39.122%)  route 8.417ns (60.878%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           3.552     5.004    sw_IBUF[13]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.128 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           1.258     6.386    led_OBUF[13]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I3_O)        0.117     6.503 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.608    10.111    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.715    13.826 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.826    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.672ns  (logic 5.433ns (42.872%)  route 7.239ns (57.128%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.263     5.719    sw_IBUF[15]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.695     6.538    led_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.150     6.688 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.282     8.969    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    12.672 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.672    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.610ns  (logic 5.446ns (43.188%)  route 7.164ns (56.812%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           4.168     5.626    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.750 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.663     6.413    led_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.150     6.563 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.333     8.896    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.714    12.610 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.610    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.846ns  (logic 5.213ns (44.008%)  route 6.633ns (55.992%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.263     5.719    sw_IBUF[15]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.695     6.538    led_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.662 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.675     8.337    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.846 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.846    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.474ns (64.518%)  route 0.811ns (35.482%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.485     0.704    btnR_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.045     0.749 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.075    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.285 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.285    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.475ns (64.215%)  route 0.822ns (35.785%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.497     0.718    btnD_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.045     0.763 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.088    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.297 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.297    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.466ns (60.665%)  route 0.951ns (39.335%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.626     0.845    btnR_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.890 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.215    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.417 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.417    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.532ns (59.146%)  route 1.059ns (40.854%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.700    btnR_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.046     0.746 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.324    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.267     2.591 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.591    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.531ns (58.630%)  route 1.080ns (41.370%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.485     0.704    btnR_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.048     0.752 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.596     1.348    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.611 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.611    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.536ns (58.795%)  route 1.077ns (41.205%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.497     0.718    btnD_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.043     0.761 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     1.340    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.613 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.613    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.543ns (57.788%)  route 1.127ns (42.212%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.549     0.769    btnR_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.046     0.815 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.392    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.670 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.670    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.495ns (54.135%)  route 1.267ns (45.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.549     0.769    btnR_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.814 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.531    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.761 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.761    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.537ns (55.191%)  route 1.248ns (44.809%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.626     0.845    btnR_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.043     0.888 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.622     1.510    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.274     2.784 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.784    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.469ns (41.857%)  route 2.041ns (58.143%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.875     1.094    btnR_IBUF
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.139 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.166     2.305    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.510 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.510    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





