
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rv32i_pp_ip_0_0/design_1_rv32i_pp_ip_0_0.dcp' for cell 'design_1_i/rv32i_pp_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2910.891 ; gain = 0.000 ; free physical = 8193 ; free virtual = 18473
INFO: [Netlist 29-17] Analyzing 1000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 8089 ; free virtual = 18366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3070.969 ; gain = 160.078 ; free physical = 8089 ; free virtual = 18366
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 8061 ; free virtual = 18341

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 147461175

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 7696 ; free virtual = 17975

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[0]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[10]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[10]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[11]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[11]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[12]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[12]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[13]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[13]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[14]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[14]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[15]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[15]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[16]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[16]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[17]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[17]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[18]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[19]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[19]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[1]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[20]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[20]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[21]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[21]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[22]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[23]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[23]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[24]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[26]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[26]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[28]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[28]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[2]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[3]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[3]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[4]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[5]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[5]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[6]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[6]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[7]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[7]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[8]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[8]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[9]_i_1 into driver instance design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/rv1_reg_3626[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e797dc00

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3312.871 ; gain = 0.000 ; free physical = 7454 ; free virtual = 17733
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 56 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe4b17b2

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3312.871 ; gain = 0.000 ; free physical = 7453 ; free virtual = 17732
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1941490c0

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3312.871 ; gain = 0.000 ; free physical = 7453 ; free virtual = 17732
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1941490c0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3344.887 ; gain = 32.016 ; free physical = 7451 ; free virtual = 17730
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1941490c0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3344.887 ; gain = 32.016 ; free physical = 7451 ; free virtual = 17730
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1941490c0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3344.887 ; gain = 32.016 ; free physical = 7451 ; free virtual = 17730
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              56  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             101  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3344.887 ; gain = 0.000 ; free physical = 7451 ; free virtual = 17730
Ending Logic Optimization Task | Checksum: b085605d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3344.887 ; gain = 32.016 ; free physical = 7451 ; free virtual = 17730

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 128 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 70

Ending PowerOpt Patch Enables Task | Checksum: 18f746b7d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7362 ; free virtual = 17659
Ending Power Optimization Task | Checksum: 18f746b7d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3695.816 ; gain = 350.930 ; free physical = 7379 ; free virtual = 17675

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 212a1c04c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7393 ; free virtual = 17682
Ending Final Cleanup Task | Checksum: 212a1c04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7393 ; free virtual = 17682

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7393 ; free virtual = 17682
Ending Netlist Obfuscation Task | Checksum: 212a1c04c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7393 ; free virtual = 17682
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3695.816 ; gain = 624.848 ; free physical = 7393 ; free virtual = 17682
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3695.816 ; gain = 0.000 ; free physical = 7385 ; free virtual = 17676
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7314 ; free virtual = 17607
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d1027f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7314 ; free virtual = 17607
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7314 ; free virtual = 17607

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 913a68a1

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7347 ; free virtual = 17640

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f87fdf78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7351 ; free virtual = 17655

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f87fdf78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7351 ; free virtual = 17655
Phase 1 Placer Initialization | Checksum: f87fdf78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7351 ; free virtual = 17655

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 166f2316a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7332 ; free virtual = 17632

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 121df21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7347 ; free virtual = 17643

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 121df21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7347 ; free virtual = 17643

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 2402 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1068 nets or LUTs. Breaked 2 LUTs, combined 1066 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7339 ; free virtual = 17634

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |           1066  |                  1068  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |           1066  |                  1068  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17a3d2773

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7339 ; free virtual = 17634
Phase 2.4 Global Placement Core | Checksum: 1d1f786fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7354 ; free virtual = 17641
Phase 2 Global Placement | Checksum: 1d1f786fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7356 ; free virtual = 17643

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1204b521f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7357 ; free virtual = 17644

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19bec620f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7357 ; free virtual = 17644

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17876807b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7357 ; free virtual = 17644

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fd7eaefb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7357 ; free virtual = 17644

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17098b2f1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7355 ; free virtual = 17642

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dafa7a17

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7350 ; free virtual = 17636

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1320b5dbe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7350 ; free virtual = 17636

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ea4c5e62

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7350 ; free virtual = 17636
Phase 3 Detail Placement | Checksum: ea4c5e62

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7350 ; free virtual = 17636

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d8e940cb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-2.336 |
Phase 1 Physical Synthesis Initialization | Checksum: 14d7fdcbd

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7346 ; free virtual = 17633
INFO: [Place 46-33] Processed net design_1_i/rv32i_pp_ip_0/inst/grp_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2_fu_254/flow_control_loop_pipe_sequential_init_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17926d842

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7346 ; free virtual = 17633
Phase 4.1.1.1 BUFG Insertion | Checksum: d8e940cb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7346 ; free virtual = 17633

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ef3acd5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17621

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17621
Phase 4.1 Post Commit Optimization | Checksum: ef3acd5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17621

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef3acd5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17621

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ef3acd5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17621
Phase 4.3 Placer Reporting | Checksum: ef3acd5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17620

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17620

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1933764d6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17620
Ending Placer Task | Checksum: 164241149

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7334 ; free virtual = 17620
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7356 ; free virtual = 17643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7338 ; free virtual = 17640
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7337 ; free virtual = 17628
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7344 ; free virtual = 17634
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7329 ; free virtual = 17632
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9d8d3647 ConstDB: 0 ShapeSum: c696db02 RouteDB: 0
Post Restoration Checksum: NetGraph: 570a6723 NumContArr: 94dc7801 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ebe6df24

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7746 ; free virtual = 18081

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ebe6df24

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7734 ; free virtual = 18055

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ebe6df24

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7734 ; free virtual = 18055
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15941280d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7731 ; free virtual = 18055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.625  | TNS=0.000  | WHS=-0.187 | THS=-21.748|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7477
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7477
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 208f46ea5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7725 ; free virtual = 18049

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 208f46ea5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7725 ; free virtual = 18049
Phase 3 Initial Routing | Checksum: 2080f2e4d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7695 ; free virtual = 18022

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2012
 Number of Nodes with overlaps = 569
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.581 | TNS=-8.305 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eef6bf07

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7689 ; free virtual = 18011

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.380 | TNS=-4.871 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11c2e22a8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7696 ; free virtual = 18018

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.168 | TNS=-1.417 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: bc6b1bce

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7604 ; free virtual = 17978

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.494 | TNS=-6.809 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16e615883

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7574 ; free virtual = 17978
Phase 4 Rip-up And Reroute | Checksum: 16e615883

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7574 ; free virtual = 17978

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13120cd6f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7571 ; free virtual = 17975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.343 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 122f0b10b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7560 ; free virtual = 17964

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 122f0b10b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7560 ; free virtual = 17964
Phase 5 Delay and Skew Optimization | Checksum: 122f0b10b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7560 ; free virtual = 17964

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 190856b7c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7561 ; free virtual = 17965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.343 | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11b1a8467

Time (s): cpu = 00:01:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7561 ; free virtual = 17965
Phase 6 Post Hold Fix | Checksum: 11b1a8467

Time (s): cpu = 00:01:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7561 ; free virtual = 17965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.77224 %
  Global Horizontal Routing Utilization  = 4.92546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13f5fe0a8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7561 ; free virtual = 17965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13f5fe0a8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3714.863 ; gain = 0.000 ; free physical = 7560 ; free virtual = 17964

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e453b828

Time (s): cpu = 00:01:46 ; elapsed = 00:01:02 . Memory (MB): peak = 3722.047 ; gain = 7.184 ; free physical = 7560 ; free virtual = 17964

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.053 | TNS=-0.343 | WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e453b828

Time (s): cpu = 00:01:47 ; elapsed = 00:01:02 . Memory (MB): peak = 3722.047 ; gain = 7.184 ; free physical = 7560 ; free virtual = 17963
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:47 ; elapsed = 00:01:02 . Memory (MB): peak = 3722.047 ; gain = 7.184 ; free physical = 7610 ; free virtual = 18014

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:03 . Memory (MB): peak = 3722.047 ; gain = 7.184 ; free physical = 7610 ; free virtual = 18014
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3722.047 ; gain = 0.000 ; free physical = 7602 ; free virtual = 18023
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/rv32i_pp_ip/z1_rv32i_pp_ip.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 4024.688 ; gain = 230.590 ; free physical = 7664 ; free virtual = 18010
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 15:14:01 2022...
