                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.3.0 #14184 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _assert_failed
                                     14 	.globl _CLK_DeInit
                                     15 	.globl _CLK_FastHaltWakeUpCmd
                                     16 	.globl _CLK_HSECmd
                                     17 	.globl _CLK_HSICmd
                                     18 	.globl _CLK_LSICmd
                                     19 	.globl _CLK_CCOCmd
                                     20 	.globl _CLK_ClockSwitchCmd
                                     21 	.globl _CLK_SlowActiveHaltWakeUpCmd
                                     22 	.globl _CLK_PeripheralClockConfig
                                     23 	.globl _CLK_ClockSwitchConfig
                                     24 	.globl _CLK_HSIPrescalerConfig
                                     25 	.globl _CLK_CCOConfig
                                     26 	.globl _CLK_ITConfig
                                     27 	.globl _CLK_SYSCLKConfig
                                     28 	.globl _CLK_SWIMConfig
                                     29 	.globl _CLK_ClockSecuritySystemEnable
                                     30 	.globl _CLK_GetSYSCLKSource
                                     31 	.globl _CLK_GetClockFreq
                                     32 	.globl _CLK_AdjustHSICalibrationValue
                                     33 	.globl _CLK_SYSCLKEmergencyClear
                                     34 	.globl _CLK_GetFlagStatus
                                     35 	.globl _CLK_GetITStatus
                                     36 	.globl _CLK_ClearITPendingBit
                                     37 ;--------------------------------------------------------
                                     38 ; ram data
                                     39 ;--------------------------------------------------------
                                     40 	.area DATA
                                     41 ;--------------------------------------------------------
                                     42 ; ram data
                                     43 ;--------------------------------------------------------
                                     44 	.area INITIALIZED
                                     45 ;--------------------------------------------------------
                                     46 ; absolute external ram data
                                     47 ;--------------------------------------------------------
                                     48 	.area DABS (ABS)
                                     49 
                                     50 ; default segment ordering for linker
                                     51 	.area HOME
                                     52 	.area GSINIT
                                     53 	.area GSFINAL
                                     54 	.area CONST
                                     55 	.area INITIALIZER
                                     56 	.area CODE
                                     57 
                                     58 ;--------------------------------------------------------
                                     59 ; global & static initialisations
                                     60 ;--------------------------------------------------------
                                     61 	.area HOME
                                     62 	.area GSINIT
                                     63 	.area GSFINAL
                                     64 	.area GSINIT
                                     65 ;--------------------------------------------------------
                                     66 ; Home
                                     67 ;--------------------------------------------------------
                                     68 	.area HOME
                                     69 	.area HOME
                                     70 ;--------------------------------------------------------
                                     71 ; code
                                     72 ;--------------------------------------------------------
                                     73 	.area CODE
                           000000    74 	Sstm8s_clk$CLK_DeInit$0 ==.
                                     75 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     76 ;	-----------------------------------------
                                     77 ;	 function CLK_DeInit
                                     78 ;	-----------------------------------------
      000000                         79 _CLK_DeInit:
                           000000    80 	Sstm8s_clk$CLK_DeInit$1 ==.
                           000000    81 	Sstm8s_clk$CLK_DeInit$2 ==.
                                     82 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   83 	mov	0x50c0+0, #0x01
                           000004    84 	Sstm8s_clk$CLK_DeInit$3 ==.
                                     85 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   86 	mov	0x50c1+0, #0x00
                           000008    87 	Sstm8s_clk$CLK_DeInit$4 ==.
                                     88 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   89 	mov	0x50c4+0, #0xe1
                           00000C    90 	Sstm8s_clk$CLK_DeInit$5 ==.
                                     91 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   92 	mov	0x50c5+0, #0x00
                           000010    93 	Sstm8s_clk$CLK_DeInit$6 ==.
                                     94 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   95 	mov	0x50c6+0, #0x18
                           000014    96 	Sstm8s_clk$CLK_DeInit$7 ==.
                                     97 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   98 	mov	0x50c7+0, #0xff
                           000018    99 	Sstm8s_clk$CLK_DeInit$8 ==.
                                    100 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]  101 	mov	0x50ca+0, #0xff
                           00001C   102 	Sstm8s_clk$CLK_DeInit$9 ==.
                                    103 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]  104 	mov	0x50c8+0, #0x00
                           000020   105 	Sstm8s_clk$CLK_DeInit$10 ==.
                                    106 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]  107 	mov	0x50c9+0, #0x00
                           000024   108 	Sstm8s_clk$CLK_DeInit$11 ==.
                                    109 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                        110 00101$:
      000024 72 00 50 C9 FB   [ 2]  111 	btjt	0x50c9, #0, 00101$
                           000029   112 	Sstm8s_clk$CLK_DeInit$12 ==.
                                    113 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000029 35 00 50 C9      [ 1]  114 	mov	0x50c9+0, #0x00
                           00002D   115 	Sstm8s_clk$CLK_DeInit$13 ==.
                                    116 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002D 35 00 50 CC      [ 1]  117 	mov	0x50cc+0, #0x00
                           000031   118 	Sstm8s_clk$CLK_DeInit$14 ==.
                                    119 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000031 35 00 50 CD      [ 1]  120 	mov	0x50cd+0, #0x00
                           000035   121 	Sstm8s_clk$CLK_DeInit$15 ==.
                                    122 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 88: }
                           000035   123 	Sstm8s_clk$CLK_DeInit$16 ==.
                           000035   124 	XG$CLK_DeInit$0$0 ==.
      000035 81               [ 4]  125 	ret
                           000036   126 	Sstm8s_clk$CLK_DeInit$17 ==.
                           000036   127 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$18 ==.
                                    128 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 99: void CLK_FastHaltWakeUpCmd(FunctionalState NewState)
                                    129 ;	-----------------------------------------
                                    130 ;	 function CLK_FastHaltWakeUpCmd
                                    131 ;	-----------------------------------------
      000036                        132 _CLK_FastHaltWakeUpCmd:
                           000036   133 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$19 ==.
      000036 88               [ 1]  134 	push	a
                           000037   135 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20 ==.
                           000037   136 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21 ==.
                                    137 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 102: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000037 6B 01            [ 1]  138 	ld	(0x01, sp), a
      000039 27 10            [ 1]  139 	jreq	00107$
      00003B 0D 01            [ 1]  140 	tnz	(0x01, sp)
      00003D 26 0C            [ 1]  141 	jrne	00107$
      00003F 4B 66            [ 1]  142 	push	#0x66
                           000041   143 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$22 ==.
      000041 5F               [ 1]  144 	clrw	x
      000042 89               [ 2]  145 	pushw	x
                           000043   146 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23 ==.
      000043 4B 00            [ 1]  147 	push	#0x00
                           000045   148 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$24 ==.
      000045 AEr00r0C         [ 2]  149 	ldw	x, #(___str_0+0)
      000048 CDr00r00         [ 4]  150 	call	_assert_failed
                           00004B   151 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$25 ==.
      00004B                        152 00107$:
                           00004B   153 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26 ==.
                                    154 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
      00004B C6 50 C0         [ 1]  155 	ld	a, 0x50c0
                           00004E   156 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$27 ==.
                                    157 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 104: if (NewState != DISABLE)
      00004E 0D 01            [ 1]  158 	tnz	(0x01, sp)
      000050 27 07            [ 1]  159 	jreq	00102$
                           000052   160 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28 ==.
                           000052   161 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$29 ==.
                                    162 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
      000052 AA 04            [ 1]  163 	or	a, #0x04
      000054 C7 50 C0         [ 1]  164 	ld	0x50c0, a
                           000057   165 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$30 ==.
      000057 20 05            [ 2]  166 	jra	00104$
      000059                        167 00102$:
                           000059   168 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$31 ==.
                           000059   169 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$32 ==.
                                    170 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 112: CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU);
      000059 A4 FB            [ 1]  171 	and	a, #0xfb
      00005B C7 50 C0         [ 1]  172 	ld	0x50c0, a
                           00005E   173 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$33 ==.
      00005E                        174 00104$:
                           00005E   175 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$34 ==.
                                    176 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 114: }
      00005E 84               [ 1]  177 	pop	a
                           00005F   178 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$35 ==.
                           00005F   179 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$36 ==.
                           00005F   180 	XG$CLK_FastHaltWakeUpCmd$0$0 ==.
      00005F 81               [ 4]  181 	ret
                           000060   182 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$37 ==.
                           000060   183 	Sstm8s_clk$CLK_HSECmd$38 ==.
                                    184 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                    185 ;	-----------------------------------------
                                    186 ;	 function CLK_HSECmd
                                    187 ;	-----------------------------------------
      000060                        188 _CLK_HSECmd:
                           000060   189 	Sstm8s_clk$CLK_HSECmd$39 ==.
      000060 88               [ 1]  190 	push	a
                           000061   191 	Sstm8s_clk$CLK_HSECmd$40 ==.
                           000061   192 	Sstm8s_clk$CLK_HSECmd$41 ==.
                                    193 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 124: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000061 6B 01            [ 1]  194 	ld	(0x01, sp), a
      000063 27 10            [ 1]  195 	jreq	00107$
      000065 0D 01            [ 1]  196 	tnz	(0x01, sp)
      000067 26 0C            [ 1]  197 	jrne	00107$
      000069 4B 7C            [ 1]  198 	push	#0x7c
                           00006B   199 	Sstm8s_clk$CLK_HSECmd$42 ==.
      00006B 5F               [ 1]  200 	clrw	x
      00006C 89               [ 2]  201 	pushw	x
                           00006D   202 	Sstm8s_clk$CLK_HSECmd$43 ==.
      00006D 4B 00            [ 1]  203 	push	#0x00
                           00006F   204 	Sstm8s_clk$CLK_HSECmd$44 ==.
      00006F AEr00r0C         [ 2]  205 	ldw	x, #(___str_0+0)
      000072 CDr00r00         [ 4]  206 	call	_assert_failed
                           000075   207 	Sstm8s_clk$CLK_HSECmd$45 ==.
      000075                        208 00107$:
                           000075   209 	Sstm8s_clk$CLK_HSECmd$46 ==.
                                    210 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000075 C6 50 C1         [ 1]  211 	ld	a, 0x50c1
                           000078   212 	Sstm8s_clk$CLK_HSECmd$47 ==.
                                    213 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 126: if (NewState != DISABLE)
      000078 0D 01            [ 1]  214 	tnz	(0x01, sp)
      00007A 27 07            [ 1]  215 	jreq	00102$
                           00007C   216 	Sstm8s_clk$CLK_HSECmd$48 ==.
                           00007C   217 	Sstm8s_clk$CLK_HSECmd$49 ==.
                                    218 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      00007C AA 01            [ 1]  219 	or	a, #0x01
      00007E C7 50 C1         [ 1]  220 	ld	0x50c1, a
                           000081   221 	Sstm8s_clk$CLK_HSECmd$50 ==.
      000081 20 05            [ 2]  222 	jra	00104$
      000083                        223 00102$:
                           000083   224 	Sstm8s_clk$CLK_HSECmd$51 ==.
                           000083   225 	Sstm8s_clk$CLK_HSECmd$52 ==.
                                    226 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      000083 A4 FE            [ 1]  227 	and	a, #0xfe
      000085 C7 50 C1         [ 1]  228 	ld	0x50c1, a
                           000088   229 	Sstm8s_clk$CLK_HSECmd$53 ==.
      000088                        230 00104$:
                           000088   231 	Sstm8s_clk$CLK_HSECmd$54 ==.
                                    232 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 136: }
      000088 84               [ 1]  233 	pop	a
                           000089   234 	Sstm8s_clk$CLK_HSECmd$55 ==.
                           000089   235 	Sstm8s_clk$CLK_HSECmd$56 ==.
                           000089   236 	XG$CLK_HSECmd$0$0 ==.
      000089 81               [ 4]  237 	ret
                           00008A   238 	Sstm8s_clk$CLK_HSECmd$57 ==.
                           00008A   239 	Sstm8s_clk$CLK_HSICmd$58 ==.
                                    240 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 143: void CLK_HSICmd(FunctionalState NewState)
                                    241 ;	-----------------------------------------
                                    242 ;	 function CLK_HSICmd
                                    243 ;	-----------------------------------------
      00008A                        244 _CLK_HSICmd:
                           00008A   245 	Sstm8s_clk$CLK_HSICmd$59 ==.
      00008A 88               [ 1]  246 	push	a
                           00008B   247 	Sstm8s_clk$CLK_HSICmd$60 ==.
                           00008B   248 	Sstm8s_clk$CLK_HSICmd$61 ==.
                                    249 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 146: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      00008B 6B 01            [ 1]  250 	ld	(0x01, sp), a
      00008D 27 10            [ 1]  251 	jreq	00107$
      00008F 0D 01            [ 1]  252 	tnz	(0x01, sp)
      000091 26 0C            [ 1]  253 	jrne	00107$
      000093 4B 92            [ 1]  254 	push	#0x92
                           000095   255 	Sstm8s_clk$CLK_HSICmd$62 ==.
      000095 5F               [ 1]  256 	clrw	x
      000096 89               [ 2]  257 	pushw	x
                           000097   258 	Sstm8s_clk$CLK_HSICmd$63 ==.
      000097 4B 00            [ 1]  259 	push	#0x00
                           000099   260 	Sstm8s_clk$CLK_HSICmd$64 ==.
      000099 AEr00r0C         [ 2]  261 	ldw	x, #(___str_0+0)
      00009C CDr00r00         [ 4]  262 	call	_assert_failed
                           00009F   263 	Sstm8s_clk$CLK_HSICmd$65 ==.
      00009F                        264 00107$:
                           00009F   265 	Sstm8s_clk$CLK_HSICmd$66 ==.
                                    266 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
      00009F C6 50 C0         [ 1]  267 	ld	a, 0x50c0
                           0000A2   268 	Sstm8s_clk$CLK_HSICmd$67 ==.
                                    269 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 148: if (NewState != DISABLE)
      0000A2 0D 01            [ 1]  270 	tnz	(0x01, sp)
      0000A4 27 07            [ 1]  271 	jreq	00102$
                           0000A6   272 	Sstm8s_clk$CLK_HSICmd$68 ==.
                           0000A6   273 	Sstm8s_clk$CLK_HSICmd$69 ==.
                                    274 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
      0000A6 AA 01            [ 1]  275 	or	a, #0x01
      0000A8 C7 50 C0         [ 1]  276 	ld	0x50c0, a
                           0000AB   277 	Sstm8s_clk$CLK_HSICmd$70 ==.
      0000AB 20 05            [ 2]  278 	jra	00104$
      0000AD                        279 00102$:
                           0000AD   280 	Sstm8s_clk$CLK_HSICmd$71 ==.
                           0000AD   281 	Sstm8s_clk$CLK_HSICmd$72 ==.
                                    282 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 156: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      0000AD A4 FE            [ 1]  283 	and	a, #0xfe
      0000AF C7 50 C0         [ 1]  284 	ld	0x50c0, a
                           0000B2   285 	Sstm8s_clk$CLK_HSICmd$73 ==.
      0000B2                        286 00104$:
                           0000B2   287 	Sstm8s_clk$CLK_HSICmd$74 ==.
                                    288 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 158: }
      0000B2 84               [ 1]  289 	pop	a
                           0000B3   290 	Sstm8s_clk$CLK_HSICmd$75 ==.
                           0000B3   291 	Sstm8s_clk$CLK_HSICmd$76 ==.
                           0000B3   292 	XG$CLK_HSICmd$0$0 ==.
      0000B3 81               [ 4]  293 	ret
                           0000B4   294 	Sstm8s_clk$CLK_HSICmd$77 ==.
                           0000B4   295 	Sstm8s_clk$CLK_LSICmd$78 ==.
                                    296 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 166: void CLK_LSICmd(FunctionalState NewState)
                                    297 ;	-----------------------------------------
                                    298 ;	 function CLK_LSICmd
                                    299 ;	-----------------------------------------
      0000B4                        300 _CLK_LSICmd:
                           0000B4   301 	Sstm8s_clk$CLK_LSICmd$79 ==.
      0000B4 88               [ 1]  302 	push	a
                           0000B5   303 	Sstm8s_clk$CLK_LSICmd$80 ==.
                           0000B5   304 	Sstm8s_clk$CLK_LSICmd$81 ==.
                                    305 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 169: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0000B5 6B 01            [ 1]  306 	ld	(0x01, sp), a
      0000B7 27 10            [ 1]  307 	jreq	00107$
      0000B9 0D 01            [ 1]  308 	tnz	(0x01, sp)
      0000BB 26 0C            [ 1]  309 	jrne	00107$
      0000BD 4B A9            [ 1]  310 	push	#0xa9
                           0000BF   311 	Sstm8s_clk$CLK_LSICmd$82 ==.
      0000BF 5F               [ 1]  312 	clrw	x
      0000C0 89               [ 2]  313 	pushw	x
                           0000C1   314 	Sstm8s_clk$CLK_LSICmd$83 ==.
      0000C1 4B 00            [ 1]  315 	push	#0x00
                           0000C3   316 	Sstm8s_clk$CLK_LSICmd$84 ==.
      0000C3 AEr00r0C         [ 2]  317 	ldw	x, #(___str_0+0)
      0000C6 CDr00r00         [ 4]  318 	call	_assert_failed
                           0000C9   319 	Sstm8s_clk$CLK_LSICmd$85 ==.
      0000C9                        320 00107$:
                           0000C9   321 	Sstm8s_clk$CLK_LSICmd$86 ==.
                                    322 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
      0000C9 C6 50 C0         [ 1]  323 	ld	a, 0x50c0
                           0000CC   324 	Sstm8s_clk$CLK_LSICmd$87 ==.
                                    325 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 171: if (NewState != DISABLE)
      0000CC 0D 01            [ 1]  326 	tnz	(0x01, sp)
      0000CE 27 07            [ 1]  327 	jreq	00102$
                           0000D0   328 	Sstm8s_clk$CLK_LSICmd$88 ==.
                           0000D0   329 	Sstm8s_clk$CLK_LSICmd$89 ==.
                                    330 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
      0000D0 AA 08            [ 1]  331 	or	a, #0x08
      0000D2 C7 50 C0         [ 1]  332 	ld	0x50c0, a
                           0000D5   333 	Sstm8s_clk$CLK_LSICmd$90 ==.
      0000D5 20 05            [ 2]  334 	jra	00104$
      0000D7                        335 00102$:
                           0000D7   336 	Sstm8s_clk$CLK_LSICmd$91 ==.
                           0000D7   337 	Sstm8s_clk$CLK_LSICmd$92 ==.
                                    338 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 179: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      0000D7 A4 F7            [ 1]  339 	and	a, #0xf7
      0000D9 C7 50 C0         [ 1]  340 	ld	0x50c0, a
                           0000DC   341 	Sstm8s_clk$CLK_LSICmd$93 ==.
      0000DC                        342 00104$:
                           0000DC   343 	Sstm8s_clk$CLK_LSICmd$94 ==.
                                    344 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 181: }
      0000DC 84               [ 1]  345 	pop	a
                           0000DD   346 	Sstm8s_clk$CLK_LSICmd$95 ==.
                           0000DD   347 	Sstm8s_clk$CLK_LSICmd$96 ==.
                           0000DD   348 	XG$CLK_LSICmd$0$0 ==.
      0000DD 81               [ 4]  349 	ret
                           0000DE   350 	Sstm8s_clk$CLK_LSICmd$97 ==.
                           0000DE   351 	Sstm8s_clk$CLK_CCOCmd$98 ==.
                                    352 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 189: void CLK_CCOCmd(FunctionalState NewState)
                                    353 ;	-----------------------------------------
                                    354 ;	 function CLK_CCOCmd
                                    355 ;	-----------------------------------------
      0000DE                        356 _CLK_CCOCmd:
                           0000DE   357 	Sstm8s_clk$CLK_CCOCmd$99 ==.
      0000DE 88               [ 1]  358 	push	a
                           0000DF   359 	Sstm8s_clk$CLK_CCOCmd$100 ==.
                           0000DF   360 	Sstm8s_clk$CLK_CCOCmd$101 ==.
                                    361 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 192: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0000DF 6B 01            [ 1]  362 	ld	(0x01, sp), a
      0000E1 27 10            [ 1]  363 	jreq	00107$
      0000E3 0D 01            [ 1]  364 	tnz	(0x01, sp)
      0000E5 26 0C            [ 1]  365 	jrne	00107$
      0000E7 4B C0            [ 1]  366 	push	#0xc0
                           0000E9   367 	Sstm8s_clk$CLK_CCOCmd$102 ==.
      0000E9 5F               [ 1]  368 	clrw	x
      0000EA 89               [ 2]  369 	pushw	x
                           0000EB   370 	Sstm8s_clk$CLK_CCOCmd$103 ==.
      0000EB 4B 00            [ 1]  371 	push	#0x00
                           0000ED   372 	Sstm8s_clk$CLK_CCOCmd$104 ==.
      0000ED AEr00r0C         [ 2]  373 	ldw	x, #(___str_0+0)
      0000F0 CDr00r00         [ 4]  374 	call	_assert_failed
                           0000F3   375 	Sstm8s_clk$CLK_CCOCmd$105 ==.
      0000F3                        376 00107$:
                           0000F3   377 	Sstm8s_clk$CLK_CCOCmd$106 ==.
                                    378 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
      0000F3 C6 50 C9         [ 1]  379 	ld	a, 0x50c9
                           0000F6   380 	Sstm8s_clk$CLK_CCOCmd$107 ==.
                                    381 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 194: if (NewState != DISABLE)
      0000F6 0D 01            [ 1]  382 	tnz	(0x01, sp)
      0000F8 27 07            [ 1]  383 	jreq	00102$
                           0000FA   384 	Sstm8s_clk$CLK_CCOCmd$108 ==.
                           0000FA   385 	Sstm8s_clk$CLK_CCOCmd$109 ==.
                                    386 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
      0000FA AA 01            [ 1]  387 	or	a, #0x01
      0000FC C7 50 C9         [ 1]  388 	ld	0x50c9, a
                           0000FF   389 	Sstm8s_clk$CLK_CCOCmd$110 ==.
      0000FF 20 05            [ 2]  390 	jra	00104$
      000101                        391 00102$:
                           000101   392 	Sstm8s_clk$CLK_CCOCmd$111 ==.
                           000101   393 	Sstm8s_clk$CLK_CCOCmd$112 ==.
                                    394 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 202: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN);
      000101 A4 FE            [ 1]  395 	and	a, #0xfe
      000103 C7 50 C9         [ 1]  396 	ld	0x50c9, a
                           000106   397 	Sstm8s_clk$CLK_CCOCmd$113 ==.
      000106                        398 00104$:
                           000106   399 	Sstm8s_clk$CLK_CCOCmd$114 ==.
                                    400 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 204: }
      000106 84               [ 1]  401 	pop	a
                           000107   402 	Sstm8s_clk$CLK_CCOCmd$115 ==.
                           000107   403 	Sstm8s_clk$CLK_CCOCmd$116 ==.
                           000107   404 	XG$CLK_CCOCmd$0$0 ==.
      000107 81               [ 4]  405 	ret
                           000108   406 	Sstm8s_clk$CLK_CCOCmd$117 ==.
                           000108   407 	Sstm8s_clk$CLK_ClockSwitchCmd$118 ==.
                                    408 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 213: void CLK_ClockSwitchCmd(FunctionalState NewState)
                                    409 ;	-----------------------------------------
                                    410 ;	 function CLK_ClockSwitchCmd
                                    411 ;	-----------------------------------------
      000108                        412 _CLK_ClockSwitchCmd:
                           000108   413 	Sstm8s_clk$CLK_ClockSwitchCmd$119 ==.
      000108 88               [ 1]  414 	push	a
                           000109   415 	Sstm8s_clk$CLK_ClockSwitchCmd$120 ==.
                           000109   416 	Sstm8s_clk$CLK_ClockSwitchCmd$121 ==.
                                    417 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 216: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000109 6B 01            [ 1]  418 	ld	(0x01, sp), a
      00010B 27 10            [ 1]  419 	jreq	00107$
      00010D 0D 01            [ 1]  420 	tnz	(0x01, sp)
      00010F 26 0C            [ 1]  421 	jrne	00107$
      000111 4B D8            [ 1]  422 	push	#0xd8
                           000113   423 	Sstm8s_clk$CLK_ClockSwitchCmd$122 ==.
      000113 5F               [ 1]  424 	clrw	x
      000114 89               [ 2]  425 	pushw	x
                           000115   426 	Sstm8s_clk$CLK_ClockSwitchCmd$123 ==.
      000115 4B 00            [ 1]  427 	push	#0x00
                           000117   428 	Sstm8s_clk$CLK_ClockSwitchCmd$124 ==.
      000117 AEr00r0C         [ 2]  429 	ldw	x, #(___str_0+0)
      00011A CDr00r00         [ 4]  430 	call	_assert_failed
                           00011D   431 	Sstm8s_clk$CLK_ClockSwitchCmd$125 ==.
      00011D                        432 00107$:
                           00011D   433 	Sstm8s_clk$CLK_ClockSwitchCmd$126 ==.
                                    434 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
      00011D C6 50 C5         [ 1]  435 	ld	a, 0x50c5
                           000120   436 	Sstm8s_clk$CLK_ClockSwitchCmd$127 ==.
                                    437 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 218: if (NewState != DISABLE )
      000120 0D 01            [ 1]  438 	tnz	(0x01, sp)
      000122 27 07            [ 1]  439 	jreq	00102$
                           000124   440 	Sstm8s_clk$CLK_ClockSwitchCmd$128 ==.
                           000124   441 	Sstm8s_clk$CLK_ClockSwitchCmd$129 ==.
                                    442 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
      000124 AA 02            [ 1]  443 	or	a, #0x02
      000126 C7 50 C5         [ 1]  444 	ld	0x50c5, a
                           000129   445 	Sstm8s_clk$CLK_ClockSwitchCmd$130 ==.
      000129 20 05            [ 2]  446 	jra	00104$
      00012B                        447 00102$:
                           00012B   448 	Sstm8s_clk$CLK_ClockSwitchCmd$131 ==.
                           00012B   449 	Sstm8s_clk$CLK_ClockSwitchCmd$132 ==.
                                    450 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 226: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN);
      00012B A4 FD            [ 1]  451 	and	a, #0xfd
      00012D C7 50 C5         [ 1]  452 	ld	0x50c5, a
                           000130   453 	Sstm8s_clk$CLK_ClockSwitchCmd$133 ==.
      000130                        454 00104$:
                           000130   455 	Sstm8s_clk$CLK_ClockSwitchCmd$134 ==.
                                    456 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 228: }
      000130 84               [ 1]  457 	pop	a
                           000131   458 	Sstm8s_clk$CLK_ClockSwitchCmd$135 ==.
                           000131   459 	Sstm8s_clk$CLK_ClockSwitchCmd$136 ==.
                           000131   460 	XG$CLK_ClockSwitchCmd$0$0 ==.
      000131 81               [ 4]  461 	ret
                           000132   462 	Sstm8s_clk$CLK_ClockSwitchCmd$137 ==.
                           000132   463 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$138 ==.
                                    464 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 238: void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState)
                                    465 ;	-----------------------------------------
                                    466 ;	 function CLK_SlowActiveHaltWakeUpCmd
                                    467 ;	-----------------------------------------
      000132                        468 _CLK_SlowActiveHaltWakeUpCmd:
                           000132   469 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139 ==.
      000132 88               [ 1]  470 	push	a
                           000133   471 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140 ==.
                           000133   472 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$141 ==.
                                    473 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 241: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000133 6B 01            [ 1]  474 	ld	(0x01, sp), a
      000135 27 10            [ 1]  475 	jreq	00107$
      000137 0D 01            [ 1]  476 	tnz	(0x01, sp)
      000139 26 0C            [ 1]  477 	jrne	00107$
      00013B 4B F1            [ 1]  478 	push	#0xf1
                           00013D   479 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142 ==.
      00013D 5F               [ 1]  480 	clrw	x
      00013E 89               [ 2]  481 	pushw	x
                           00013F   482 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143 ==.
      00013F 4B 00            [ 1]  483 	push	#0x00
                           000141   484 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144 ==.
      000141 AEr00r0C         [ 2]  485 	ldw	x, #(___str_0+0)
      000144 CDr00r00         [ 4]  486 	call	_assert_failed
                           000147   487 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145 ==.
      000147                        488 00107$:
                           000147   489 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$146 ==.
                                    490 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
      000147 C6 50 C0         [ 1]  491 	ld	a, 0x50c0
                           00014A   492 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$147 ==.
                                    493 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 243: if (NewState != DISABLE)
      00014A 0D 01            [ 1]  494 	tnz	(0x01, sp)
      00014C 27 07            [ 1]  495 	jreq	00102$
                           00014E   496 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$148 ==.
                           00014E   497 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$149 ==.
                                    498 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
      00014E AA 20            [ 1]  499 	or	a, #0x20
      000150 C7 50 C0         [ 1]  500 	ld	0x50c0, a
                           000153   501 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$150 ==.
      000153 20 05            [ 2]  502 	jra	00104$
      000155                        503 00102$:
                           000155   504 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$151 ==.
                           000155   505 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$152 ==.
                                    506 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 251: CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH);
      000155 A4 DF            [ 1]  507 	and	a, #0xdf
      000157 C7 50 C0         [ 1]  508 	ld	0x50c0, a
                           00015A   509 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$153 ==.
      00015A                        510 00104$:
                           00015A   511 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154 ==.
                                    512 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 253: }
      00015A 84               [ 1]  513 	pop	a
                           00015B   514 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155 ==.
                           00015B   515 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$156 ==.
                           00015B   516 	XG$CLK_SlowActiveHaltWakeUpCmd$0$0 ==.
      00015B 81               [ 4]  517 	ret
                           00015C   518 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157 ==.
                           00015C   519 	Sstm8s_clk$CLK_PeripheralClockConfig$158 ==.
                                    520 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 263: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    521 ;	-----------------------------------------
                                    522 ;	 function CLK_PeripheralClockConfig
                                    523 ;	-----------------------------------------
      00015C                        524 _CLK_PeripheralClockConfig:
                           00015C   525 	Sstm8s_clk$CLK_PeripheralClockConfig$159 ==.
      00015C 52 03            [ 2]  526 	sub	sp, #3
                           00015E   527 	Sstm8s_clk$CLK_PeripheralClockConfig$160 ==.
      00015E 6B 03            [ 1]  528 	ld	(0x03, sp), a
                           000160   529 	Sstm8s_clk$CLK_PeripheralClockConfig$161 ==.
                                    530 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 266: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000160 0D 06            [ 1]  531 	tnz	(0x06, sp)
      000162 27 10            [ 1]  532 	jreq	00113$
      000164 0D 06            [ 1]  533 	tnz	(0x06, sp)
      000166 26 0C            [ 1]  534 	jrne	00113$
      000168 4B 0A            [ 1]  535 	push	#0x0a
                           00016A   536 	Sstm8s_clk$CLK_PeripheralClockConfig$162 ==.
      00016A 4B 01            [ 1]  537 	push	#0x01
                           00016C   538 	Sstm8s_clk$CLK_PeripheralClockConfig$163 ==.
      00016C 5F               [ 1]  539 	clrw	x
      00016D 89               [ 2]  540 	pushw	x
                           00016E   541 	Sstm8s_clk$CLK_PeripheralClockConfig$164 ==.
      00016E AEr00r0C         [ 2]  542 	ldw	x, #(___str_0+0)
      000171 CDr00r00         [ 4]  543 	call	_assert_failed
                           000174   544 	Sstm8s_clk$CLK_PeripheralClockConfig$165 ==.
      000174                        545 00113$:
                           000174   546 	Sstm8s_clk$CLK_PeripheralClockConfig$166 ==.
                                    547 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 267: assert_param(IS_CLK_PERIPHERAL_OK(CLK_Peripheral));
      000174 0D 03            [ 1]  548 	tnz	(0x03, sp)
      000176 27 64            [ 1]  549 	jreq	00118$
      000178 7B 03            [ 1]  550 	ld	a, (0x03, sp)
      00017A 4A               [ 1]  551 	dec	a
      00017B 27 5F            [ 1]  552 	jreq	00118$
                           00017D   553 	Sstm8s_clk$CLK_PeripheralClockConfig$167 ==.
      00017D 7B 03            [ 1]  554 	ld	a, (0x03, sp)
      00017F A0 03            [ 1]  555 	sub	a, #0x03
      000181 26 02            [ 1]  556 	jrne	00260$
      000183 4C               [ 1]  557 	inc	a
      000184 21                     558 	.byte 0x21
      000185                        559 00260$:
      000185 4F               [ 1]  560 	clr	a
      000186                        561 00261$:
                           000186   562 	Sstm8s_clk$CLK_PeripheralClockConfig$168 ==.
      000186 4D               [ 1]  563 	tnz	a
      000187 26 53            [ 1]  564 	jrne	00118$
      000189 4D               [ 1]  565 	tnz	a
      00018A 26 50            [ 1]  566 	jrne	00118$
      00018C 4D               [ 1]  567 	tnz	a
      00018D 26 4D            [ 1]  568 	jrne	00118$
      00018F 7B 03            [ 1]  569 	ld	a, (0x03, sp)
      000191 A0 04            [ 1]  570 	sub	a, #0x04
      000193 26 04            [ 1]  571 	jrne	00266$
      000195 4C               [ 1]  572 	inc	a
      000196 97               [ 1]  573 	ld	xl, a
      000197 20 02            [ 2]  574 	jra	00267$
      000199                        575 00266$:
      000199 4F               [ 1]  576 	clr	a
      00019A 97               [ 1]  577 	ld	xl, a
      00019B                        578 00267$:
                           00019B   579 	Sstm8s_clk$CLK_PeripheralClockConfig$169 ==.
      00019B 9F               [ 1]  580 	ld	a, xl
      00019C 4D               [ 1]  581 	tnz	a
      00019D 26 3D            [ 1]  582 	jrne	00118$
      00019F 7B 03            [ 1]  583 	ld	a, (0x03, sp)
      0001A1 A0 05            [ 1]  584 	sub	a, #0x05
      0001A3 26 02            [ 1]  585 	jrne	00270$
      0001A5 4C               [ 1]  586 	inc	a
      0001A6 21                     587 	.byte 0x21
      0001A7                        588 00270$:
      0001A7 4F               [ 1]  589 	clr	a
      0001A8                        590 00271$:
                           0001A8   591 	Sstm8s_clk$CLK_PeripheralClockConfig$170 ==.
      0001A8 4D               [ 1]  592 	tnz	a
      0001A9 26 31            [ 1]  593 	jrne	00118$
      0001AB 4D               [ 1]  594 	tnz	a
      0001AC 26 2E            [ 1]  595 	jrne	00118$
      0001AE 9F               [ 1]  596 	ld	a, xl
      0001AF 4D               [ 1]  597 	tnz	a
      0001B0 26 2A            [ 1]  598 	jrne	00118$
      0001B2 7B 03            [ 1]  599 	ld	a, (0x03, sp)
      0001B4 A1 06            [ 1]  600 	cp	a, #0x06
      0001B6 27 24            [ 1]  601 	jreq	00118$
                           0001B8   602 	Sstm8s_clk$CLK_PeripheralClockConfig$171 ==.
      0001B8 7B 03            [ 1]  603 	ld	a, (0x03, sp)
      0001BA A1 07            [ 1]  604 	cp	a, #0x07
      0001BC 27 1E            [ 1]  605 	jreq	00118$
                           0001BE   606 	Sstm8s_clk$CLK_PeripheralClockConfig$172 ==.
      0001BE 7B 03            [ 1]  607 	ld	a, (0x03, sp)
      0001C0 A1 17            [ 1]  608 	cp	a, #0x17
      0001C2 27 18            [ 1]  609 	jreq	00118$
                           0001C4   610 	Sstm8s_clk$CLK_PeripheralClockConfig$173 ==.
      0001C4 7B 03            [ 1]  611 	ld	a, (0x03, sp)
      0001C6 A1 13            [ 1]  612 	cp	a, #0x13
      0001C8 27 12            [ 1]  613 	jreq	00118$
                           0001CA   614 	Sstm8s_clk$CLK_PeripheralClockConfig$174 ==.
      0001CA 7B 03            [ 1]  615 	ld	a, (0x03, sp)
      0001CC A1 12            [ 1]  616 	cp	a, #0x12
      0001CE 27 0C            [ 1]  617 	jreq	00118$
                           0001D0   618 	Sstm8s_clk$CLK_PeripheralClockConfig$175 ==.
      0001D0 4B 0B            [ 1]  619 	push	#0x0b
                           0001D2   620 	Sstm8s_clk$CLK_PeripheralClockConfig$176 ==.
      0001D2 4B 01            [ 1]  621 	push	#0x01
                           0001D4   622 	Sstm8s_clk$CLK_PeripheralClockConfig$177 ==.
      0001D4 5F               [ 1]  623 	clrw	x
      0001D5 89               [ 2]  624 	pushw	x
                           0001D6   625 	Sstm8s_clk$CLK_PeripheralClockConfig$178 ==.
      0001D6 AEr00r0C         [ 2]  626 	ldw	x, #(___str_0+0)
      0001D9 CDr00r00         [ 4]  627 	call	_assert_failed
                           0001DC   628 	Sstm8s_clk$CLK_PeripheralClockConfig$179 ==.
      0001DC                        629 00118$:
                           0001DC   630 	Sstm8s_clk$CLK_PeripheralClockConfig$180 ==.
                                    631 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0001DC 7B 03            [ 1]  632 	ld	a, (0x03, sp)
      0001DE A4 0F            [ 1]  633 	and	a, #0x0f
      0001E0 88               [ 1]  634 	push	a
                           0001E1   635 	Sstm8s_clk$CLK_PeripheralClockConfig$181 ==.
      0001E1 A6 01            [ 1]  636 	ld	a, #0x01
      0001E3 6B 02            [ 1]  637 	ld	(0x02, sp), a
      0001E5 84               [ 1]  638 	pop	a
                           0001E6   639 	Sstm8s_clk$CLK_PeripheralClockConfig$182 ==.
      0001E6 4D               [ 1]  640 	tnz	a
      0001E7 27 05            [ 1]  641 	jreq	00291$
      0001E9                        642 00290$:
      0001E9 08 01            [ 1]  643 	sll	(0x01, sp)
      0001EB 4A               [ 1]  644 	dec	a
      0001EC 26 FB            [ 1]  645 	jrne	00290$
      0001EE                        646 00291$:
                           0001EE   647 	Sstm8s_clk$CLK_PeripheralClockConfig$183 ==.
                                    648 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      0001EE 7B 01            [ 1]  649 	ld	a, (0x01, sp)
      0001F0 43               [ 1]  650 	cpl	a
      0001F1 6B 02            [ 1]  651 	ld	(0x02, sp), a
                           0001F3   652 	Sstm8s_clk$CLK_PeripheralClockConfig$184 ==.
                                    653 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 269: if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
      0001F3 7B 03            [ 1]  654 	ld	a, (0x03, sp)
      0001F5 A5 10            [ 1]  655 	bcp	a, #0x10
      0001F7 26 15            [ 1]  656 	jrne	00108$
                           0001F9   657 	Sstm8s_clk$CLK_PeripheralClockConfig$185 ==.
                                    658 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0001F9 C6 50 C7         [ 1]  659 	ld	a, 0x50c7
                           0001FC   660 	Sstm8s_clk$CLK_PeripheralClockConfig$186 ==.
                           0001FC   661 	Sstm8s_clk$CLK_PeripheralClockConfig$187 ==.
                                    662 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 271: if (NewState != DISABLE)
      0001FC 0D 06            [ 1]  663 	tnz	(0x06, sp)
      0001FE 27 07            [ 1]  664 	jreq	00102$
                           000200   665 	Sstm8s_clk$CLK_PeripheralClockConfig$188 ==.
                           000200   666 	Sstm8s_clk$CLK_PeripheralClockConfig$189 ==.
                                    667 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000200 1A 01            [ 1]  668 	or	a, (0x01, sp)
      000202 C7 50 C7         [ 1]  669 	ld	0x50c7, a
                           000205   670 	Sstm8s_clk$CLK_PeripheralClockConfig$190 ==.
      000205 20 1A            [ 2]  671 	jra	00110$
      000207                        672 00102$:
                           000207   673 	Sstm8s_clk$CLK_PeripheralClockConfig$191 ==.
                           000207   674 	Sstm8s_clk$CLK_PeripheralClockConfig$192 ==.
                                    675 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      000207 14 02            [ 1]  676 	and	a, (0x02, sp)
      000209 C7 50 C7         [ 1]  677 	ld	0x50c7, a
                           00020C   678 	Sstm8s_clk$CLK_PeripheralClockConfig$193 ==.
      00020C 20 13            [ 2]  679 	jra	00110$
      00020E                        680 00108$:
                           00020E   681 	Sstm8s_clk$CLK_PeripheralClockConfig$194 ==.
                                    682 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      00020E C6 50 CA         [ 1]  683 	ld	a, 0x50ca
                           000211   684 	Sstm8s_clk$CLK_PeripheralClockConfig$195 ==.
                           000211   685 	Sstm8s_clk$CLK_PeripheralClockConfig$196 ==.
                                    686 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 284: if (NewState != DISABLE)
      000211 0D 06            [ 1]  687 	tnz	(0x06, sp)
      000213 27 07            [ 1]  688 	jreq	00105$
                           000215   689 	Sstm8s_clk$CLK_PeripheralClockConfig$197 ==.
                           000215   690 	Sstm8s_clk$CLK_PeripheralClockConfig$198 ==.
                                    691 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000215 1A 01            [ 1]  692 	or	a, (0x01, sp)
      000217 C7 50 CA         [ 1]  693 	ld	0x50ca, a
                           00021A   694 	Sstm8s_clk$CLK_PeripheralClockConfig$199 ==.
      00021A 20 05            [ 2]  695 	jra	00110$
      00021C                        696 00105$:
                           00021C   697 	Sstm8s_clk$CLK_PeripheralClockConfig$200 ==.
                           00021C   698 	Sstm8s_clk$CLK_PeripheralClockConfig$201 ==.
                                    699 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 292: CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      00021C 14 02            [ 1]  700 	and	a, (0x02, sp)
      00021E C7 50 CA         [ 1]  701 	ld	0x50ca, a
                           000221   702 	Sstm8s_clk$CLK_PeripheralClockConfig$202 ==.
      000221                        703 00110$:
                           000221   704 	Sstm8s_clk$CLK_PeripheralClockConfig$203 ==.
                                    705 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 295: }
      000221 5B 03            [ 2]  706 	addw	sp, #3
                           000223   707 	Sstm8s_clk$CLK_PeripheralClockConfig$204 ==.
      000223 85               [ 2]  708 	popw	x
                           000224   709 	Sstm8s_clk$CLK_PeripheralClockConfig$205 ==.
      000224 84               [ 1]  710 	pop	a
                           000225   711 	Sstm8s_clk$CLK_PeripheralClockConfig$206 ==.
      000225 FC               [ 2]  712 	jp	(x)
                           000226   713 	Sstm8s_clk$CLK_PeripheralClockConfig$207 ==.
                           000226   714 	Sstm8s_clk$CLK_ClockSwitchConfig$208 ==.
                                    715 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                    716 ;	-----------------------------------------
                                    717 ;	 function CLK_ClockSwitchConfig
                                    718 ;	-----------------------------------------
      000226                        719 _CLK_ClockSwitchConfig:
                           000226   720 	Sstm8s_clk$CLK_ClockSwitchConfig$209 ==.
      000226 88               [ 1]  721 	push	a
                           000227   722 	Sstm8s_clk$CLK_ClockSwitchConfig$210 ==.
      000227 6B 01            [ 1]  723 	ld	(0x01, sp), a
                           000229   724 	Sstm8s_clk$CLK_ClockSwitchConfig$211 ==.
                                    725 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 316: assert_param(IS_CLK_SOURCE_OK(CLK_NewClock));
      000229 7B 04            [ 1]  726 	ld	a, (0x04, sp)
      00022B A1 E1            [ 1]  727 	cp	a, #0xe1
      00022D 27 18            [ 1]  728 	jreq	00140$
                           00022F   729 	Sstm8s_clk$CLK_ClockSwitchConfig$212 ==.
      00022F 7B 04            [ 1]  730 	ld	a, (0x04, sp)
      000231 A1 D2            [ 1]  731 	cp	a, #0xd2
      000233 27 12            [ 1]  732 	jreq	00140$
                           000235   733 	Sstm8s_clk$CLK_ClockSwitchConfig$213 ==.
      000235 7B 04            [ 1]  734 	ld	a, (0x04, sp)
      000237 A1 B4            [ 1]  735 	cp	a, #0xb4
      000239 27 0C            [ 1]  736 	jreq	00140$
                           00023B   737 	Sstm8s_clk$CLK_ClockSwitchConfig$214 ==.
      00023B 4B 3C            [ 1]  738 	push	#0x3c
                           00023D   739 	Sstm8s_clk$CLK_ClockSwitchConfig$215 ==.
      00023D 4B 01            [ 1]  740 	push	#0x01
                           00023F   741 	Sstm8s_clk$CLK_ClockSwitchConfig$216 ==.
      00023F 5F               [ 1]  742 	clrw	x
      000240 89               [ 2]  743 	pushw	x
                           000241   744 	Sstm8s_clk$CLK_ClockSwitchConfig$217 ==.
      000241 AEr00r0C         [ 2]  745 	ldw	x, #(___str_0+0)
      000244 CDr00r00         [ 4]  746 	call	_assert_failed
                           000247   747 	Sstm8s_clk$CLK_ClockSwitchConfig$218 ==.
      000247                        748 00140$:
                           000247   749 	Sstm8s_clk$CLK_ClockSwitchConfig$219 ==.
                                    750 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 317: assert_param(IS_CLK_SWITCHMODE_OK(CLK_SwitchMode));
      000247 0D 01            [ 1]  751 	tnz	(0x01, sp)
      000249 27 10            [ 1]  752 	jreq	00148$
      00024B 0D 01            [ 1]  753 	tnz	(0x01, sp)
      00024D 26 0C            [ 1]  754 	jrne	00148$
      00024F 4B 3D            [ 1]  755 	push	#0x3d
                           000251   756 	Sstm8s_clk$CLK_ClockSwitchConfig$220 ==.
      000251 4B 01            [ 1]  757 	push	#0x01
                           000253   758 	Sstm8s_clk$CLK_ClockSwitchConfig$221 ==.
      000253 5F               [ 1]  759 	clrw	x
      000254 89               [ 2]  760 	pushw	x
                           000255   761 	Sstm8s_clk$CLK_ClockSwitchConfig$222 ==.
      000255 AEr00r0C         [ 2]  762 	ldw	x, #(___str_0+0)
      000258 CDr00r00         [ 4]  763 	call	_assert_failed
                           00025B   764 	Sstm8s_clk$CLK_ClockSwitchConfig$223 ==.
      00025B                        765 00148$:
                           00025B   766 	Sstm8s_clk$CLK_ClockSwitchConfig$224 ==.
                                    767 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 318: assert_param(IS_FUNCTIONALSTATE_OK(ITState));
      00025B 0D 05            [ 1]  768 	tnz	(0x05, sp)
      00025D 27 10            [ 1]  769 	jreq	00153$
      00025F 0D 05            [ 1]  770 	tnz	(0x05, sp)
      000261 26 0C            [ 1]  771 	jrne	00153$
      000263 4B 3E            [ 1]  772 	push	#0x3e
                           000265   773 	Sstm8s_clk$CLK_ClockSwitchConfig$225 ==.
      000265 4B 01            [ 1]  774 	push	#0x01
                           000267   775 	Sstm8s_clk$CLK_ClockSwitchConfig$226 ==.
      000267 5F               [ 1]  776 	clrw	x
      000268 89               [ 2]  777 	pushw	x
                           000269   778 	Sstm8s_clk$CLK_ClockSwitchConfig$227 ==.
      000269 AEr00r0C         [ 2]  779 	ldw	x, #(___str_0+0)
      00026C CDr00r00         [ 4]  780 	call	_assert_failed
                           00026F   781 	Sstm8s_clk$CLK_ClockSwitchConfig$228 ==.
      00026F                        782 00153$:
                           00026F   783 	Sstm8s_clk$CLK_ClockSwitchConfig$229 ==.
                                    784 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 319: assert_param(IS_CLK_CURRENTCLOCKSTATE_OK(CLK_CurrentClockState));
      00026F 0D 06            [ 1]  785 	tnz	(0x06, sp)
      000271 27 10            [ 1]  786 	jreq	00158$
      000273 0D 06            [ 1]  787 	tnz	(0x06, sp)
      000275 26 0C            [ 1]  788 	jrne	00158$
      000277 4B 3F            [ 1]  789 	push	#0x3f
                           000279   790 	Sstm8s_clk$CLK_ClockSwitchConfig$230 ==.
      000279 4B 01            [ 1]  791 	push	#0x01
                           00027B   792 	Sstm8s_clk$CLK_ClockSwitchConfig$231 ==.
      00027B 5F               [ 1]  793 	clrw	x
      00027C 89               [ 2]  794 	pushw	x
                           00027D   795 	Sstm8s_clk$CLK_ClockSwitchConfig$232 ==.
      00027D AEr00r0C         [ 2]  796 	ldw	x, #(___str_0+0)
      000280 CDr00r00         [ 4]  797 	call	_assert_failed
                           000283   798 	Sstm8s_clk$CLK_ClockSwitchConfig$233 ==.
      000283                        799 00158$:
                           000283   800 	Sstm8s_clk$CLK_ClockSwitchConfig$234 ==.
                                    801 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
      000283 C6 50 C3         [ 1]  802 	ld	a, 0x50c3
      000286 90 97            [ 1]  803 	ld	yl, a
                           000288   804 	Sstm8s_clk$CLK_ClockSwitchConfig$235 ==.
                                    805 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000288 C6 50 C5         [ 1]  806 	ld	a, 0x50c5
                           00028B   807 	Sstm8s_clk$CLK_ClockSwitchConfig$236 ==.
                                    808 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
      00028B 0D 01            [ 1]  809 	tnz	(0x01, sp)
      00028D 27 36            [ 1]  810 	jreq	00122$
                           00028F   811 	Sstm8s_clk$CLK_ClockSwitchConfig$237 ==.
                           00028F   812 	Sstm8s_clk$CLK_ClockSwitchConfig$238 ==.
                                    813 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      00028F AA 02            [ 1]  814 	or	a, #0x02
      000291 C7 50 C5         [ 1]  815 	ld	0x50c5, a
                           000294   816 	Sstm8s_clk$CLK_ClockSwitchConfig$239 ==.
      000294 C6 50 C5         [ 1]  817 	ld	a, 0x50c5
                           000297   818 	Sstm8s_clk$CLK_ClockSwitchConfig$240 ==.
                                    819 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 331: if (ITState != DISABLE)
      000297 0D 05            [ 1]  820 	tnz	(0x05, sp)
      000299 27 07            [ 1]  821 	jreq	00102$
                           00029B   822 	Sstm8s_clk$CLK_ClockSwitchConfig$241 ==.
                           00029B   823 	Sstm8s_clk$CLK_ClockSwitchConfig$242 ==.
                                    824 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
      00029B AA 04            [ 1]  825 	or	a, #0x04
      00029D C7 50 C5         [ 1]  826 	ld	0x50c5, a
                           0002A0   827 	Sstm8s_clk$CLK_ClockSwitchConfig$243 ==.
      0002A0 20 05            [ 2]  828 	jra	00103$
      0002A2                        829 00102$:
                           0002A2   830 	Sstm8s_clk$CLK_ClockSwitchConfig$244 ==.
                           0002A2   831 	Sstm8s_clk$CLK_ClockSwitchConfig$245 ==.
                                    832 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      0002A2 A4 FB            [ 1]  833 	and	a, #0xfb
      0002A4 C7 50 C5         [ 1]  834 	ld	0x50c5, a
                           0002A7   835 	Sstm8s_clk$CLK_ClockSwitchConfig$246 ==.
      0002A7                        836 00103$:
                           0002A7   837 	Sstm8s_clk$CLK_ClockSwitchConfig$247 ==.
                                    838 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
      0002A7 AE 50 C4         [ 2]  839 	ldw	x, #0x50c4
      0002AA 7B 04            [ 1]  840 	ld	a, (0x04, sp)
      0002AC F7               [ 1]  841 	ld	(x), a
                           0002AD   842 	Sstm8s_clk$CLK_ClockSwitchConfig$248 ==.
                           0002AD   843 	Sstm8s_clk$CLK_ClockSwitchConfig$249 ==.
                                    844 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
      0002AD 5F               [ 1]  845 	clrw	x
      0002AE 5A               [ 2]  846 	decw	x
      0002AF                        847 00105$:
      0002AF 72 01 50 C5 06   [ 2]  848 	btjf	0x50c5, #0, 00107$
      0002B4 5D               [ 2]  849 	tnzw	x
      0002B5 27 03            [ 1]  850 	jreq	00107$
                           0002B7   851 	Sstm8s_clk$CLK_ClockSwitchConfig$250 ==.
                           0002B7   852 	Sstm8s_clk$CLK_ClockSwitchConfig$251 ==.
                                    853 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 346: DownCounter--;
      0002B7 5A               [ 2]  854 	decw	x
                           0002B8   855 	Sstm8s_clk$CLK_ClockSwitchConfig$252 ==.
      0002B8 20 F5            [ 2]  856 	jra	00105$
      0002BA                        857 00107$:
                           0002BA   858 	Sstm8s_clk$CLK_ClockSwitchConfig$253 ==.
                                    859 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 349: if(DownCounter != 0)
      0002BA 5D               [ 2]  860 	tnzw	x
      0002BB 27 05            [ 1]  861 	jreq	00109$
                           0002BD   862 	Sstm8s_clk$CLK_ClockSwitchConfig$254 ==.
                           0002BD   863 	Sstm8s_clk$CLK_ClockSwitchConfig$255 ==.
                                    864 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 351: Swif = SUCCESS;
      0002BD A6 01            [ 1]  865 	ld	a, #0x01
      0002BF 97               [ 1]  866 	ld	xl, a
                           0002C0   867 	Sstm8s_clk$CLK_ClockSwitchConfig$256 ==.
      0002C0 20 32            [ 2]  868 	jra	00123$
      0002C2                        869 00109$:
                           0002C2   870 	Sstm8s_clk$CLK_ClockSwitchConfig$257 ==.
                           0002C2   871 	Sstm8s_clk$CLK_ClockSwitchConfig$258 ==.
                                    872 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 355: Swif = ERROR;
      0002C2 5F               [ 1]  873 	clrw	x
                           0002C3   874 	Sstm8s_clk$CLK_ClockSwitchConfig$259 ==.
      0002C3 20 2F            [ 2]  875 	jra	00123$
      0002C5                        876 00122$:
                           0002C5   877 	Sstm8s_clk$CLK_ClockSwitchConfig$260 ==.
                           0002C5   878 	Sstm8s_clk$CLK_ClockSwitchConfig$261 ==.
                                    879 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 361: if (ITState != DISABLE)
      0002C5 0D 05            [ 1]  880 	tnz	(0x05, sp)
      0002C7 27 07            [ 1]  881 	jreq	00112$
                           0002C9   882 	Sstm8s_clk$CLK_ClockSwitchConfig$262 ==.
                           0002C9   883 	Sstm8s_clk$CLK_ClockSwitchConfig$263 ==.
                                    884 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
      0002C9 AA 04            [ 1]  885 	or	a, #0x04
      0002CB C7 50 C5         [ 1]  886 	ld	0x50c5, a
                           0002CE   887 	Sstm8s_clk$CLK_ClockSwitchConfig$264 ==.
      0002CE 20 05            [ 2]  888 	jra	00113$
      0002D0                        889 00112$:
                           0002D0   890 	Sstm8s_clk$CLK_ClockSwitchConfig$265 ==.
                           0002D0   891 	Sstm8s_clk$CLK_ClockSwitchConfig$266 ==.
                                    892 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      0002D0 A4 FB            [ 1]  893 	and	a, #0xfb
      0002D2 C7 50 C5         [ 1]  894 	ld	0x50c5, a
                           0002D5   895 	Sstm8s_clk$CLK_ClockSwitchConfig$267 ==.
      0002D5                        896 00113$:
                           0002D5   897 	Sstm8s_clk$CLK_ClockSwitchConfig$268 ==.
                                    898 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
      0002D5 AE 50 C4         [ 2]  899 	ldw	x, #0x50c4
      0002D8 7B 04            [ 1]  900 	ld	a, (0x04, sp)
      0002DA F7               [ 1]  901 	ld	(x), a
                           0002DB   902 	Sstm8s_clk$CLK_ClockSwitchConfig$269 ==.
                           0002DB   903 	Sstm8s_clk$CLK_ClockSwitchConfig$270 ==.
                                    904 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
      0002DB 5F               [ 1]  905 	clrw	x
      0002DC 5A               [ 2]  906 	decw	x
      0002DD                        907 00115$:
      0002DD 72 07 50 C5 06   [ 2]  908 	btjf	0x50c5, #3, 00117$
      0002E2 5D               [ 2]  909 	tnzw	x
      0002E3 27 03            [ 1]  910 	jreq	00117$
                           0002E5   911 	Sstm8s_clk$CLK_ClockSwitchConfig$271 ==.
                           0002E5   912 	Sstm8s_clk$CLK_ClockSwitchConfig$272 ==.
                                    913 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 376: DownCounter--;
      0002E5 5A               [ 2]  914 	decw	x
                           0002E6   915 	Sstm8s_clk$CLK_ClockSwitchConfig$273 ==.
      0002E6 20 F5            [ 2]  916 	jra	00115$
      0002E8                        917 00117$:
                           0002E8   918 	Sstm8s_clk$CLK_ClockSwitchConfig$274 ==.
                                    919 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 379: if(DownCounter != 0)
      0002E8 5D               [ 2]  920 	tnzw	x
      0002E9 27 08            [ 1]  921 	jreq	00119$
                           0002EB   922 	Sstm8s_clk$CLK_ClockSwitchConfig$275 ==.
                           0002EB   923 	Sstm8s_clk$CLK_ClockSwitchConfig$276 ==.
                                    924 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
      0002EB 72 12 50 C5      [ 1]  925 	bset	0x50c5, #1
                           0002EF   926 	Sstm8s_clk$CLK_ClockSwitchConfig$277 ==.
                                    927 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 383: Swif = SUCCESS;
      0002EF A6 01            [ 1]  928 	ld	a, #0x01
      0002F1 97               [ 1]  929 	ld	xl, a
                           0002F2   930 	Sstm8s_clk$CLK_ClockSwitchConfig$278 ==.
                           0002F2   931 	Sstm8s_clk$CLK_ClockSwitchConfig$279 ==.
                           0002F2   932 	Sstm8s_clk$CLK_ClockSwitchConfig$280 ==.
                                    933 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 387: Swif = ERROR;
                           0002F2   934 	Sstm8s_clk$CLK_ClockSwitchConfig$281 ==.
      0002F2 21                     935 	.byte 0x21
      0002F3                        936 00119$:
      0002F3 5F               [ 1]  937 	clrw	x
      0002F4                        938 00123$:
                           0002F4   939 	Sstm8s_clk$CLK_ClockSwitchConfig$282 ==.
                                    940 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 390: if(Swif != ERROR)
      0002F4 9F               [ 1]  941 	ld	a, xl
      0002F5 4D               [ 1]  942 	tnz	a
      0002F6 27 2E            [ 1]  943 	jreq	00136$
                           0002F8   944 	Sstm8s_clk$CLK_ClockSwitchConfig$283 ==.
                           0002F8   945 	Sstm8s_clk$CLK_ClockSwitchConfig$284 ==.
                                    946 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
      0002F8 0D 06            [ 1]  947 	tnz	(0x06, sp)
      0002FA 26 0C            [ 1]  948 	jrne	00132$
      0002FC 90 9F            [ 1]  949 	ld	a, yl
      0002FE A1 E1            [ 1]  950 	cp	a, #0xe1
      000300 26 06            [ 1]  951 	jrne	00132$
                           000302   952 	Sstm8s_clk$CLK_ClockSwitchConfig$285 ==.
                           000302   953 	Sstm8s_clk$CLK_ClockSwitchConfig$286 ==.
                           000302   954 	Sstm8s_clk$CLK_ClockSwitchConfig$287 ==.
                                    955 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      000302 72 11 50 C0      [ 1]  956 	bres	0x50c0, #0
                           000306   957 	Sstm8s_clk$CLK_ClockSwitchConfig$288 ==.
      000306 20 1E            [ 2]  958 	jra	00136$
      000308                        959 00132$:
                           000308   960 	Sstm8s_clk$CLK_ClockSwitchConfig$289 ==.
                                    961 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
      000308 0D 06            [ 1]  962 	tnz	(0x06, sp)
      00030A 26 0C            [ 1]  963 	jrne	00128$
      00030C 90 9F            [ 1]  964 	ld	a, yl
      00030E A1 D2            [ 1]  965 	cp	a, #0xd2
      000310 26 06            [ 1]  966 	jrne	00128$
                           000312   967 	Sstm8s_clk$CLK_ClockSwitchConfig$290 ==.
                           000312   968 	Sstm8s_clk$CLK_ClockSwitchConfig$291 ==.
                           000312   969 	Sstm8s_clk$CLK_ClockSwitchConfig$292 ==.
                                    970 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      000312 72 17 50 C0      [ 1]  971 	bres	0x50c0, #3
                           000316   972 	Sstm8s_clk$CLK_ClockSwitchConfig$293 ==.
      000316 20 0E            [ 2]  973 	jra	00136$
      000318                        974 00128$:
                           000318   975 	Sstm8s_clk$CLK_ClockSwitchConfig$294 ==.
                                    976 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
      000318 0D 06            [ 1]  977 	tnz	(0x06, sp)
      00031A 26 0A            [ 1]  978 	jrne	00136$
      00031C 90 9F            [ 1]  979 	ld	a, yl
      00031E A1 B4            [ 1]  980 	cp	a, #0xb4
      000320 26 04            [ 1]  981 	jrne	00136$
                           000322   982 	Sstm8s_clk$CLK_ClockSwitchConfig$295 ==.
                           000322   983 	Sstm8s_clk$CLK_ClockSwitchConfig$296 ==.
                           000322   984 	Sstm8s_clk$CLK_ClockSwitchConfig$297 ==.
                                    985 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      000322 72 11 50 C1      [ 1]  986 	bres	0x50c1, #0
                           000326   987 	Sstm8s_clk$CLK_ClockSwitchConfig$298 ==.
      000326                        988 00136$:
                           000326   989 	Sstm8s_clk$CLK_ClockSwitchConfig$299 ==.
                                    990 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 406: return(Swif);
      000326 9F               [ 1]  991 	ld	a, xl
                           000327   992 	Sstm8s_clk$CLK_ClockSwitchConfig$300 ==.
                                    993 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 407: }
      000327 1E 02            [ 2]  994 	ldw	x, (2, sp)
      000329 5B 06            [ 2]  995 	addw	sp, #6
                           00032B   996 	Sstm8s_clk$CLK_ClockSwitchConfig$301 ==.
      00032B FC               [ 2]  997 	jp	(x)
                           00032C   998 	Sstm8s_clk$CLK_ClockSwitchConfig$302 ==.
                           00032C   999 	Sstm8s_clk$CLK_HSIPrescalerConfig$303 ==.
                                   1000 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 415: void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler)
                                   1001 ;	-----------------------------------------
                                   1002 ;	 function CLK_HSIPrescalerConfig
                                   1003 ;	-----------------------------------------
      00032C                       1004 _CLK_HSIPrescalerConfig:
                           00032C  1005 	Sstm8s_clk$CLK_HSIPrescalerConfig$304 ==.
      00032C 88               [ 1] 1006 	push	a
                           00032D  1007 	Sstm8s_clk$CLK_HSIPrescalerConfig$305 ==.
                           00032D  1008 	Sstm8s_clk$CLK_HSIPrescalerConfig$306 ==.
                                   1009 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 418: assert_param(IS_CLK_HSIPRESCALER_OK(HSIPrescaler));
      00032D 6B 01            [ 1] 1010 	ld	(0x01, sp), a
      00032F 27 1E            [ 1] 1011 	jreq	00104$
      000331 7B 01            [ 1] 1012 	ld	a, (0x01, sp)
      000333 A1 08            [ 1] 1013 	cp	a, #0x08
      000335 27 18            [ 1] 1014 	jreq	00104$
                           000337  1015 	Sstm8s_clk$CLK_HSIPrescalerConfig$307 ==.
      000337 7B 01            [ 1] 1016 	ld	a, (0x01, sp)
      000339 A1 10            [ 1] 1017 	cp	a, #0x10
      00033B 27 12            [ 1] 1018 	jreq	00104$
                           00033D  1019 	Sstm8s_clk$CLK_HSIPrescalerConfig$308 ==.
      00033D 7B 01            [ 1] 1020 	ld	a, (0x01, sp)
      00033F A1 18            [ 1] 1021 	cp	a, #0x18
      000341 27 0C            [ 1] 1022 	jreq	00104$
                           000343  1023 	Sstm8s_clk$CLK_HSIPrescalerConfig$309 ==.
      000343 4B A2            [ 1] 1024 	push	#0xa2
                           000345  1025 	Sstm8s_clk$CLK_HSIPrescalerConfig$310 ==.
      000345 4B 01            [ 1] 1026 	push	#0x01
                           000347  1027 	Sstm8s_clk$CLK_HSIPrescalerConfig$311 ==.
      000347 5F               [ 1] 1028 	clrw	x
      000348 89               [ 2] 1029 	pushw	x
                           000349  1030 	Sstm8s_clk$CLK_HSIPrescalerConfig$312 ==.
      000349 AEr00r0C         [ 2] 1031 	ldw	x, #(___str_0+0)
      00034C CDr00r00         [ 4] 1032 	call	_assert_failed
                           00034F  1033 	Sstm8s_clk$CLK_HSIPrescalerConfig$313 ==.
      00034F                       1034 00104$:
                           00034F  1035 	Sstm8s_clk$CLK_HSIPrescalerConfig$314 ==.
                                   1036 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 421: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00034F C6 50 C6         [ 1] 1037 	ld	a, 0x50c6
      000352 A4 E7            [ 1] 1038 	and	a, #0xe7
      000354 C7 50 C6         [ 1] 1039 	ld	0x50c6, a
                           000357  1040 	Sstm8s_clk$CLK_HSIPrescalerConfig$315 ==.
                                   1041 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 424: CLK->CKDIVR |= (uint8_t)HSIPrescaler;
      000357 C6 50 C6         [ 1] 1042 	ld	a, 0x50c6
      00035A 1A 01            [ 1] 1043 	or	a, (0x01, sp)
      00035C C7 50 C6         [ 1] 1044 	ld	0x50c6, a
                           00035F  1045 	Sstm8s_clk$CLK_HSIPrescalerConfig$316 ==.
                                   1046 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 425: }
      00035F 84               [ 1] 1047 	pop	a
                           000360  1048 	Sstm8s_clk$CLK_HSIPrescalerConfig$317 ==.
                           000360  1049 	Sstm8s_clk$CLK_HSIPrescalerConfig$318 ==.
                           000360  1050 	XG$CLK_HSIPrescalerConfig$0$0 ==.
      000360 81               [ 4] 1051 	ret
                           000361  1052 	Sstm8s_clk$CLK_HSIPrescalerConfig$319 ==.
                           000361  1053 	Sstm8s_clk$CLK_CCOConfig$320 ==.
                                   1054 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 436: void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO)
                                   1055 ;	-----------------------------------------
                                   1056 ;	 function CLK_CCOConfig
                                   1057 ;	-----------------------------------------
      000361                       1058 _CLK_CCOConfig:
                           000361  1059 	Sstm8s_clk$CLK_CCOConfig$321 ==.
      000361 88               [ 1] 1060 	push	a
                           000362  1061 	Sstm8s_clk$CLK_CCOConfig$322 ==.
                           000362  1062 	Sstm8s_clk$CLK_CCOConfig$323 ==.
                                   1063 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 439: assert_param(IS_CLK_OUTPUT_OK(CLK_CCO));
      000362 4D               [ 1] 1064 	tnz	a
      000363 27 3E            [ 1] 1065 	jreq	00104$
      000365 A1 04            [ 1] 1066 	cp	a, #0x04
      000367 27 3A            [ 1] 1067 	jreq	00104$
                           000369  1068 	Sstm8s_clk$CLK_CCOConfig$324 ==.
      000369 A1 02            [ 1] 1069 	cp	a, #0x02
      00036B 27 36            [ 1] 1070 	jreq	00104$
                           00036D  1071 	Sstm8s_clk$CLK_CCOConfig$325 ==.
      00036D A1 08            [ 1] 1072 	cp	a, #0x08
      00036F 27 32            [ 1] 1073 	jreq	00104$
                           000371  1074 	Sstm8s_clk$CLK_CCOConfig$326 ==.
      000371 A1 0A            [ 1] 1075 	cp	a, #0x0a
      000373 27 2E            [ 1] 1076 	jreq	00104$
                           000375  1077 	Sstm8s_clk$CLK_CCOConfig$327 ==.
      000375 A1 0C            [ 1] 1078 	cp	a, #0x0c
      000377 27 2A            [ 1] 1079 	jreq	00104$
                           000379  1080 	Sstm8s_clk$CLK_CCOConfig$328 ==.
      000379 A1 0E            [ 1] 1081 	cp	a, #0x0e
      00037B 27 26            [ 1] 1082 	jreq	00104$
                           00037D  1083 	Sstm8s_clk$CLK_CCOConfig$329 ==.
      00037D A1 10            [ 1] 1084 	cp	a, #0x10
      00037F 27 22            [ 1] 1085 	jreq	00104$
                           000381  1086 	Sstm8s_clk$CLK_CCOConfig$330 ==.
      000381 A1 12            [ 1] 1087 	cp	a, #0x12
      000383 27 1E            [ 1] 1088 	jreq	00104$
                           000385  1089 	Sstm8s_clk$CLK_CCOConfig$331 ==.
      000385 A1 14            [ 1] 1090 	cp	a, #0x14
      000387 27 1A            [ 1] 1091 	jreq	00104$
                           000389  1092 	Sstm8s_clk$CLK_CCOConfig$332 ==.
      000389 A1 16            [ 1] 1093 	cp	a, #0x16
      00038B 27 16            [ 1] 1094 	jreq	00104$
                           00038D  1095 	Sstm8s_clk$CLK_CCOConfig$333 ==.
      00038D A1 18            [ 1] 1096 	cp	a, #0x18
      00038F 27 12            [ 1] 1097 	jreq	00104$
                           000391  1098 	Sstm8s_clk$CLK_CCOConfig$334 ==.
      000391 A1 1A            [ 1] 1099 	cp	a, #0x1a
      000393 27 0E            [ 1] 1100 	jreq	00104$
                           000395  1101 	Sstm8s_clk$CLK_CCOConfig$335 ==.
      000395 88               [ 1] 1102 	push	a
                           000396  1103 	Sstm8s_clk$CLK_CCOConfig$336 ==.
      000396 4B B7            [ 1] 1104 	push	#0xb7
                           000398  1105 	Sstm8s_clk$CLK_CCOConfig$337 ==.
      000398 4B 01            [ 1] 1106 	push	#0x01
                           00039A  1107 	Sstm8s_clk$CLK_CCOConfig$338 ==.
      00039A 5F               [ 1] 1108 	clrw	x
      00039B 89               [ 2] 1109 	pushw	x
                           00039C  1110 	Sstm8s_clk$CLK_CCOConfig$339 ==.
      00039C AEr00r0C         [ 2] 1111 	ldw	x, #(___str_0+0)
      00039F CDr00r00         [ 4] 1112 	call	_assert_failed
                           0003A2  1113 	Sstm8s_clk$CLK_CCOConfig$340 ==.
      0003A2 84               [ 1] 1114 	pop	a
                           0003A3  1115 	Sstm8s_clk$CLK_CCOConfig$341 ==.
      0003A3                       1116 00104$:
                           0003A3  1117 	Sstm8s_clk$CLK_CCOConfig$342 ==.
                                   1118 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 442: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL);
      0003A3 AE 50 C9         [ 2] 1119 	ldw	x, #0x50c9
      0003A6 88               [ 1] 1120 	push	a
                           0003A7  1121 	Sstm8s_clk$CLK_CCOConfig$343 ==.
      0003A7 F6               [ 1] 1122 	ld	a, (x)
                           0003A8  1123 	Sstm8s_clk$CLK_CCOConfig$345 ==.
      0003A8 A4 E1            [ 1] 1124 	and	a, #0xe1
      0003AA 6B 02            [ 1] 1125 	ld	(0x02, sp), a
      0003AC 84               [ 1] 1126 	pop	a
                           0003AD  1127 	Sstm8s_clk$CLK_CCOConfig$346 ==.
      0003AD AE 50 C9         [ 2] 1128 	ldw	x, #0x50c9
      0003B0 88               [ 1] 1129 	push	a
                           0003B1  1130 	Sstm8s_clk$CLK_CCOConfig$347 ==.
      0003B1 7B 02            [ 1] 1131 	ld	a, (0x02, sp)
      0003B3 F7               [ 1] 1132 	ld	(x), a
      0003B4 84               [ 1] 1133 	pop	a
                           0003B5  1134 	Sstm8s_clk$CLK_CCOConfig$348 ==.
                           0003B5  1135 	Sstm8s_clk$CLK_CCOConfig$349 ==.
                                   1136 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 445: CLK->CCOR |= (uint8_t)CLK_CCO;
      0003B5 AE 50 C9         [ 2] 1137 	ldw	x, #0x50c9
      0003B8 88               [ 1] 1138 	push	a
                           0003B9  1139 	Sstm8s_clk$CLK_CCOConfig$350 ==.
      0003B9 F6               [ 1] 1140 	ld	a, (x)
      0003BA 6B 02            [ 1] 1141 	ld	(0x02, sp), a
      0003BC 84               [ 1] 1142 	pop	a
                           0003BD  1143 	Sstm8s_clk$CLK_CCOConfig$351 ==.
      0003BD 1A 01            [ 1] 1144 	or	a, (0x01, sp)
      0003BF C7 50 C9         [ 1] 1145 	ld	0x50c9, a
                           0003C2  1146 	Sstm8s_clk$CLK_CCOConfig$352 ==.
                                   1147 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 448: CLK->CCOR |= CLK_CCOR_CCOEN;
      0003C2 72 10 50 C9      [ 1] 1148 	bset	0x50c9, #0
                           0003C6  1149 	Sstm8s_clk$CLK_CCOConfig$353 ==.
                                   1150 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 449: }
      0003C6 84               [ 1] 1151 	pop	a
                           0003C7  1152 	Sstm8s_clk$CLK_CCOConfig$354 ==.
                           0003C7  1153 	Sstm8s_clk$CLK_CCOConfig$355 ==.
                           0003C7  1154 	XG$CLK_CCOConfig$0$0 ==.
      0003C7 81               [ 4] 1155 	ret
                           0003C8  1156 	Sstm8s_clk$CLK_CCOConfig$356 ==.
                           0003C8  1157 	Sstm8s_clk$CLK_ITConfig$357 ==.
                                   1158 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 459: void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
                                   1159 ;	-----------------------------------------
                                   1160 ;	 function CLK_ITConfig
                                   1161 ;	-----------------------------------------
      0003C8                       1162 _CLK_ITConfig:
                           0003C8  1163 	Sstm8s_clk$CLK_ITConfig$358 ==.
                           0003C8  1164 	Sstm8s_clk$CLK_ITConfig$359 ==.
                                   1165 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 462: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0003C8 0D 03            [ 1] 1166 	tnz	(0x03, sp)
      0003CA 27 12            [ 1] 1167 	jreq	00115$
      0003CC 0D 03            [ 1] 1168 	tnz	(0x03, sp)
      0003CE 26 0E            [ 1] 1169 	jrne	00115$
      0003D0 88               [ 1] 1170 	push	a
                           0003D1  1171 	Sstm8s_clk$CLK_ITConfig$360 ==.
      0003D1 4B CE            [ 1] 1172 	push	#0xce
                           0003D3  1173 	Sstm8s_clk$CLK_ITConfig$361 ==.
      0003D3 4B 01            [ 1] 1174 	push	#0x01
                           0003D5  1175 	Sstm8s_clk$CLK_ITConfig$362 ==.
      0003D5 5F               [ 1] 1176 	clrw	x
      0003D6 89               [ 2] 1177 	pushw	x
                           0003D7  1178 	Sstm8s_clk$CLK_ITConfig$363 ==.
      0003D7 AEr00r0C         [ 2] 1179 	ldw	x, #(___str_0+0)
      0003DA CDr00r00         [ 4] 1180 	call	_assert_failed
                           0003DD  1181 	Sstm8s_clk$CLK_ITConfig$364 ==.
      0003DD 84               [ 1] 1182 	pop	a
                           0003DE  1183 	Sstm8s_clk$CLK_ITConfig$365 ==.
      0003DE                       1184 00115$:
                           0003DE  1185 	Sstm8s_clk$CLK_ITConfig$366 ==.
                                   1186 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 463: assert_param(IS_CLK_IT_OK(CLK_IT));
      0003DE A1 0C            [ 1] 1187 	cp	a, #0x0c
      0003E0 26 06            [ 1] 1188 	jrne	00172$
      0003E2 41               [ 1] 1189 	exg	a, xl
      0003E3 A6 01            [ 1] 1190 	ld	a, #0x01
      0003E5 41               [ 1] 1191 	exg	a, xl
      0003E6 20 03            [ 2] 1192 	jra	00173$
      0003E8                       1193 00172$:
      0003E8 41               [ 1] 1194 	exg	a, xl
      0003E9 4F               [ 1] 1195 	clr	a
      0003EA 41               [ 1] 1196 	exg	a, xl
      0003EB                       1197 00173$:
                           0003EB  1198 	Sstm8s_clk$CLK_ITConfig$367 ==.
      0003EB A0 1C            [ 1] 1199 	sub	a, #0x1c
      0003ED 26 04            [ 1] 1200 	jrne	00175$
      0003EF 4C               [ 1] 1201 	inc	a
      0003F0 95               [ 1] 1202 	ld	xh, a
      0003F1 20 02            [ 2] 1203 	jra	00176$
      0003F3                       1204 00175$:
      0003F3 4F               [ 1] 1205 	clr	a
      0003F4 95               [ 1] 1206 	ld	xh, a
      0003F5                       1207 00176$:
                           0003F5  1208 	Sstm8s_clk$CLK_ITConfig$368 ==.
      0003F5 9F               [ 1] 1209 	ld	a, xl
      0003F6 4D               [ 1] 1210 	tnz	a
      0003F7 26 14            [ 1] 1211 	jrne	00120$
      0003F9 9E               [ 1] 1212 	ld	a, xh
      0003FA 4D               [ 1] 1213 	tnz	a
      0003FB 26 10            [ 1] 1214 	jrne	00120$
      0003FD 89               [ 2] 1215 	pushw	x
                           0003FE  1216 	Sstm8s_clk$CLK_ITConfig$369 ==.
      0003FE 4B CF            [ 1] 1217 	push	#0xcf
                           000400  1218 	Sstm8s_clk$CLK_ITConfig$370 ==.
      000400 4B 01            [ 1] 1219 	push	#0x01
                           000402  1220 	Sstm8s_clk$CLK_ITConfig$371 ==.
      000402 4B 00            [ 1] 1221 	push	#0x00
                           000404  1222 	Sstm8s_clk$CLK_ITConfig$372 ==.
      000404 4B 00            [ 1] 1223 	push	#0x00
                           000406  1224 	Sstm8s_clk$CLK_ITConfig$373 ==.
      000406 AEr00r0C         [ 2] 1225 	ldw	x, #(___str_0+0)
      000409 CDr00r00         [ 4] 1226 	call	_assert_failed
                           00040C  1227 	Sstm8s_clk$CLK_ITConfig$374 ==.
      00040C 85               [ 2] 1228 	popw	x
                           00040D  1229 	Sstm8s_clk$CLK_ITConfig$375 ==.
      00040D                       1230 00120$:
                           00040D  1231 	Sstm8s_clk$CLK_ITConfig$376 ==.
                                   1232 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 465: if (NewState != DISABLE)
      00040D 0D 03            [ 1] 1233 	tnz	(0x03, sp)
      00040F 27 1C            [ 1] 1234 	jreq	00110$
                           000411  1235 	Sstm8s_clk$CLK_ITConfig$377 ==.
                           000411  1236 	Sstm8s_clk$CLK_ITConfig$378 ==.
                                   1237 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 467: switch (CLK_IT)
      000411 9F               [ 1] 1238 	ld	a, xl
      000412 4D               [ 1] 1239 	tnz	a
      000413 26 0E            [ 1] 1240 	jrne	00102$
      000415 9E               [ 1] 1241 	ld	a, xh
      000416 4D               [ 1] 1242 	tnz	a
      000417 27 2E            [ 1] 1243 	jreq	00112$
                           000419  1244 	Sstm8s_clk$CLK_ITConfig$379 ==.
                           000419  1245 	Sstm8s_clk$CLK_ITConfig$380 ==.
                                   1246 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 470: CLK->SWCR |= CLK_SWCR_SWIEN;
      000419 C6 50 C5         [ 1] 1247 	ld	a, 0x50c5
      00041C AA 04            [ 1] 1248 	or	a, #0x04
      00041E C7 50 C5         [ 1] 1249 	ld	0x50c5, a
                           000421  1250 	Sstm8s_clk$CLK_ITConfig$381 ==.
                                   1251 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 471: break;
      000421 20 24            [ 2] 1252 	jra	00112$
                           000423  1253 	Sstm8s_clk$CLK_ITConfig$382 ==.
                                   1254 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 472: case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */
      000423                       1255 00102$:
                           000423  1256 	Sstm8s_clk$CLK_ITConfig$383 ==.
                                   1257 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 473: CLK->CSSR |= CLK_CSSR_CSSDIE;
      000423 C6 50 C8         [ 1] 1258 	ld	a, 0x50c8
      000426 AA 04            [ 1] 1259 	or	a, #0x04
      000428 C7 50 C8         [ 1] 1260 	ld	0x50c8, a
                           00042B  1261 	Sstm8s_clk$CLK_ITConfig$384 ==.
                                   1262 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 474: break;
      00042B 20 1A            [ 2] 1263 	jra	00112$
                           00042D  1264 	Sstm8s_clk$CLK_ITConfig$385 ==.
                           00042D  1265 	Sstm8s_clk$CLK_ITConfig$386 ==.
                                   1266 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 477: }
      00042D                       1267 00110$:
                           00042D  1268 	Sstm8s_clk$CLK_ITConfig$387 ==.
                           00042D  1269 	Sstm8s_clk$CLK_ITConfig$388 ==.
                                   1270 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 481: switch (CLK_IT)
      00042D 9F               [ 1] 1271 	ld	a, xl
      00042E 4D               [ 1] 1272 	tnz	a
      00042F 26 0E            [ 1] 1273 	jrne	00106$
      000431 9E               [ 1] 1274 	ld	a, xh
      000432 4D               [ 1] 1275 	tnz	a
      000433 27 12            [ 1] 1276 	jreq	00112$
                           000435  1277 	Sstm8s_clk$CLK_ITConfig$389 ==.
                           000435  1278 	Sstm8s_clk$CLK_ITConfig$390 ==.
                                   1279 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 484: CLK->SWCR  &= (uint8_t)(~CLK_SWCR_SWIEN);
      000435 C6 50 C5         [ 1] 1280 	ld	a, 0x50c5
      000438 A4 FB            [ 1] 1281 	and	a, #0xfb
      00043A C7 50 C5         [ 1] 1282 	ld	0x50c5, a
                           00043D  1283 	Sstm8s_clk$CLK_ITConfig$391 ==.
                                   1284 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 485: break;
      00043D 20 08            [ 2] 1285 	jra	00112$
                           00043F  1286 	Sstm8s_clk$CLK_ITConfig$392 ==.
                                   1287 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 486: case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */
      00043F                       1288 00106$:
                           00043F  1289 	Sstm8s_clk$CLK_ITConfig$393 ==.
                                   1290 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 487: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE);
      00043F C6 50 C8         [ 1] 1291 	ld	a, 0x50c8
      000442 A4 FB            [ 1] 1292 	and	a, #0xfb
      000444 C7 50 C8         [ 1] 1293 	ld	0x50c8, a
                           000447  1294 	Sstm8s_clk$CLK_ITConfig$394 ==.
                           000447  1295 	Sstm8s_clk$CLK_ITConfig$395 ==.
                                   1296 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 491: }
      000447                       1297 00112$:
                           000447  1298 	Sstm8s_clk$CLK_ITConfig$396 ==.
                                   1299 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 493: }
      000447 85               [ 2] 1300 	popw	x
                           000448  1301 	Sstm8s_clk$CLK_ITConfig$397 ==.
      000448 84               [ 1] 1302 	pop	a
                           000449  1303 	Sstm8s_clk$CLK_ITConfig$398 ==.
      000449 FC               [ 2] 1304 	jp	(x)
                           00044A  1305 	Sstm8s_clk$CLK_ITConfig$399 ==.
                           00044A  1306 	Sstm8s_clk$CLK_SYSCLKConfig$400 ==.
                                   1307 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 500: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                   1308 ;	-----------------------------------------
                                   1309 ;	 function CLK_SYSCLKConfig
                                   1310 ;	-----------------------------------------
      00044A                       1311 _CLK_SYSCLKConfig:
                           00044A  1312 	Sstm8s_clk$CLK_SYSCLKConfig$401 ==.
      00044A 88               [ 1] 1313 	push	a
                           00044B  1314 	Sstm8s_clk$CLK_SYSCLKConfig$402 ==.
                           00044B  1315 	Sstm8s_clk$CLK_SYSCLKConfig$403 ==.
                                   1316 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 503: assert_param(IS_CLK_PRESCALER_OK(CLK_Prescaler));
      00044B 95               [ 1] 1317 	ld	xh, a
      00044C 4D               [ 1] 1318 	tnz	a
      00044D 27 4A            [ 1] 1319 	jreq	00107$
      00044F 9E               [ 1] 1320 	ld	a, xh
      000450 A1 08            [ 1] 1321 	cp	a, #0x08
      000452 27 45            [ 1] 1322 	jreq	00107$
                           000454  1323 	Sstm8s_clk$CLK_SYSCLKConfig$404 ==.
      000454 9E               [ 1] 1324 	ld	a, xh
      000455 A1 10            [ 1] 1325 	cp	a, #0x10
      000457 27 40            [ 1] 1326 	jreq	00107$
                           000459  1327 	Sstm8s_clk$CLK_SYSCLKConfig$405 ==.
      000459 9E               [ 1] 1328 	ld	a, xh
      00045A A1 18            [ 1] 1329 	cp	a, #0x18
      00045C 27 3B            [ 1] 1330 	jreq	00107$
                           00045E  1331 	Sstm8s_clk$CLK_SYSCLKConfig$406 ==.
      00045E 9E               [ 1] 1332 	ld	a, xh
      00045F A1 80            [ 1] 1333 	cp	a, #0x80
      000461 27 36            [ 1] 1334 	jreq	00107$
                           000463  1335 	Sstm8s_clk$CLK_SYSCLKConfig$407 ==.
      000463 9E               [ 1] 1336 	ld	a, xh
      000464 A1 81            [ 1] 1337 	cp	a, #0x81
      000466 27 31            [ 1] 1338 	jreq	00107$
                           000468  1339 	Sstm8s_clk$CLK_SYSCLKConfig$408 ==.
      000468 9E               [ 1] 1340 	ld	a, xh
      000469 A1 82            [ 1] 1341 	cp	a, #0x82
      00046B 27 2C            [ 1] 1342 	jreq	00107$
                           00046D  1343 	Sstm8s_clk$CLK_SYSCLKConfig$409 ==.
      00046D 9E               [ 1] 1344 	ld	a, xh
      00046E A1 83            [ 1] 1345 	cp	a, #0x83
      000470 27 27            [ 1] 1346 	jreq	00107$
                           000472  1347 	Sstm8s_clk$CLK_SYSCLKConfig$410 ==.
      000472 9E               [ 1] 1348 	ld	a, xh
      000473 A1 84            [ 1] 1349 	cp	a, #0x84
      000475 27 22            [ 1] 1350 	jreq	00107$
                           000477  1351 	Sstm8s_clk$CLK_SYSCLKConfig$411 ==.
      000477 9E               [ 1] 1352 	ld	a, xh
      000478 A1 85            [ 1] 1353 	cp	a, #0x85
      00047A 27 1D            [ 1] 1354 	jreq	00107$
                           00047C  1355 	Sstm8s_clk$CLK_SYSCLKConfig$412 ==.
      00047C 9E               [ 1] 1356 	ld	a, xh
      00047D A1 86            [ 1] 1357 	cp	a, #0x86
      00047F 27 18            [ 1] 1358 	jreq	00107$
                           000481  1359 	Sstm8s_clk$CLK_SYSCLKConfig$413 ==.
      000481 9E               [ 1] 1360 	ld	a, xh
      000482 A1 87            [ 1] 1361 	cp	a, #0x87
      000484 27 13            [ 1] 1362 	jreq	00107$
                           000486  1363 	Sstm8s_clk$CLK_SYSCLKConfig$414 ==.
      000486 89               [ 2] 1364 	pushw	x
                           000487  1365 	Sstm8s_clk$CLK_SYSCLKConfig$415 ==.
      000487 4B F7            [ 1] 1366 	push	#0xf7
                           000489  1367 	Sstm8s_clk$CLK_SYSCLKConfig$416 ==.
      000489 4B 01            [ 1] 1368 	push	#0x01
                           00048B  1369 	Sstm8s_clk$CLK_SYSCLKConfig$417 ==.
      00048B 4B 00            [ 1] 1370 	push	#0x00
                           00048D  1371 	Sstm8s_clk$CLK_SYSCLKConfig$418 ==.
      00048D 4B 00            [ 1] 1372 	push	#0x00
                           00048F  1373 	Sstm8s_clk$CLK_SYSCLKConfig$419 ==.
      00048F AEr00r0C         [ 2] 1374 	ldw	x, #(___str_0+0)
      000492 CDr00r00         [ 4] 1375 	call	_assert_failed
                           000495  1376 	Sstm8s_clk$CLK_SYSCLKConfig$420 ==.
      000495 02               [ 1] 1377 	rlwa	x
      000496 84               [ 1] 1378 	pop	a
                           000497  1379 	Sstm8s_clk$CLK_SYSCLKConfig$421 ==.
      000497 01               [ 1] 1380 	rrwa	x
      000498 84               [ 1] 1381 	pop	a
                           000499  1382 	Sstm8s_clk$CLK_SYSCLKConfig$422 ==.
      000499                       1383 00107$:
                           000499  1384 	Sstm8s_clk$CLK_SYSCLKConfig$423 ==.
                                   1385 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      000499 C6 50 C6         [ 1] 1386 	ld	a, 0x50c6
                           00049C  1387 	Sstm8s_clk$CLK_SYSCLKConfig$424 ==.
                                   1388 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 505: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
      00049C 5D               [ 2] 1389 	tnzw	x
      00049D 2B 14            [ 1] 1390 	jrmi	00102$
                           00049F  1391 	Sstm8s_clk$CLK_SYSCLKConfig$425 ==.
                           00049F  1392 	Sstm8s_clk$CLK_SYSCLKConfig$426 ==.
                                   1393 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00049F A4 E7            [ 1] 1394 	and	a, #0xe7
      0004A1 C7 50 C6         [ 1] 1395 	ld	0x50c6, a
                           0004A4  1396 	Sstm8s_clk$CLK_SYSCLKConfig$427 ==.
                                   1397 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 508: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
      0004A4 C6 50 C6         [ 1] 1398 	ld	a, 0x50c6
      0004A7 6B 01            [ 1] 1399 	ld	(0x01, sp), a
      0004A9 9E               [ 1] 1400 	ld	a, xh
      0004AA A4 18            [ 1] 1401 	and	a, #0x18
      0004AC 1A 01            [ 1] 1402 	or	a, (0x01, sp)
      0004AE C7 50 C6         [ 1] 1403 	ld	0x50c6, a
                           0004B1  1404 	Sstm8s_clk$CLK_SYSCLKConfig$428 ==.
      0004B1 20 12            [ 2] 1405 	jra	00104$
      0004B3                       1406 00102$:
                           0004B3  1407 	Sstm8s_clk$CLK_SYSCLKConfig$429 ==.
                           0004B3  1408 	Sstm8s_clk$CLK_SYSCLKConfig$430 ==.
                                   1409 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 512: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
      0004B3 A4 F8            [ 1] 1410 	and	a, #0xf8
      0004B5 C7 50 C6         [ 1] 1411 	ld	0x50c6, a
                           0004B8  1412 	Sstm8s_clk$CLK_SYSCLKConfig$431 ==.
                                   1413 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 513: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
      0004B8 C6 50 C6         [ 1] 1414 	ld	a, 0x50c6
      0004BB 6B 01            [ 1] 1415 	ld	(0x01, sp), a
      0004BD 9E               [ 1] 1416 	ld	a, xh
      0004BE A4 07            [ 1] 1417 	and	a, #0x07
      0004C0 1A 01            [ 1] 1418 	or	a, (0x01, sp)
      0004C2 C7 50 C6         [ 1] 1419 	ld	0x50c6, a
                           0004C5  1420 	Sstm8s_clk$CLK_SYSCLKConfig$432 ==.
      0004C5                       1421 00104$:
                           0004C5  1422 	Sstm8s_clk$CLK_SYSCLKConfig$433 ==.
                                   1423 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 515: }
      0004C5 84               [ 1] 1424 	pop	a
                           0004C6  1425 	Sstm8s_clk$CLK_SYSCLKConfig$434 ==.
                           0004C6  1426 	Sstm8s_clk$CLK_SYSCLKConfig$435 ==.
                           0004C6  1427 	XG$CLK_SYSCLKConfig$0$0 ==.
      0004C6 81               [ 4] 1428 	ret
                           0004C7  1429 	Sstm8s_clk$CLK_SYSCLKConfig$436 ==.
                           0004C7  1430 	Sstm8s_clk$CLK_SWIMConfig$437 ==.
                                   1431 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 523: void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
                                   1432 ;	-----------------------------------------
                                   1433 ;	 function CLK_SWIMConfig
                                   1434 ;	-----------------------------------------
      0004C7                       1435 _CLK_SWIMConfig:
                           0004C7  1436 	Sstm8s_clk$CLK_SWIMConfig$438 ==.
      0004C7 88               [ 1] 1437 	push	a
                           0004C8  1438 	Sstm8s_clk$CLK_SWIMConfig$439 ==.
                           0004C8  1439 	Sstm8s_clk$CLK_SWIMConfig$440 ==.
                                   1440 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 526: assert_param(IS_CLK_SWIMDIVIDER_OK(CLK_SWIMDivider));
      0004C8 6B 01            [ 1] 1441 	ld	(0x01, sp), a
      0004CA 27 10            [ 1] 1442 	jreq	00107$
      0004CC 0D 01            [ 1] 1443 	tnz	(0x01, sp)
      0004CE 26 0C            [ 1] 1444 	jrne	00107$
      0004D0 4B 0E            [ 1] 1445 	push	#0x0e
                           0004D2  1446 	Sstm8s_clk$CLK_SWIMConfig$441 ==.
      0004D2 4B 02            [ 1] 1447 	push	#0x02
                           0004D4  1448 	Sstm8s_clk$CLK_SWIMConfig$442 ==.
      0004D4 5F               [ 1] 1449 	clrw	x
      0004D5 89               [ 2] 1450 	pushw	x
                           0004D6  1451 	Sstm8s_clk$CLK_SWIMConfig$443 ==.
      0004D6 AEr00r0C         [ 2] 1452 	ldw	x, #(___str_0+0)
      0004D9 CDr00r00         [ 4] 1453 	call	_assert_failed
                           0004DC  1454 	Sstm8s_clk$CLK_SWIMConfig$444 ==.
      0004DC                       1455 00107$:
                           0004DC  1456 	Sstm8s_clk$CLK_SWIMConfig$445 ==.
                                   1457 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
      0004DC C6 50 CD         [ 1] 1458 	ld	a, 0x50cd
                           0004DF  1459 	Sstm8s_clk$CLK_SWIMConfig$446 ==.
                                   1460 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 528: if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2)
      0004DF 0D 01            [ 1] 1461 	tnz	(0x01, sp)
      0004E1 27 07            [ 1] 1462 	jreq	00102$
                           0004E3  1463 	Sstm8s_clk$CLK_SWIMConfig$447 ==.
                           0004E3  1464 	Sstm8s_clk$CLK_SWIMConfig$448 ==.
                                   1465 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
      0004E3 AA 01            [ 1] 1466 	or	a, #0x01
      0004E5 C7 50 CD         [ 1] 1467 	ld	0x50cd, a
                           0004E8  1468 	Sstm8s_clk$CLK_SWIMConfig$449 ==.
      0004E8 20 05            [ 2] 1469 	jra	00104$
      0004EA                       1470 00102$:
                           0004EA  1471 	Sstm8s_clk$CLK_SWIMConfig$450 ==.
                           0004EA  1472 	Sstm8s_clk$CLK_SWIMConfig$451 ==.
                                   1473 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 536: CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV);
      0004EA A4 FE            [ 1] 1474 	and	a, #0xfe
      0004EC C7 50 CD         [ 1] 1475 	ld	0x50cd, a
                           0004EF  1476 	Sstm8s_clk$CLK_SWIMConfig$452 ==.
      0004EF                       1477 00104$:
                           0004EF  1478 	Sstm8s_clk$CLK_SWIMConfig$453 ==.
                                   1479 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 538: }
      0004EF 84               [ 1] 1480 	pop	a
                           0004F0  1481 	Sstm8s_clk$CLK_SWIMConfig$454 ==.
                           0004F0  1482 	Sstm8s_clk$CLK_SWIMConfig$455 ==.
                           0004F0  1483 	XG$CLK_SWIMConfig$0$0 ==.
      0004F0 81               [ 4] 1484 	ret
                           0004F1  1485 	Sstm8s_clk$CLK_SWIMConfig$456 ==.
                           0004F1  1486 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$457 ==.
                                   1487 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 547: void CLK_ClockSecuritySystemEnable(void)
                                   1488 ;	-----------------------------------------
                                   1489 ;	 function CLK_ClockSecuritySystemEnable
                                   1490 ;	-----------------------------------------
      0004F1                       1491 _CLK_ClockSecuritySystemEnable:
                           0004F1  1492 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$458 ==.
                           0004F1  1493 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$459 ==.
                                   1494 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 550: CLK->CSSR |= CLK_CSSR_CSSEN;
      0004F1 72 10 50 C8      [ 1] 1495 	bset	0x50c8, #0
                           0004F5  1496 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$460 ==.
                                   1497 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 551: }
                           0004F5  1498 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$461 ==.
                           0004F5  1499 	XG$CLK_ClockSecuritySystemEnable$0$0 ==.
      0004F5 81               [ 4] 1500 	ret
                           0004F6  1501 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$462 ==.
                           0004F6  1502 	Sstm8s_clk$CLK_GetSYSCLKSource$463 ==.
                                   1503 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 559: CLK_Source_TypeDef CLK_GetSYSCLKSource(void)
                                   1504 ;	-----------------------------------------
                                   1505 ;	 function CLK_GetSYSCLKSource
                                   1506 ;	-----------------------------------------
      0004F6                       1507 _CLK_GetSYSCLKSource:
                           0004F6  1508 	Sstm8s_clk$CLK_GetSYSCLKSource$464 ==.
                           0004F6  1509 	Sstm8s_clk$CLK_GetSYSCLKSource$465 ==.
                                   1510 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 561: return((CLK_Source_TypeDef)CLK->CMSR);
      0004F6 C6 50 C3         [ 1] 1511 	ld	a, 0x50c3
                           0004F9  1512 	Sstm8s_clk$CLK_GetSYSCLKSource$466 ==.
                                   1513 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 562: }
                           0004F9  1514 	Sstm8s_clk$CLK_GetSYSCLKSource$467 ==.
                           0004F9  1515 	XG$CLK_GetSYSCLKSource$0$0 ==.
      0004F9 81               [ 4] 1516 	ret
                           0004FA  1517 	Sstm8s_clk$CLK_GetSYSCLKSource$468 ==.
                           0004FA  1518 	Sstm8s_clk$CLK_GetClockFreq$469 ==.
                                   1519 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                   1520 ;	-----------------------------------------
                                   1521 ;	 function CLK_GetClockFreq
                                   1522 ;	-----------------------------------------
      0004FA                       1523 _CLK_GetClockFreq:
                           0004FA  1524 	Sstm8s_clk$CLK_GetClockFreq$470 ==.
      0004FA 52 04            [ 2] 1525 	sub	sp, #4
                           0004FC  1526 	Sstm8s_clk$CLK_GetClockFreq$471 ==.
                           0004FC  1527 	Sstm8s_clk$CLK_GetClockFreq$472 ==.
                                   1528 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      0004FC C6 50 C3         [ 1] 1529 	ld	a, 0x50c3
                           0004FF  1530 	Sstm8s_clk$CLK_GetClockFreq$473 ==.
                                   1531 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      0004FF 6B 04            [ 1] 1532 	ld	(0x04, sp), a
      000501 A1 E1            [ 1] 1533 	cp	a, #0xe1
      000503 26 26            [ 1] 1534 	jrne	00105$
                           000505  1535 	Sstm8s_clk$CLK_GetClockFreq$474 ==.
                           000505  1536 	Sstm8s_clk$CLK_GetClockFreq$475 ==.
                           000505  1537 	Sstm8s_clk$CLK_GetClockFreq$476 ==.
                                   1538 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      000505 C6 50 C6         [ 1] 1539 	ld	a, 0x50c6
      000508 A4 18            [ 1] 1540 	and	a, #0x18
                           00050A  1541 	Sstm8s_clk$CLK_GetClockFreq$477 ==.
                                   1542 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      00050A 44               [ 1] 1543 	srl	a
      00050B 44               [ 1] 1544 	srl	a
      00050C 44               [ 1] 1545 	srl	a
                           00050D  1546 	Sstm8s_clk$CLK_GetClockFreq$478 ==.
                                   1547 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
      00050D 5F               [ 1] 1548 	clrw	x
      00050E 97               [ 1] 1549 	ld	xl, a
      00050F D6u00u00         [ 1] 1550 	ld	a, (_HSIDivFactor+0, x)
                           000512  1551 	Sstm8s_clk$CLK_GetClockFreq$479 ==.
                                   1552 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
      000512 5F               [ 1] 1553 	clrw	x
      000513 97               [ 1] 1554 	ld	xl, a
      000514 90 5F            [ 1] 1555 	clrw	y
                           000516  1556 	Sstm8s_clk$CLK_GetClockFreq$480 ==.
      000516 89               [ 2] 1557 	pushw	x
                           000517  1558 	Sstm8s_clk$CLK_GetClockFreq$481 ==.
      000517 90 89            [ 2] 1559 	pushw	y
                           000519  1560 	Sstm8s_clk$CLK_GetClockFreq$482 ==.
      000519 4B 00            [ 1] 1561 	push	#0x00
                           00051B  1562 	Sstm8s_clk$CLK_GetClockFreq$483 ==.
      00051B 4B 24            [ 1] 1563 	push	#0x24
                           00051D  1564 	Sstm8s_clk$CLK_GetClockFreq$484 ==.
      00051D 4B F4            [ 1] 1565 	push	#0xf4
                           00051F  1566 	Sstm8s_clk$CLK_GetClockFreq$485 ==.
      00051F 4B 00            [ 1] 1567 	push	#0x00
                           000521  1568 	Sstm8s_clk$CLK_GetClockFreq$486 ==.
      000521 CDr00r00         [ 4] 1569 	call	__divulong
      000524 5B 08            [ 2] 1570 	addw	sp, #8
                           000526  1571 	Sstm8s_clk$CLK_GetClockFreq$487 ==.
      000526 51               [ 1] 1572 	exgw	x, y
      000527 17 03            [ 2] 1573 	ldw	(0x03, sp), y
      000529 20 17            [ 2] 1574 	jra	00106$
      00052B                       1575 00105$:
                           00052B  1576 	Sstm8s_clk$CLK_GetClockFreq$488 ==.
                                   1577 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
      00052B 7B 04            [ 1] 1578 	ld	a, (0x04, sp)
      00052D A1 D2            [ 1] 1579 	cp	a, #0xd2
      00052F 26 09            [ 1] 1580 	jrne	00102$
                           000531  1581 	Sstm8s_clk$CLK_GetClockFreq$489 ==.
                           000531  1582 	Sstm8s_clk$CLK_GetClockFreq$490 ==.
                           000531  1583 	Sstm8s_clk$CLK_GetClockFreq$491 ==.
                                   1584 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
      000531 AE F4 00         [ 2] 1585 	ldw	x, #0xf400
      000534 1F 03            [ 2] 1586 	ldw	(0x03, sp), x
      000536 5F               [ 1] 1587 	clrw	x
      000537 5C               [ 1] 1588 	incw	x
                           000538  1589 	Sstm8s_clk$CLK_GetClockFreq$492 ==.
      000538 20 08            [ 2] 1590 	jra	00106$
      00053A                       1591 00102$:
                           00053A  1592 	Sstm8s_clk$CLK_GetClockFreq$493 ==.
                           00053A  1593 	Sstm8s_clk$CLK_GetClockFreq$494 ==.
                                   1594 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
      00053A AE 1B 00         [ 2] 1595 	ldw	x, #0x1b00
      00053D 1F 03            [ 2] 1596 	ldw	(0x03, sp), x
      00053F AE 00 B7         [ 2] 1597 	ldw	x, #0x00b7
                           000542  1598 	Sstm8s_clk$CLK_GetClockFreq$495 ==.
      000542                       1599 00106$:
                           000542  1600 	Sstm8s_clk$CLK_GetClockFreq$496 ==.
                                   1601 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
      000542 51               [ 1] 1602 	exgw	x, y
      000543 1E 03            [ 2] 1603 	ldw	x, (0x03, sp)
                           000545  1604 	Sstm8s_clk$CLK_GetClockFreq$497 ==.
                                   1605 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 595: }
      000545 5B 04            [ 2] 1606 	addw	sp, #4
                           000547  1607 	Sstm8s_clk$CLK_GetClockFreq$498 ==.
                           000547  1608 	Sstm8s_clk$CLK_GetClockFreq$499 ==.
                           000547  1609 	XG$CLK_GetClockFreq$0$0 ==.
      000547 81               [ 4] 1610 	ret
                           000548  1611 	Sstm8s_clk$CLK_GetClockFreq$500 ==.
                           000548  1612 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$501 ==.
                                   1613 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 604: void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
                                   1614 ;	-----------------------------------------
                                   1615 ;	 function CLK_AdjustHSICalibrationValue
                                   1616 ;	-----------------------------------------
      000548                       1617 _CLK_AdjustHSICalibrationValue:
                           000548  1618 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$502 ==.
      000548 88               [ 1] 1619 	push	a
                           000549  1620 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$503 ==.
                           000549  1621 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$504 ==.
                                   1622 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 607: assert_param(IS_CLK_HSITRIMVALUE_OK(CLK_HSICalibrationValue));
      000549 4D               [ 1] 1623 	tnz	a
      00054A 27 2A            [ 1] 1624 	jreq	00104$
      00054C A1 01            [ 1] 1625 	cp	a, #0x01
      00054E 27 26            [ 1] 1626 	jreq	00104$
                           000550  1627 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$505 ==.
      000550 A1 02            [ 1] 1628 	cp	a, #0x02
      000552 27 22            [ 1] 1629 	jreq	00104$
                           000554  1630 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$506 ==.
      000554 A1 03            [ 1] 1631 	cp	a, #0x03
      000556 27 1E            [ 1] 1632 	jreq	00104$
                           000558  1633 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$507 ==.
      000558 A1 04            [ 1] 1634 	cp	a, #0x04
      00055A 27 1A            [ 1] 1635 	jreq	00104$
                           00055C  1636 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$508 ==.
      00055C A1 05            [ 1] 1637 	cp	a, #0x05
      00055E 27 16            [ 1] 1638 	jreq	00104$
                           000560  1639 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$509 ==.
      000560 A1 06            [ 1] 1640 	cp	a, #0x06
      000562 27 12            [ 1] 1641 	jreq	00104$
                           000564  1642 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$510 ==.
      000564 A1 07            [ 1] 1643 	cp	a, #0x07
      000566 27 0E            [ 1] 1644 	jreq	00104$
                           000568  1645 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$511 ==.
      000568 88               [ 1] 1646 	push	a
                           000569  1647 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$512 ==.
      000569 4B 5F            [ 1] 1648 	push	#0x5f
                           00056B  1649 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$513 ==.
      00056B 4B 02            [ 1] 1650 	push	#0x02
                           00056D  1651 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$514 ==.
      00056D 5F               [ 1] 1652 	clrw	x
      00056E 89               [ 2] 1653 	pushw	x
                           00056F  1654 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$515 ==.
      00056F AEr00r0C         [ 2] 1655 	ldw	x, #(___str_0+0)
      000572 CDr00r00         [ 4] 1656 	call	_assert_failed
                           000575  1657 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$516 ==.
      000575 84               [ 1] 1658 	pop	a
                           000576  1659 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$517 ==.
      000576                       1660 00104$:
                           000576  1661 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$518 ==.
                                   1662 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 610: CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue));
      000576 AE 50 CC         [ 2] 1663 	ldw	x, #0x50cc
      000579 88               [ 1] 1664 	push	a
                           00057A  1665 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$519 ==.
      00057A F6               [ 1] 1666 	ld	a, (x)
                           00057B  1667 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$521 ==.
      00057B A4 F8            [ 1] 1668 	and	a, #0xf8
      00057D 6B 02            [ 1] 1669 	ld	(0x02, sp), a
      00057F 84               [ 1] 1670 	pop	a
                           000580  1671 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$522 ==.
      000580 1A 01            [ 1] 1672 	or	a, (0x01, sp)
      000582 C7 50 CC         [ 1] 1673 	ld	0x50cc, a
                           000585  1674 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$523 ==.
                                   1675 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 611: }
      000585 84               [ 1] 1676 	pop	a
                           000586  1677 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$524 ==.
                           000586  1678 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$525 ==.
                           000586  1679 	XG$CLK_AdjustHSICalibrationValue$0$0 ==.
      000586 81               [ 4] 1680 	ret
                           000587  1681 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$526 ==.
                           000587  1682 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$527 ==.
                                   1683 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 622: void CLK_SYSCLKEmergencyClear(void)
                                   1684 ;	-----------------------------------------
                                   1685 ;	 function CLK_SYSCLKEmergencyClear
                                   1686 ;	-----------------------------------------
      000587                       1687 _CLK_SYSCLKEmergencyClear:
                           000587  1688 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$528 ==.
                           000587  1689 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$529 ==.
                                   1690 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 624: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY);
      000587 72 11 50 C5      [ 1] 1691 	bres	0x50c5, #0
                           00058B  1692 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$530 ==.
                                   1693 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 625: }
                           00058B  1694 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$531 ==.
                           00058B  1695 	XG$CLK_SYSCLKEmergencyClear$0$0 ==.
      00058B 81               [ 4] 1696 	ret
                           00058C  1697 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$532 ==.
                           00058C  1698 	Sstm8s_clk$CLK_GetFlagStatus$533 ==.
                                   1699 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 634: FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG)
                                   1700 ;	-----------------------------------------
                                   1701 ;	 function CLK_GetFlagStatus
                                   1702 ;	-----------------------------------------
      00058C                       1703 _CLK_GetFlagStatus:
                           00058C  1704 	Sstm8s_clk$CLK_GetFlagStatus$534 ==.
                           00058C  1705 	Sstm8s_clk$CLK_GetFlagStatus$535 ==.
                                   1706 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 641: assert_param(IS_CLK_FLAG_OK(CLK_FLAG));
      00058C 90 93            [ 1] 1707 	ldw	y, x
      00058E A3 01 10         [ 2] 1708 	cpw	x, #0x0110
      000591 27 3C            [ 1] 1709 	jreq	00119$
                           000593  1710 	Sstm8s_clk$CLK_GetFlagStatus$536 ==.
      000593 A3 01 02         [ 2] 1711 	cpw	x, #0x0102
      000596 27 37            [ 1] 1712 	jreq	00119$
                           000598  1713 	Sstm8s_clk$CLK_GetFlagStatus$537 ==.
      000598 A3 02 02         [ 2] 1714 	cpw	x, #0x0202
      00059B 27 32            [ 1] 1715 	jreq	00119$
                           00059D  1716 	Sstm8s_clk$CLK_GetFlagStatus$538 ==.
      00059D A3 03 08         [ 2] 1717 	cpw	x, #0x0308
      0005A0 27 2D            [ 1] 1718 	jreq	00119$
                           0005A2  1719 	Sstm8s_clk$CLK_GetFlagStatus$539 ==.
      0005A2 A3 03 01         [ 2] 1720 	cpw	x, #0x0301
      0005A5 27 28            [ 1] 1721 	jreq	00119$
                           0005A7  1722 	Sstm8s_clk$CLK_GetFlagStatus$540 ==.
      0005A7 A3 04 08         [ 2] 1723 	cpw	x, #0x0408
      0005AA 27 23            [ 1] 1724 	jreq	00119$
                           0005AC  1725 	Sstm8s_clk$CLK_GetFlagStatus$541 ==.
      0005AC A3 04 02         [ 2] 1726 	cpw	x, #0x0402
      0005AF 27 1E            [ 1] 1727 	jreq	00119$
                           0005B1  1728 	Sstm8s_clk$CLK_GetFlagStatus$542 ==.
      0005B1 A3 05 04         [ 2] 1729 	cpw	x, #0x0504
      0005B4 27 19            [ 1] 1730 	jreq	00119$
                           0005B6  1731 	Sstm8s_clk$CLK_GetFlagStatus$543 ==.
      0005B6 A3 05 02         [ 2] 1732 	cpw	x, #0x0502
      0005B9 27 14            [ 1] 1733 	jreq	00119$
                           0005BB  1734 	Sstm8s_clk$CLK_GetFlagStatus$544 ==.
      0005BB 89               [ 2] 1735 	pushw	x
                           0005BC  1736 	Sstm8s_clk$CLK_GetFlagStatus$545 ==.
      0005BC 90 89            [ 2] 1737 	pushw	y
                           0005BE  1738 	Sstm8s_clk$CLK_GetFlagStatus$546 ==.
      0005BE 4B 81            [ 1] 1739 	push	#0x81
                           0005C0  1740 	Sstm8s_clk$CLK_GetFlagStatus$547 ==.
      0005C0 4B 02            [ 1] 1741 	push	#0x02
                           0005C2  1742 	Sstm8s_clk$CLK_GetFlagStatus$548 ==.
      0005C2 4B 00            [ 1] 1743 	push	#0x00
                           0005C4  1744 	Sstm8s_clk$CLK_GetFlagStatus$549 ==.
      0005C4 4B 00            [ 1] 1745 	push	#0x00
                           0005C6  1746 	Sstm8s_clk$CLK_GetFlagStatus$550 ==.
      0005C6 AEr00r0C         [ 2] 1747 	ldw	x, #(___str_0+0)
      0005C9 CDr00r00         [ 4] 1748 	call	_assert_failed
                           0005CC  1749 	Sstm8s_clk$CLK_GetFlagStatus$551 ==.
      0005CC 90 85            [ 2] 1750 	popw	y
                           0005CE  1751 	Sstm8s_clk$CLK_GetFlagStatus$552 ==.
      0005CE 85               [ 2] 1752 	popw	x
                           0005CF  1753 	Sstm8s_clk$CLK_GetFlagStatus$553 ==.
      0005CF                       1754 00119$:
                           0005CF  1755 	Sstm8s_clk$CLK_GetFlagStatus$554 ==.
                                   1756 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 644: statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00);
      0005CF 4F               [ 1] 1757 	clr	a
                           0005D0  1758 	Sstm8s_clk$CLK_GetFlagStatus$555 ==.
                                   1759 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 647: if (statusreg == 0x0100) /* The flag to check is in ICKRregister */
      0005D0 97               [ 1] 1760 	ld	xl, a
      0005D1 A3 01 00         [ 2] 1761 	cpw	x, #0x0100
      0005D4 26 05            [ 1] 1762 	jrne	00111$
                           0005D6  1763 	Sstm8s_clk$CLK_GetFlagStatus$556 ==.
                           0005D6  1764 	Sstm8s_clk$CLK_GetFlagStatus$557 ==.
                           0005D6  1765 	Sstm8s_clk$CLK_GetFlagStatus$558 ==.
                                   1766 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 649: tmpreg = CLK->ICKR;
      0005D6 C6 50 C0         [ 1] 1767 	ld	a, 0x50c0
                           0005D9  1768 	Sstm8s_clk$CLK_GetFlagStatus$559 ==.
      0005D9 20 21            [ 2] 1769 	jra	00112$
      0005DB                       1770 00111$:
                           0005DB  1771 	Sstm8s_clk$CLK_GetFlagStatus$560 ==.
                                   1772 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 651: else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */
      0005DB A3 02 00         [ 2] 1773 	cpw	x, #0x0200
      0005DE 26 05            [ 1] 1774 	jrne	00108$
                           0005E0  1775 	Sstm8s_clk$CLK_GetFlagStatus$561 ==.
                           0005E0  1776 	Sstm8s_clk$CLK_GetFlagStatus$562 ==.
                           0005E0  1777 	Sstm8s_clk$CLK_GetFlagStatus$563 ==.
                                   1778 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 653: tmpreg = CLK->ECKR;
      0005E0 C6 50 C1         [ 1] 1779 	ld	a, 0x50c1
                           0005E3  1780 	Sstm8s_clk$CLK_GetFlagStatus$564 ==.
      0005E3 20 17            [ 2] 1781 	jra	00112$
      0005E5                       1782 00108$:
                           0005E5  1783 	Sstm8s_clk$CLK_GetFlagStatus$565 ==.
                                   1784 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 655: else if (statusreg == 0x0300) /* The flag to check is in SWIC register */
      0005E5 A3 03 00         [ 2] 1785 	cpw	x, #0x0300
      0005E8 26 05            [ 1] 1786 	jrne	00105$
                           0005EA  1787 	Sstm8s_clk$CLK_GetFlagStatus$566 ==.
                           0005EA  1788 	Sstm8s_clk$CLK_GetFlagStatus$567 ==.
                           0005EA  1789 	Sstm8s_clk$CLK_GetFlagStatus$568 ==.
                                   1790 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 657: tmpreg = CLK->SWCR;
      0005EA C6 50 C5         [ 1] 1791 	ld	a, 0x50c5
                           0005ED  1792 	Sstm8s_clk$CLK_GetFlagStatus$569 ==.
      0005ED 20 0D            [ 2] 1793 	jra	00112$
      0005EF                       1794 00105$:
                           0005EF  1795 	Sstm8s_clk$CLK_GetFlagStatus$570 ==.
                                   1796 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 659: else if (statusreg == 0x0400) /* The flag to check is in CSS register */
      0005EF A3 04 00         [ 2] 1797 	cpw	x, #0x0400
      0005F2 26 05            [ 1] 1798 	jrne	00102$
                           0005F4  1799 	Sstm8s_clk$CLK_GetFlagStatus$571 ==.
                           0005F4  1800 	Sstm8s_clk$CLK_GetFlagStatus$572 ==.
                           0005F4  1801 	Sstm8s_clk$CLK_GetFlagStatus$573 ==.
                                   1802 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 661: tmpreg = CLK->CSSR;
      0005F4 C6 50 C8         [ 1] 1803 	ld	a, 0x50c8
                           0005F7  1804 	Sstm8s_clk$CLK_GetFlagStatus$574 ==.
      0005F7 20 03            [ 2] 1805 	jra	00112$
      0005F9                       1806 00102$:
                           0005F9  1807 	Sstm8s_clk$CLK_GetFlagStatus$575 ==.
                           0005F9  1808 	Sstm8s_clk$CLK_GetFlagStatus$576 ==.
                                   1809 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 665: tmpreg = CLK->CCOR;
      0005F9 C6 50 C9         [ 1] 1810 	ld	a, 0x50c9
                           0005FC  1811 	Sstm8s_clk$CLK_GetFlagStatus$577 ==.
      0005FC                       1812 00112$:
                           0005FC  1813 	Sstm8s_clk$CLK_GetFlagStatus$578 ==.
                                   1814 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 668: if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET)
      0005FC 93               [ 1] 1815 	ldw	x, y
      0005FD 89               [ 2] 1816 	pushw	x
                           0005FE  1817 	Sstm8s_clk$CLK_GetFlagStatus$579 ==.
      0005FE 14 02            [ 1] 1818 	and	a, (2, sp)
      000600 85               [ 2] 1819 	popw	x
                           000601  1820 	Sstm8s_clk$CLK_GetFlagStatus$580 ==.
      000601 4D               [ 1] 1821 	tnz	a
      000602 27 03            [ 1] 1822 	jreq	00114$
                           000604  1823 	Sstm8s_clk$CLK_GetFlagStatus$581 ==.
                           000604  1824 	Sstm8s_clk$CLK_GetFlagStatus$582 ==.
                                   1825 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 670: bitstatus = SET;
      000604 A6 01            [ 1] 1826 	ld	a, #0x01
                           000606  1827 	Sstm8s_clk$CLK_GetFlagStatus$583 ==.
      000606 81               [ 4] 1828 	ret
      000607                       1829 00114$:
                           000607  1830 	Sstm8s_clk$CLK_GetFlagStatus$584 ==.
                           000607  1831 	Sstm8s_clk$CLK_GetFlagStatus$585 ==.
                                   1832 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 674: bitstatus = RESET;
      000607 4F               [ 1] 1833 	clr	a
                           000608  1834 	Sstm8s_clk$CLK_GetFlagStatus$586 ==.
                           000608  1835 	Sstm8s_clk$CLK_GetFlagStatus$587 ==.
                                   1836 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 678: return((FlagStatus)bitstatus);
                           000608  1837 	Sstm8s_clk$CLK_GetFlagStatus$588 ==.
                                   1838 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 679: }
                           000608  1839 	Sstm8s_clk$CLK_GetFlagStatus$589 ==.
                           000608  1840 	XG$CLK_GetFlagStatus$0$0 ==.
      000608 81               [ 4] 1841 	ret
                           000609  1842 	Sstm8s_clk$CLK_GetFlagStatus$590 ==.
                           000609  1843 	Sstm8s_clk$CLK_GetITStatus$591 ==.
                                   1844 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 687: ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT)
                                   1845 ;	-----------------------------------------
                                   1846 ;	 function CLK_GetITStatus
                                   1847 ;	-----------------------------------------
      000609                       1848 _CLK_GetITStatus:
                           000609  1849 	Sstm8s_clk$CLK_GetITStatus$592 ==.
      000609 88               [ 1] 1850 	push	a
                           00060A  1851 	Sstm8s_clk$CLK_GetITStatus$593 ==.
                           00060A  1852 	Sstm8s_clk$CLK_GetITStatus$594 ==.
                                   1853 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 692: assert_param(IS_CLK_IT_OK(CLK_IT));
      00060A 6B 01            [ 1] 1854 	ld	(0x01, sp), a
      00060C A0 1C            [ 1] 1855 	sub	a, #0x1c
      00060E 26 02            [ 1] 1856 	jrne	00143$
      000610 4C               [ 1] 1857 	inc	a
      000611 21                    1858 	.byte 0x21
      000612                       1859 00143$:
      000612 4F               [ 1] 1860 	clr	a
      000613                       1861 00144$:
                           000613  1862 	Sstm8s_clk$CLK_GetITStatus$595 ==.
      000613 88               [ 1] 1863 	push	a
                           000614  1864 	Sstm8s_clk$CLK_GetITStatus$596 ==.
      000614 7B 02            [ 1] 1865 	ld	a, (0x02, sp)
      000616 A1 0C            [ 1] 1866 	cp	a, #0x0c
      000618 84               [ 1] 1867 	pop	a
                           000619  1868 	Sstm8s_clk$CLK_GetITStatus$597 ==.
      000619 27 11            [ 1] 1869 	jreq	00113$
                           00061B  1870 	Sstm8s_clk$CLK_GetITStatus$598 ==.
      00061B 4D               [ 1] 1871 	tnz	a
      00061C 26 0E            [ 1] 1872 	jrne	00113$
      00061E 88               [ 1] 1873 	push	a
                           00061F  1874 	Sstm8s_clk$CLK_GetITStatus$599 ==.
      00061F 4B B4            [ 1] 1875 	push	#0xb4
                           000621  1876 	Sstm8s_clk$CLK_GetITStatus$600 ==.
      000621 4B 02            [ 1] 1877 	push	#0x02
                           000623  1878 	Sstm8s_clk$CLK_GetITStatus$601 ==.
      000623 5F               [ 1] 1879 	clrw	x
      000624 89               [ 2] 1880 	pushw	x
                           000625  1881 	Sstm8s_clk$CLK_GetITStatus$602 ==.
      000625 AEr00r0C         [ 2] 1882 	ldw	x, #(___str_0+0)
      000628 CDr00r00         [ 4] 1883 	call	_assert_failed
                           00062B  1884 	Sstm8s_clk$CLK_GetITStatus$603 ==.
      00062B 84               [ 1] 1885 	pop	a
                           00062C  1886 	Sstm8s_clk$CLK_GetITStatus$604 ==.
      00062C                       1887 00113$:
                           00062C  1888 	Sstm8s_clk$CLK_GetITStatus$605 ==.
                                   1889 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 694: if (CLK_IT == CLK_IT_SWIF)
      00062C 4D               [ 1] 1890 	tnz	a
      00062D 27 0F            [ 1] 1891 	jreq	00108$
                           00062F  1892 	Sstm8s_clk$CLK_GetITStatus$606 ==.
                           00062F  1893 	Sstm8s_clk$CLK_GetITStatus$607 ==.
                                   1894 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 697: if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      00062F C6 50 C5         [ 1] 1895 	ld	a, 0x50c5
      000632 14 01            [ 1] 1896 	and	a, (0x01, sp)
                           000634  1897 	Sstm8s_clk$CLK_GetITStatus$608 ==.
                           000634  1898 	Sstm8s_clk$CLK_GetITStatus$609 ==.
                           000634  1899 	Sstm8s_clk$CLK_GetITStatus$610 ==.
                                   1900 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 699: bitstatus = SET;
      000634 A0 0C            [ 1] 1901 	sub	a, #0x0c
      000636 26 03            [ 1] 1902 	jrne	00102$
      000638 4C               [ 1] 1903 	inc	a
                           000639  1904 	Sstm8s_clk$CLK_GetITStatus$611 ==.
      000639 20 0F            [ 2] 1905 	jra	00109$
      00063B                       1906 00102$:
                           00063B  1907 	Sstm8s_clk$CLK_GetITStatus$612 ==.
                           00063B  1908 	Sstm8s_clk$CLK_GetITStatus$613 ==.
                                   1909 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 703: bitstatus = RESET;
      00063B 4F               [ 1] 1910 	clr	a
                           00063C  1911 	Sstm8s_clk$CLK_GetITStatus$614 ==.
      00063C 20 0C            [ 2] 1912 	jra	00109$
      00063E                       1913 00108$:
                           00063E  1914 	Sstm8s_clk$CLK_GetITStatus$615 ==.
                           00063E  1915 	Sstm8s_clk$CLK_GetITStatus$616 ==.
                                   1916 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 709: if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      00063E C6 50 C8         [ 1] 1917 	ld	a, 0x50c8
      000641 14 01            [ 1] 1918 	and	a, (0x01, sp)
                           000643  1919 	Sstm8s_clk$CLK_GetITStatus$617 ==.
                           000643  1920 	Sstm8s_clk$CLK_GetITStatus$618 ==.
                           000643  1921 	Sstm8s_clk$CLK_GetITStatus$619 ==.
                                   1922 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 711: bitstatus = SET;
      000643 A0 0C            [ 1] 1923 	sub	a, #0x0c
      000645 26 02            [ 1] 1924 	jrne	00105$
      000647 4C               [ 1] 1925 	inc	a
                           000648  1926 	Sstm8s_clk$CLK_GetITStatus$620 ==.
                           000648  1927 	Sstm8s_clk$CLK_GetITStatus$621 ==.
                           000648  1928 	Sstm8s_clk$CLK_GetITStatus$622 ==.
                                   1929 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 715: bitstatus = RESET;
                           000648  1930 	Sstm8s_clk$CLK_GetITStatus$623 ==.
      000648 21                    1931 	.byte 0x21
      000649                       1932 00105$:
      000649 4F               [ 1] 1933 	clr	a
      00064A                       1934 00109$:
                           00064A  1935 	Sstm8s_clk$CLK_GetITStatus$624 ==.
                                   1936 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 720: return bitstatus;
                           00064A  1937 	Sstm8s_clk$CLK_GetITStatus$625 ==.
                                   1938 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 721: }
      00064A 5B 01            [ 2] 1939 	addw	sp, #1
                           00064C  1940 	Sstm8s_clk$CLK_GetITStatus$626 ==.
                           00064C  1941 	Sstm8s_clk$CLK_GetITStatus$627 ==.
                           00064C  1942 	XG$CLK_GetITStatus$0$0 ==.
      00064C 81               [ 4] 1943 	ret
                           00064D  1944 	Sstm8s_clk$CLK_GetITStatus$628 ==.
                           00064D  1945 	Sstm8s_clk$CLK_ClearITPendingBit$629 ==.
                                   1946 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 729: void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT)
                                   1947 ;	-----------------------------------------
                                   1948 ;	 function CLK_ClearITPendingBit
                                   1949 ;	-----------------------------------------
      00064D                       1950 _CLK_ClearITPendingBit:
                           00064D  1951 	Sstm8s_clk$CLK_ClearITPendingBit$630 ==.
                           00064D  1952 	Sstm8s_clk$CLK_ClearITPendingBit$631 ==.
                                   1953 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 732: assert_param(IS_CLK_IT_OK(CLK_IT));
      00064D 97               [ 1] 1954 	ld	xl, a
      00064E A0 0C            [ 1] 1955 	sub	a, #0x0c
      000650 26 02            [ 1] 1956 	jrne	00127$
      000652 4C               [ 1] 1957 	inc	a
      000653 21                    1958 	.byte 0x21
      000654                       1959 00127$:
      000654 4F               [ 1] 1960 	clr	a
      000655                       1961 00128$:
                           000655  1962 	Sstm8s_clk$CLK_ClearITPendingBit$632 ==.
      000655 4D               [ 1] 1963 	tnz	a
      000656 26 15            [ 1] 1964 	jrne	00107$
      000658 88               [ 1] 1965 	push	a
                           000659  1966 	Sstm8s_clk$CLK_ClearITPendingBit$633 ==.
      000659 9F               [ 1] 1967 	ld	a, xl
      00065A A1 1C            [ 1] 1968 	cp	a, #0x1c
      00065C 84               [ 1] 1969 	pop	a
                           00065D  1970 	Sstm8s_clk$CLK_ClearITPendingBit$634 ==.
      00065D 27 0E            [ 1] 1971 	jreq	00107$
                           00065F  1972 	Sstm8s_clk$CLK_ClearITPendingBit$635 ==.
      00065F 88               [ 1] 1973 	push	a
                           000660  1974 	Sstm8s_clk$CLK_ClearITPendingBit$636 ==.
      000660 4B DC            [ 1] 1975 	push	#0xdc
                           000662  1976 	Sstm8s_clk$CLK_ClearITPendingBit$637 ==.
      000662 4B 02            [ 1] 1977 	push	#0x02
                           000664  1978 	Sstm8s_clk$CLK_ClearITPendingBit$638 ==.
      000664 5F               [ 1] 1979 	clrw	x
      000665 89               [ 2] 1980 	pushw	x
                           000666  1981 	Sstm8s_clk$CLK_ClearITPendingBit$639 ==.
      000666 AEr00r0C         [ 2] 1982 	ldw	x, #(___str_0+0)
      000669 CDr00r00         [ 4] 1983 	call	_assert_failed
                           00066C  1984 	Sstm8s_clk$CLK_ClearITPendingBit$640 ==.
      00066C 84               [ 1] 1985 	pop	a
                           00066D  1986 	Sstm8s_clk$CLK_ClearITPendingBit$641 ==.
      00066D                       1987 00107$:
                           00066D  1988 	Sstm8s_clk$CLK_ClearITPendingBit$642 ==.
                                   1989 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 734: if (CLK_IT == (uint8_t)CLK_IT_CSSD)
      00066D 4D               [ 1] 1990 	tnz	a
      00066E 27 05            [ 1] 1991 	jreq	00102$
                           000670  1992 	Sstm8s_clk$CLK_ClearITPendingBit$643 ==.
                           000670  1993 	Sstm8s_clk$CLK_ClearITPendingBit$644 ==.
                                   1994 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 737: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD);
      000670 72 17 50 C8      [ 1] 1995 	bres	0x50c8, #3
                           000674  1996 	Sstm8s_clk$CLK_ClearITPendingBit$645 ==.
      000674 81               [ 4] 1997 	ret
      000675                       1998 00102$:
                           000675  1999 	Sstm8s_clk$CLK_ClearITPendingBit$646 ==.
                           000675  2000 	Sstm8s_clk$CLK_ClearITPendingBit$647 ==.
                                   2001 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 742: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF);
      000675 72 17 50 C5      [ 1] 2002 	bres	0x50c5, #3
                           000679  2003 	Sstm8s_clk$CLK_ClearITPendingBit$648 ==.
                           000679  2004 	Sstm8s_clk$CLK_ClearITPendingBit$649 ==.
                                   2005 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 745: }
                           000679  2006 	Sstm8s_clk$CLK_ClearITPendingBit$650 ==.
                           000679  2007 	XG$CLK_ClearITPendingBit$0$0 ==.
      000679 81               [ 4] 2008 	ret
                           00067A  2009 	Sstm8s_clk$CLK_ClearITPendingBit$651 ==.
                                   2010 	.area CODE
                                   2011 	.area CONST
                           000000  2012 G$HSIDivFactor$0_0$0 == .
      000000                       2013 _HSIDivFactor:
      000000 01                    2014 	.db #0x01	; 1
      000001 02                    2015 	.db #0x02	; 2
      000002 04                    2016 	.db #0x04	; 4
      000003 08                    2017 	.db #0x08	; 8
                           000004  2018 G$CLKPrescTable$0_0$0 == .
      000004                       2019 _CLKPrescTable:
      000004 01                    2020 	.db #0x01	; 1
      000005 02                    2021 	.db #0x02	; 2
      000006 04                    2022 	.db #0x04	; 4
      000007 08                    2023 	.db #0x08	; 8
      000008 0A                    2024 	.db #0x0a	; 10
      000009 10                    2025 	.db #0x10	; 16
      00000A 14                    2026 	.db #0x14	; 20
      00000B 28                    2027 	.db #0x28	; 40
                           00000C  2028 Fstm8s_clk$__str_0$0_0$0 == .
                                   2029 	.area CONST
      00000C                       2030 ___str_0:
      00000C 2E 2F 53 54 4D 38 53  2031 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/s"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73
      000048 74 6D 38 73 5F 63 6C  2032 	.ascii "tm8s_clk.c"
             6B 2E 63
      000052 00                    2033 	.db 0x00
                                   2034 	.area CODE
                                   2035 	.area INITIALIZER
                                   2036 	.area CABS (ABS)
                                   2037 
                                   2038 	.area .debug_line (NOLOAD)
      000000 00 00 09 D2           2039 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       2040 Ldebug_line_start:
      000004 00 02                 2041 	.dw	2
      000006 00 00 00 A8           2042 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    2043 	.db	1
      00000B 01                    2044 	.db	1
      00000C FB                    2045 	.db	-5
      00000D 0F                    2046 	.db	15
      00000E 0A                    2047 	.db	10
      00000F 00                    2048 	.db	0
      000010 01                    2049 	.db	1
      000011 01                    2050 	.db	1
      000012 01                    2051 	.db	1
      000013 01                    2052 	.db	1
      000014 00                    2053 	.db	0
      000015 00                    2054 	.db	0
      000016 00                    2055 	.db	0
      000017 01                    2056 	.db	1
      000018 44 3A 5C 5C 53 6F 66  2057 	.ascii "D:\\Software\\SDCC\\bin\\..\\include\\stm8"
             74 77 61 72 65 5C 5C
             53 44 43 43 5C 08 69
             6E 5C 5C 2E 2E 5C 5C
             69 6E 63 6C 75 64 65
             5C 5C 73 74 6D 38
      000041 00                    2058 	.db	0
      000042 44 3A 5C 5C 53 6F 66  2059 	.ascii "D:\\Software\\SDCC\\bin\\..\\include"
             74 77 61 72 65 5C 5C
             53 44 43 43 5C 08 69
             6E 5C 5C 2E 2E 5C 5C
             69 6E 63 6C 75 64 65
      000065 00                    2060 	.db	0
      000066 00                    2061 	.db	0
      000067 2E 2F 53 54 4D 38 53  2062 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 63 6C 6B 2E 63
      0000AD 00                    2063 	.db	0
      0000AE 00                    2064 	.uleb128	0
      0000AF 00                    2065 	.uleb128	0
      0000B0 00                    2066 	.uleb128	0
      0000B1 00                    2067 	.db	0
      0000B2                       2068 Ldebug_line_stmt:
      0000B2 00                    2069 	.db	0
      0000B3 05                    2070 	.uleb128	5
      0000B4 02                    2071 	.db	2
      0000B5 00 00r00r00           2072 	.dw	0,(Sstm8s_clk$CLK_DeInit$0)
      0000B9 03                    2073 	.db	3
      0000BA C7 00                 2074 	.sleb128	71
      0000BC 01                    2075 	.db	1
      0000BD 00                    2076 	.db	0
      0000BE 05                    2077 	.uleb128	5
      0000BF 02                    2078 	.db	2
      0000C0 00 00r00r00           2079 	.dw	0,(Sstm8s_clk$CLK_DeInit$2)
      0000C4 03                    2080 	.db	3
      0000C5 02                    2081 	.sleb128	2
      0000C6 01                    2082 	.db	1
      0000C7 00                    2083 	.db	0
      0000C8 05                    2084 	.uleb128	5
      0000C9 02                    2085 	.db	2
      0000CA 00 00r00r04           2086 	.dw	0,(Sstm8s_clk$CLK_DeInit$3)
      0000CE 03                    2087 	.db	3
      0000CF 01                    2088 	.sleb128	1
      0000D0 01                    2089 	.db	1
      0000D1 00                    2090 	.db	0
      0000D2 05                    2091 	.uleb128	5
      0000D3 02                    2092 	.db	2
      0000D4 00 00r00r08           2093 	.dw	0,(Sstm8s_clk$CLK_DeInit$4)
      0000D8 03                    2094 	.db	3
      0000D9 01                    2095 	.sleb128	1
      0000DA 01                    2096 	.db	1
      0000DB 00                    2097 	.db	0
      0000DC 05                    2098 	.uleb128	5
      0000DD 02                    2099 	.db	2
      0000DE 00 00r00r0C           2100 	.dw	0,(Sstm8s_clk$CLK_DeInit$5)
      0000E2 03                    2101 	.db	3
      0000E3 01                    2102 	.sleb128	1
      0000E4 01                    2103 	.db	1
      0000E5 00                    2104 	.db	0
      0000E6 05                    2105 	.uleb128	5
      0000E7 02                    2106 	.db	2
      0000E8 00 00r00r10           2107 	.dw	0,(Sstm8s_clk$CLK_DeInit$6)
      0000EC 03                    2108 	.db	3
      0000ED 01                    2109 	.sleb128	1
      0000EE 01                    2110 	.db	1
      0000EF 00                    2111 	.db	0
      0000F0 05                    2112 	.uleb128	5
      0000F1 02                    2113 	.db	2
      0000F2 00 00r00r14           2114 	.dw	0,(Sstm8s_clk$CLK_DeInit$7)
      0000F6 03                    2115 	.db	3
      0000F7 01                    2116 	.sleb128	1
      0000F8 01                    2117 	.db	1
      0000F9 00                    2118 	.db	0
      0000FA 05                    2119 	.uleb128	5
      0000FB 02                    2120 	.db	2
      0000FC 00 00r00r18           2121 	.dw	0,(Sstm8s_clk$CLK_DeInit$8)
      000100 03                    2122 	.db	3
      000101 01                    2123 	.sleb128	1
      000102 01                    2124 	.db	1
      000103 00                    2125 	.db	0
      000104 05                    2126 	.uleb128	5
      000105 02                    2127 	.db	2
      000106 00 00r00r1C           2128 	.dw	0,(Sstm8s_clk$CLK_DeInit$9)
      00010A 03                    2129 	.db	3
      00010B 01                    2130 	.sleb128	1
      00010C 01                    2131 	.db	1
      00010D 00                    2132 	.db	0
      00010E 05                    2133 	.uleb128	5
      00010F 02                    2134 	.db	2
      000110 00 00r00r20           2135 	.dw	0,(Sstm8s_clk$CLK_DeInit$10)
      000114 03                    2136 	.db	3
      000115 01                    2137 	.sleb128	1
      000116 01                    2138 	.db	1
      000117 00                    2139 	.db	0
      000118 05                    2140 	.uleb128	5
      000119 02                    2141 	.db	2
      00011A 00 00r00r24           2142 	.dw	0,(Sstm8s_clk$CLK_DeInit$11)
      00011E 03                    2143 	.db	3
      00011F 01                    2144 	.sleb128	1
      000120 01                    2145 	.db	1
      000121 00                    2146 	.db	0
      000122 05                    2147 	.uleb128	5
      000123 02                    2148 	.db	2
      000124 00 00r00r29           2149 	.dw	0,(Sstm8s_clk$CLK_DeInit$12)
      000128 03                    2150 	.db	3
      000129 02                    2151 	.sleb128	2
      00012A 01                    2152 	.db	1
      00012B 00                    2153 	.db	0
      00012C 05                    2154 	.uleb128	5
      00012D 02                    2155 	.db	2
      00012E 00 00r00r2D           2156 	.dw	0,(Sstm8s_clk$CLK_DeInit$13)
      000132 03                    2157 	.db	3
      000133 01                    2158 	.sleb128	1
      000134 01                    2159 	.db	1
      000135 00                    2160 	.db	0
      000136 05                    2161 	.uleb128	5
      000137 02                    2162 	.db	2
      000138 00 00r00r31           2163 	.dw	0,(Sstm8s_clk$CLK_DeInit$14)
      00013C 03                    2164 	.db	3
      00013D 01                    2165 	.sleb128	1
      00013E 01                    2166 	.db	1
      00013F 00                    2167 	.db	0
      000140 05                    2168 	.uleb128	5
      000141 02                    2169 	.db	2
      000142 00 00r00r35           2170 	.dw	0,(Sstm8s_clk$CLK_DeInit$15)
      000146 03                    2171 	.db	3
      000147 01                    2172 	.sleb128	1
      000148 01                    2173 	.db	1
      000149 09                    2174 	.db	9
      00014A 00 01                 2175 	.dw	1+Sstm8s_clk$CLK_DeInit$16-Sstm8s_clk$CLK_DeInit$15
      00014C 00                    2176 	.db	0
      00014D 01                    2177 	.uleb128	1
      00014E 01                    2178 	.db	1
      00014F 00                    2179 	.db	0
      000150 05                    2180 	.uleb128	5
      000151 02                    2181 	.db	2
      000152 00 00r00r36           2182 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$18)
      000156 03                    2183 	.db	3
      000157 E2 00                 2184 	.sleb128	98
      000159 01                    2185 	.db	1
      00015A 00                    2186 	.db	0
      00015B 05                    2187 	.uleb128	5
      00015C 02                    2188 	.db	2
      00015D 00 00r00r37           2189 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$21)
      000161 03                    2190 	.db	3
      000162 03                    2191 	.sleb128	3
      000163 01                    2192 	.db	1
      000164 00                    2193 	.db	0
      000165 05                    2194 	.uleb128	5
      000166 02                    2195 	.db	2
      000167 00 00r00r4B           2196 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$26)
      00016B 03                    2197 	.db	3
      00016C 05                    2198 	.sleb128	5
      00016D 01                    2199 	.db	1
      00016E 00                    2200 	.db	0
      00016F 05                    2201 	.uleb128	5
      000170 02                    2202 	.db	2
      000171 00 00r00r4E           2203 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$27)
      000175 03                    2204 	.db	3
      000176 7D                    2205 	.sleb128	-3
      000177 01                    2206 	.db	1
      000178 00                    2207 	.db	0
      000179 05                    2208 	.uleb128	5
      00017A 02                    2209 	.db	2
      00017B 00 00r00r52           2210 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$29)
      00017F 03                    2211 	.db	3
      000180 03                    2212 	.sleb128	3
      000181 01                    2213 	.db	1
      000182 00                    2214 	.db	0
      000183 05                    2215 	.uleb128	5
      000184 02                    2216 	.db	2
      000185 00 00r00r59           2217 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$32)
      000189 03                    2218 	.db	3
      00018A 05                    2219 	.sleb128	5
      00018B 01                    2220 	.db	1
      00018C 00                    2221 	.db	0
      00018D 05                    2222 	.uleb128	5
      00018E 02                    2223 	.db	2
      00018F 00 00r00r5E           2224 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$34)
      000193 03                    2225 	.db	3
      000194 02                    2226 	.sleb128	2
      000195 01                    2227 	.db	1
      000196 09                    2228 	.db	9
      000197 00 02                 2229 	.dw	1+Sstm8s_clk$CLK_FastHaltWakeUpCmd$36-Sstm8s_clk$CLK_FastHaltWakeUpCmd$34
      000199 00                    2230 	.db	0
      00019A 01                    2231 	.uleb128	1
      00019B 01                    2232 	.db	1
      00019C 00                    2233 	.db	0
      00019D 05                    2234 	.uleb128	5
      00019E 02                    2235 	.db	2
      00019F 00 00r00r60           2236 	.dw	0,(Sstm8s_clk$CLK_HSECmd$38)
      0001A3 03                    2237 	.db	3
      0001A4 F8 00                 2238 	.sleb128	120
      0001A6 01                    2239 	.db	1
      0001A7 00                    2240 	.db	0
      0001A8 05                    2241 	.uleb128	5
      0001A9 02                    2242 	.db	2
      0001AA 00 00r00r61           2243 	.dw	0,(Sstm8s_clk$CLK_HSECmd$41)
      0001AE 03                    2244 	.db	3
      0001AF 03                    2245 	.sleb128	3
      0001B0 01                    2246 	.db	1
      0001B1 00                    2247 	.db	0
      0001B2 05                    2248 	.uleb128	5
      0001B3 02                    2249 	.db	2
      0001B4 00 00r00r75           2250 	.dw	0,(Sstm8s_clk$CLK_HSECmd$46)
      0001B8 03                    2251 	.db	3
      0001B9 05                    2252 	.sleb128	5
      0001BA 01                    2253 	.db	1
      0001BB 00                    2254 	.db	0
      0001BC 05                    2255 	.uleb128	5
      0001BD 02                    2256 	.db	2
      0001BE 00 00r00r78           2257 	.dw	0,(Sstm8s_clk$CLK_HSECmd$47)
      0001C2 03                    2258 	.db	3
      0001C3 7D                    2259 	.sleb128	-3
      0001C4 01                    2260 	.db	1
      0001C5 00                    2261 	.db	0
      0001C6 05                    2262 	.uleb128	5
      0001C7 02                    2263 	.db	2
      0001C8 00 00r00r7C           2264 	.dw	0,(Sstm8s_clk$CLK_HSECmd$49)
      0001CC 03                    2265 	.db	3
      0001CD 03                    2266 	.sleb128	3
      0001CE 01                    2267 	.db	1
      0001CF 00                    2268 	.db	0
      0001D0 05                    2269 	.uleb128	5
      0001D1 02                    2270 	.db	2
      0001D2 00 00r00r83           2271 	.dw	0,(Sstm8s_clk$CLK_HSECmd$52)
      0001D6 03                    2272 	.db	3
      0001D7 05                    2273 	.sleb128	5
      0001D8 01                    2274 	.db	1
      0001D9 00                    2275 	.db	0
      0001DA 05                    2276 	.uleb128	5
      0001DB 02                    2277 	.db	2
      0001DC 00 00r00r88           2278 	.dw	0,(Sstm8s_clk$CLK_HSECmd$54)
      0001E0 03                    2279 	.db	3
      0001E1 02                    2280 	.sleb128	2
      0001E2 01                    2281 	.db	1
      0001E3 09                    2282 	.db	9
      0001E4 00 02                 2283 	.dw	1+Sstm8s_clk$CLK_HSECmd$56-Sstm8s_clk$CLK_HSECmd$54
      0001E6 00                    2284 	.db	0
      0001E7 01                    2285 	.uleb128	1
      0001E8 01                    2286 	.db	1
      0001E9 00                    2287 	.db	0
      0001EA 05                    2288 	.uleb128	5
      0001EB 02                    2289 	.db	2
      0001EC 00 00r00r8A           2290 	.dw	0,(Sstm8s_clk$CLK_HSICmd$58)
      0001F0 03                    2291 	.db	3
      0001F1 8E 01                 2292 	.sleb128	142
      0001F3 01                    2293 	.db	1
      0001F4 00                    2294 	.db	0
      0001F5 05                    2295 	.uleb128	5
      0001F6 02                    2296 	.db	2
      0001F7 00 00r00r8B           2297 	.dw	0,(Sstm8s_clk$CLK_HSICmd$61)
      0001FB 03                    2298 	.db	3
      0001FC 03                    2299 	.sleb128	3
      0001FD 01                    2300 	.db	1
      0001FE 00                    2301 	.db	0
      0001FF 05                    2302 	.uleb128	5
      000200 02                    2303 	.db	2
      000201 00 00r00r9F           2304 	.dw	0,(Sstm8s_clk$CLK_HSICmd$66)
      000205 03                    2305 	.db	3
      000206 05                    2306 	.sleb128	5
      000207 01                    2307 	.db	1
      000208 00                    2308 	.db	0
      000209 05                    2309 	.uleb128	5
      00020A 02                    2310 	.db	2
      00020B 00 00r00rA2           2311 	.dw	0,(Sstm8s_clk$CLK_HSICmd$67)
      00020F 03                    2312 	.db	3
      000210 7D                    2313 	.sleb128	-3
      000211 01                    2314 	.db	1
      000212 00                    2315 	.db	0
      000213 05                    2316 	.uleb128	5
      000214 02                    2317 	.db	2
      000215 00 00r00rA6           2318 	.dw	0,(Sstm8s_clk$CLK_HSICmd$69)
      000219 03                    2319 	.db	3
      00021A 03                    2320 	.sleb128	3
      00021B 01                    2321 	.db	1
      00021C 00                    2322 	.db	0
      00021D 05                    2323 	.uleb128	5
      00021E 02                    2324 	.db	2
      00021F 00 00r00rAD           2325 	.dw	0,(Sstm8s_clk$CLK_HSICmd$72)
      000223 03                    2326 	.db	3
      000224 05                    2327 	.sleb128	5
      000225 01                    2328 	.db	1
      000226 00                    2329 	.db	0
      000227 05                    2330 	.uleb128	5
      000228 02                    2331 	.db	2
      000229 00 00r00rB2           2332 	.dw	0,(Sstm8s_clk$CLK_HSICmd$74)
      00022D 03                    2333 	.db	3
      00022E 02                    2334 	.sleb128	2
      00022F 01                    2335 	.db	1
      000230 09                    2336 	.db	9
      000231 00 02                 2337 	.dw	1+Sstm8s_clk$CLK_HSICmd$76-Sstm8s_clk$CLK_HSICmd$74
      000233 00                    2338 	.db	0
      000234 01                    2339 	.uleb128	1
      000235 01                    2340 	.db	1
      000236 00                    2341 	.db	0
      000237 05                    2342 	.uleb128	5
      000238 02                    2343 	.db	2
      000239 00 00r00rB4           2344 	.dw	0,(Sstm8s_clk$CLK_LSICmd$78)
      00023D 03                    2345 	.db	3
      00023E A5 01                 2346 	.sleb128	165
      000240 01                    2347 	.db	1
      000241 00                    2348 	.db	0
      000242 05                    2349 	.uleb128	5
      000243 02                    2350 	.db	2
      000244 00 00r00rB5           2351 	.dw	0,(Sstm8s_clk$CLK_LSICmd$81)
      000248 03                    2352 	.db	3
      000249 03                    2353 	.sleb128	3
      00024A 01                    2354 	.db	1
      00024B 00                    2355 	.db	0
      00024C 05                    2356 	.uleb128	5
      00024D 02                    2357 	.db	2
      00024E 00 00r00rC9           2358 	.dw	0,(Sstm8s_clk$CLK_LSICmd$86)
      000252 03                    2359 	.db	3
      000253 05                    2360 	.sleb128	5
      000254 01                    2361 	.db	1
      000255 00                    2362 	.db	0
      000256 05                    2363 	.uleb128	5
      000257 02                    2364 	.db	2
      000258 00 00r00rCC           2365 	.dw	0,(Sstm8s_clk$CLK_LSICmd$87)
      00025C 03                    2366 	.db	3
      00025D 7D                    2367 	.sleb128	-3
      00025E 01                    2368 	.db	1
      00025F 00                    2369 	.db	0
      000260 05                    2370 	.uleb128	5
      000261 02                    2371 	.db	2
      000262 00 00r00rD0           2372 	.dw	0,(Sstm8s_clk$CLK_LSICmd$89)
      000266 03                    2373 	.db	3
      000267 03                    2374 	.sleb128	3
      000268 01                    2375 	.db	1
      000269 00                    2376 	.db	0
      00026A 05                    2377 	.uleb128	5
      00026B 02                    2378 	.db	2
      00026C 00 00r00rD7           2379 	.dw	0,(Sstm8s_clk$CLK_LSICmd$92)
      000270 03                    2380 	.db	3
      000271 05                    2381 	.sleb128	5
      000272 01                    2382 	.db	1
      000273 00                    2383 	.db	0
      000274 05                    2384 	.uleb128	5
      000275 02                    2385 	.db	2
      000276 00 00r00rDC           2386 	.dw	0,(Sstm8s_clk$CLK_LSICmd$94)
      00027A 03                    2387 	.db	3
      00027B 02                    2388 	.sleb128	2
      00027C 01                    2389 	.db	1
      00027D 09                    2390 	.db	9
      00027E 00 02                 2391 	.dw	1+Sstm8s_clk$CLK_LSICmd$96-Sstm8s_clk$CLK_LSICmd$94
      000280 00                    2392 	.db	0
      000281 01                    2393 	.uleb128	1
      000282 01                    2394 	.db	1
      000283 00                    2395 	.db	0
      000284 05                    2396 	.uleb128	5
      000285 02                    2397 	.db	2
      000286 00 00r00rDE           2398 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$98)
      00028A 03                    2399 	.db	3
      00028B BC 01                 2400 	.sleb128	188
      00028D 01                    2401 	.db	1
      00028E 00                    2402 	.db	0
      00028F 05                    2403 	.uleb128	5
      000290 02                    2404 	.db	2
      000291 00 00r00rDF           2405 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$101)
      000295 03                    2406 	.db	3
      000296 03                    2407 	.sleb128	3
      000297 01                    2408 	.db	1
      000298 00                    2409 	.db	0
      000299 05                    2410 	.uleb128	5
      00029A 02                    2411 	.db	2
      00029B 00 00r00rF3           2412 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$106)
      00029F 03                    2413 	.db	3
      0002A0 05                    2414 	.sleb128	5
      0002A1 01                    2415 	.db	1
      0002A2 00                    2416 	.db	0
      0002A3 05                    2417 	.uleb128	5
      0002A4 02                    2418 	.db	2
      0002A5 00 00r00rF6           2419 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$107)
      0002A9 03                    2420 	.db	3
      0002AA 7D                    2421 	.sleb128	-3
      0002AB 01                    2422 	.db	1
      0002AC 00                    2423 	.db	0
      0002AD 05                    2424 	.uleb128	5
      0002AE 02                    2425 	.db	2
      0002AF 00 00r00rFA           2426 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$109)
      0002B3 03                    2427 	.db	3
      0002B4 03                    2428 	.sleb128	3
      0002B5 01                    2429 	.db	1
      0002B6 00                    2430 	.db	0
      0002B7 05                    2431 	.uleb128	5
      0002B8 02                    2432 	.db	2
      0002B9 00 00r01r01           2433 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$112)
      0002BD 03                    2434 	.db	3
      0002BE 05                    2435 	.sleb128	5
      0002BF 01                    2436 	.db	1
      0002C0 00                    2437 	.db	0
      0002C1 05                    2438 	.uleb128	5
      0002C2 02                    2439 	.db	2
      0002C3 00 00r01r06           2440 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$114)
      0002C7 03                    2441 	.db	3
      0002C8 02                    2442 	.sleb128	2
      0002C9 01                    2443 	.db	1
      0002CA 09                    2444 	.db	9
      0002CB 00 02                 2445 	.dw	1+Sstm8s_clk$CLK_CCOCmd$116-Sstm8s_clk$CLK_CCOCmd$114
      0002CD 00                    2446 	.db	0
      0002CE 01                    2447 	.uleb128	1
      0002CF 01                    2448 	.db	1
      0002D0 00                    2449 	.db	0
      0002D1 05                    2450 	.uleb128	5
      0002D2 02                    2451 	.db	2
      0002D3 00 00r01r08           2452 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$118)
      0002D7 03                    2453 	.db	3
      0002D8 D4 01                 2454 	.sleb128	212
      0002DA 01                    2455 	.db	1
      0002DB 00                    2456 	.db	0
      0002DC 05                    2457 	.uleb128	5
      0002DD 02                    2458 	.db	2
      0002DE 00 00r01r09           2459 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$121)
      0002E2 03                    2460 	.db	3
      0002E3 03                    2461 	.sleb128	3
      0002E4 01                    2462 	.db	1
      0002E5 00                    2463 	.db	0
      0002E6 05                    2464 	.uleb128	5
      0002E7 02                    2465 	.db	2
      0002E8 00 00r01r1D           2466 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$126)
      0002EC 03                    2467 	.db	3
      0002ED 05                    2468 	.sleb128	5
      0002EE 01                    2469 	.db	1
      0002EF 00                    2470 	.db	0
      0002F0 05                    2471 	.uleb128	5
      0002F1 02                    2472 	.db	2
      0002F2 00 00r01r20           2473 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$127)
      0002F6 03                    2474 	.db	3
      0002F7 7D                    2475 	.sleb128	-3
      0002F8 01                    2476 	.db	1
      0002F9 00                    2477 	.db	0
      0002FA 05                    2478 	.uleb128	5
      0002FB 02                    2479 	.db	2
      0002FC 00 00r01r24           2480 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$129)
      000300 03                    2481 	.db	3
      000301 03                    2482 	.sleb128	3
      000302 01                    2483 	.db	1
      000303 00                    2484 	.db	0
      000304 05                    2485 	.uleb128	5
      000305 02                    2486 	.db	2
      000306 00 00r01r2B           2487 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$132)
      00030A 03                    2488 	.db	3
      00030B 05                    2489 	.sleb128	5
      00030C 01                    2490 	.db	1
      00030D 00                    2491 	.db	0
      00030E 05                    2492 	.uleb128	5
      00030F 02                    2493 	.db	2
      000310 00 00r01r30           2494 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$134)
      000314 03                    2495 	.db	3
      000315 02                    2496 	.sleb128	2
      000316 01                    2497 	.db	1
      000317 09                    2498 	.db	9
      000318 00 02                 2499 	.dw	1+Sstm8s_clk$CLK_ClockSwitchCmd$136-Sstm8s_clk$CLK_ClockSwitchCmd$134
      00031A 00                    2500 	.db	0
      00031B 01                    2501 	.uleb128	1
      00031C 01                    2502 	.db	1
      00031D 00                    2503 	.db	0
      00031E 05                    2504 	.uleb128	5
      00031F 02                    2505 	.db	2
      000320 00 00r01r32           2506 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$138)
      000324 03                    2507 	.db	3
      000325 ED 01                 2508 	.sleb128	237
      000327 01                    2509 	.db	1
      000328 00                    2510 	.db	0
      000329 05                    2511 	.uleb128	5
      00032A 02                    2512 	.db	2
      00032B 00 00r01r33           2513 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$141)
      00032F 03                    2514 	.db	3
      000330 03                    2515 	.sleb128	3
      000331 01                    2516 	.db	1
      000332 00                    2517 	.db	0
      000333 05                    2518 	.uleb128	5
      000334 02                    2519 	.db	2
      000335 00 00r01r47           2520 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$146)
      000339 03                    2521 	.db	3
      00033A 05                    2522 	.sleb128	5
      00033B 01                    2523 	.db	1
      00033C 00                    2524 	.db	0
      00033D 05                    2525 	.uleb128	5
      00033E 02                    2526 	.db	2
      00033F 00 00r01r4A           2527 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$147)
      000343 03                    2528 	.db	3
      000344 7D                    2529 	.sleb128	-3
      000345 01                    2530 	.db	1
      000346 00                    2531 	.db	0
      000347 05                    2532 	.uleb128	5
      000348 02                    2533 	.db	2
      000349 00 00r01r4E           2534 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$149)
      00034D 03                    2535 	.db	3
      00034E 03                    2536 	.sleb128	3
      00034F 01                    2537 	.db	1
      000350 00                    2538 	.db	0
      000351 05                    2539 	.uleb128	5
      000352 02                    2540 	.db	2
      000353 00 00r01r55           2541 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$152)
      000357 03                    2542 	.db	3
      000358 05                    2543 	.sleb128	5
      000359 01                    2544 	.db	1
      00035A 00                    2545 	.db	0
      00035B 05                    2546 	.uleb128	5
      00035C 02                    2547 	.db	2
      00035D 00 00r01r5A           2548 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154)
      000361 03                    2549 	.db	3
      000362 02                    2550 	.sleb128	2
      000363 01                    2551 	.db	1
      000364 09                    2552 	.db	9
      000365 00 02                 2553 	.dw	1+Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$156-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154
      000367 00                    2554 	.db	0
      000368 01                    2555 	.uleb128	1
      000369 01                    2556 	.db	1
      00036A 00                    2557 	.db	0
      00036B 05                    2558 	.uleb128	5
      00036C 02                    2559 	.db	2
      00036D 00 00r01r5C           2560 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$158)
      000371 03                    2561 	.db	3
      000372 86 02                 2562 	.sleb128	262
      000374 01                    2563 	.db	1
      000375 00                    2564 	.db	0
      000376 05                    2565 	.uleb128	5
      000377 02                    2566 	.db	2
      000378 00 00r01r60           2567 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$161)
      00037C 03                    2568 	.db	3
      00037D 03                    2569 	.sleb128	3
      00037E 01                    2570 	.db	1
      00037F 00                    2571 	.db	0
      000380 05                    2572 	.uleb128	5
      000381 02                    2573 	.db	2
      000382 00 00r01r74           2574 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$166)
      000386 03                    2575 	.db	3
      000387 01                    2576 	.sleb128	1
      000388 01                    2577 	.db	1
      000389 00                    2578 	.db	0
      00038A 05                    2579 	.uleb128	5
      00038B 02                    2580 	.db	2
      00038C 00 00r01rDC           2581 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$180)
      000390 03                    2582 	.db	3
      000391 07                    2583 	.sleb128	7
      000392 01                    2584 	.db	1
      000393 00                    2585 	.db	0
      000394 05                    2586 	.uleb128	5
      000395 02                    2587 	.db	2
      000396 00 00r01rEE           2588 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$183)
      00039A 03                    2589 	.db	3
      00039B 05                    2590 	.sleb128	5
      00039C 01                    2591 	.db	1
      00039D 00                    2592 	.db	0
      00039E 05                    2593 	.uleb128	5
      00039F 02                    2594 	.db	2
      0003A0 00 00r01rF3           2595 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$184)
      0003A4 03                    2596 	.db	3
      0003A5 76                    2597 	.sleb128	-10
      0003A6 01                    2598 	.db	1
      0003A7 00                    2599 	.db	0
      0003A8 05                    2600 	.uleb128	5
      0003A9 02                    2601 	.db	2
      0003AA 00 00r01rF9           2602 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$185)
      0003AE 03                    2603 	.db	3
      0003AF 05                    2604 	.sleb128	5
      0003B0 01                    2605 	.db	1
      0003B1 00                    2606 	.db	0
      0003B2 05                    2607 	.uleb128	5
      0003B3 02                    2608 	.db	2
      0003B4 00 00r01rFC           2609 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$187)
      0003B8 03                    2610 	.db	3
      0003B9 7D                    2611 	.sleb128	-3
      0003BA 01                    2612 	.db	1
      0003BB 00                    2613 	.db	0
      0003BC 05                    2614 	.uleb128	5
      0003BD 02                    2615 	.db	2
      0003BE 00 00r02r00           2616 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$189)
      0003C2 03                    2617 	.db	3
      0003C3 03                    2618 	.sleb128	3
      0003C4 01                    2619 	.db	1
      0003C5 00                    2620 	.db	0
      0003C6 05                    2621 	.uleb128	5
      0003C7 02                    2622 	.db	2
      0003C8 00 00r02r07           2623 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$192)
      0003CC 03                    2624 	.db	3
      0003CD 05                    2625 	.sleb128	5
      0003CE 01                    2626 	.db	1
      0003CF 00                    2627 	.db	0
      0003D0 05                    2628 	.uleb128	5
      0003D1 02                    2629 	.db	2
      0003D2 00 00r02r0E           2630 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$194)
      0003D6 03                    2631 	.db	3
      0003D7 08                    2632 	.sleb128	8
      0003D8 01                    2633 	.db	1
      0003D9 00                    2634 	.db	0
      0003DA 05                    2635 	.uleb128	5
      0003DB 02                    2636 	.db	2
      0003DC 00 00r02r11           2637 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$196)
      0003E0 03                    2638 	.db	3
      0003E1 7D                    2639 	.sleb128	-3
      0003E2 01                    2640 	.db	1
      0003E3 00                    2641 	.db	0
      0003E4 05                    2642 	.uleb128	5
      0003E5 02                    2643 	.db	2
      0003E6 00 00r02r15           2644 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$198)
      0003EA 03                    2645 	.db	3
      0003EB 03                    2646 	.sleb128	3
      0003EC 01                    2647 	.db	1
      0003ED 00                    2648 	.db	0
      0003EE 05                    2649 	.uleb128	5
      0003EF 02                    2650 	.db	2
      0003F0 00 00r02r1C           2651 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$201)
      0003F4 03                    2652 	.db	3
      0003F5 05                    2653 	.sleb128	5
      0003F6 01                    2654 	.db	1
      0003F7 00                    2655 	.db	0
      0003F8 05                    2656 	.uleb128	5
      0003F9 02                    2657 	.db	2
      0003FA 00 00r02r21           2658 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$203)
      0003FE 03                    2659 	.db	3
      0003FF 03                    2660 	.sleb128	3
      000400 01                    2661 	.db	1
      000401 00                    2662 	.db	0
      000402 05                    2663 	.uleb128	5
      000403 02                    2664 	.db	2
      000404 00 00r02r26           2665 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$208)
      000408 03                    2666 	.db	3
      000409 0E                    2667 	.sleb128	14
      00040A 01                    2668 	.db	1
      00040B 00                    2669 	.db	0
      00040C 05                    2670 	.uleb128	5
      00040D 02                    2671 	.db	2
      00040E 00 00r02r29           2672 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$211)
      000412 03                    2673 	.db	3
      000413 07                    2674 	.sleb128	7
      000414 01                    2675 	.db	1
      000415 00                    2676 	.db	0
      000416 05                    2677 	.uleb128	5
      000417 02                    2678 	.db	2
      000418 00 00r02r47           2679 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$219)
      00041C 03                    2680 	.db	3
      00041D 01                    2681 	.sleb128	1
      00041E 01                    2682 	.db	1
      00041F 00                    2683 	.db	0
      000420 05                    2684 	.uleb128	5
      000421 02                    2685 	.db	2
      000422 00 00r02r5B           2686 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$224)
      000426 03                    2687 	.db	3
      000427 01                    2688 	.sleb128	1
      000428 01                    2689 	.db	1
      000429 00                    2690 	.db	0
      00042A 05                    2691 	.uleb128	5
      00042B 02                    2692 	.db	2
      00042C 00 00r02r6F           2693 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$229)
      000430 03                    2694 	.db	3
      000431 01                    2695 	.sleb128	1
      000432 01                    2696 	.db	1
      000433 00                    2697 	.db	0
      000434 05                    2698 	.uleb128	5
      000435 02                    2699 	.db	2
      000436 00 00r02r83           2700 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$234)
      00043A 03                    2701 	.db	3
      00043B 03                    2702 	.sleb128	3
      00043C 01                    2703 	.db	1
      00043D 00                    2704 	.db	0
      00043E 05                    2705 	.uleb128	5
      00043F 02                    2706 	.db	2
      000440 00 00r02r88           2707 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$235)
      000444 03                    2708 	.db	3
      000445 06                    2709 	.sleb128	6
      000446 01                    2710 	.db	1
      000447 00                    2711 	.db	0
      000448 05                    2712 	.uleb128	5
      000449 02                    2713 	.db	2
      00044A 00 00r02r8B           2714 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$236)
      00044E 03                    2715 	.db	3
      00044F 7D                    2716 	.sleb128	-3
      000450 01                    2717 	.db	1
      000451 00                    2718 	.db	0
      000452 05                    2719 	.uleb128	5
      000453 02                    2720 	.db	2
      000454 00 00r02r8F           2721 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$238)
      000458 03                    2722 	.db	3
      000459 03                    2723 	.sleb128	3
      00045A 01                    2724 	.db	1
      00045B 00                    2725 	.db	0
      00045C 05                    2726 	.uleb128	5
      00045D 02                    2727 	.db	2
      00045E 00 00r02r97           2728 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$240)
      000462 03                    2729 	.db	3
      000463 03                    2730 	.sleb128	3
      000464 01                    2731 	.db	1
      000465 00                    2732 	.db	0
      000466 05                    2733 	.uleb128	5
      000467 02                    2734 	.db	2
      000468 00 00r02r9B           2735 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$242)
      00046C 03                    2736 	.db	3
      00046D 02                    2737 	.sleb128	2
      00046E 01                    2738 	.db	1
      00046F 00                    2739 	.db	0
      000470 05                    2740 	.uleb128	5
      000471 02                    2741 	.db	2
      000472 00 00r02rA2           2742 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$245)
      000476 03                    2743 	.db	3
      000477 04                    2744 	.sleb128	4
      000478 01                    2745 	.db	1
      000479 00                    2746 	.db	0
      00047A 05                    2747 	.uleb128	5
      00047B 02                    2748 	.db	2
      00047C 00 00r02rA7           2749 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$247)
      000480 03                    2750 	.db	3
      000481 04                    2751 	.sleb128	4
      000482 01                    2752 	.db	1
      000483 00                    2753 	.db	0
      000484 05                    2754 	.uleb128	5
      000485 02                    2755 	.db	2
      000486 00 00r02rAD           2756 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$249)
      00048A 03                    2757 	.db	3
      00048B 03                    2758 	.sleb128	3
      00048C 01                    2759 	.db	1
      00048D 00                    2760 	.db	0
      00048E 05                    2761 	.uleb128	5
      00048F 02                    2762 	.db	2
      000490 00 00r02rB7           2763 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$251)
      000494 03                    2764 	.db	3
      000495 02                    2765 	.sleb128	2
      000496 01                    2766 	.db	1
      000497 00                    2767 	.db	0
      000498 05                    2768 	.uleb128	5
      000499 02                    2769 	.db	2
      00049A 00 00r02rBA           2770 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$253)
      00049E 03                    2771 	.db	3
      00049F 03                    2772 	.sleb128	3
      0004A0 01                    2773 	.db	1
      0004A1 00                    2774 	.db	0
      0004A2 05                    2775 	.uleb128	5
      0004A3 02                    2776 	.db	2
      0004A4 00 00r02rBD           2777 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$255)
      0004A8 03                    2778 	.db	3
      0004A9 02                    2779 	.sleb128	2
      0004AA 01                    2780 	.db	1
      0004AB 00                    2781 	.db	0
      0004AC 05                    2782 	.uleb128	5
      0004AD 02                    2783 	.db	2
      0004AE 00 00r02rC2           2784 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$258)
      0004B2 03                    2785 	.db	3
      0004B3 04                    2786 	.sleb128	4
      0004B4 01                    2787 	.db	1
      0004B5 00                    2788 	.db	0
      0004B6 05                    2789 	.uleb128	5
      0004B7 02                    2790 	.db	2
      0004B8 00 00r02rC5           2791 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$261)
      0004BC 03                    2792 	.db	3
      0004BD 06                    2793 	.sleb128	6
      0004BE 01                    2794 	.db	1
      0004BF 00                    2795 	.db	0
      0004C0 05                    2796 	.uleb128	5
      0004C1 02                    2797 	.db	2
      0004C2 00 00r02rC9           2798 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$263)
      0004C6 03                    2799 	.db	3
      0004C7 02                    2800 	.sleb128	2
      0004C8 01                    2801 	.db	1
      0004C9 00                    2802 	.db	0
      0004CA 05                    2803 	.uleb128	5
      0004CB 02                    2804 	.db	2
      0004CC 00 00r02rD0           2805 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$266)
      0004D0 03                    2806 	.db	3
      0004D1 04                    2807 	.sleb128	4
      0004D2 01                    2808 	.db	1
      0004D3 00                    2809 	.db	0
      0004D4 05                    2810 	.uleb128	5
      0004D5 02                    2811 	.db	2
      0004D6 00 00r02rD5           2812 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$268)
      0004DA 03                    2813 	.db	3
      0004DB 04                    2814 	.sleb128	4
      0004DC 01                    2815 	.db	1
      0004DD 00                    2816 	.db	0
      0004DE 05                    2817 	.uleb128	5
      0004DF 02                    2818 	.db	2
      0004E0 00 00r02rDB           2819 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$270)
      0004E4 03                    2820 	.db	3
      0004E5 03                    2821 	.sleb128	3
      0004E6 01                    2822 	.db	1
      0004E7 00                    2823 	.db	0
      0004E8 05                    2824 	.uleb128	5
      0004E9 02                    2825 	.db	2
      0004EA 00 00r02rE5           2826 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$272)
      0004EE 03                    2827 	.db	3
      0004EF 02                    2828 	.sleb128	2
      0004F0 01                    2829 	.db	1
      0004F1 00                    2830 	.db	0
      0004F2 05                    2831 	.uleb128	5
      0004F3 02                    2832 	.db	2
      0004F4 00 00r02rE8           2833 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$274)
      0004F8 03                    2834 	.db	3
      0004F9 03                    2835 	.sleb128	3
      0004FA 01                    2836 	.db	1
      0004FB 00                    2837 	.db	0
      0004FC 05                    2838 	.uleb128	5
      0004FD 02                    2839 	.db	2
      0004FE 00 00r02rEB           2840 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$276)
      000502 03                    2841 	.db	3
      000503 03                    2842 	.sleb128	3
      000504 01                    2843 	.db	1
      000505 00                    2844 	.db	0
      000506 05                    2845 	.uleb128	5
      000507 02                    2846 	.db	2
      000508 00 00r02rEF           2847 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$277)
      00050C 03                    2848 	.db	3
      00050D 01                    2849 	.sleb128	1
      00050E 01                    2850 	.db	1
      00050F 00                    2851 	.db	0
      000510 05                    2852 	.uleb128	5
      000511 02                    2853 	.db	2
      000512 00 00r02rF2           2854 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$280)
      000516 03                    2855 	.db	3
      000517 04                    2856 	.sleb128	4
      000518 01                    2857 	.db	1
      000519 00                    2858 	.db	0
      00051A 05                    2859 	.uleb128	5
      00051B 02                    2860 	.db	2
      00051C 00 00r02rF4           2861 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$282)
      000520 03                    2862 	.db	3
      000521 03                    2863 	.sleb128	3
      000522 01                    2864 	.db	1
      000523 00                    2865 	.db	0
      000524 05                    2866 	.uleb128	5
      000525 02                    2867 	.db	2
      000526 00 00r02rF8           2868 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$284)
      00052A 03                    2869 	.db	3
      00052B 03                    2870 	.sleb128	3
      00052C 01                    2871 	.db	1
      00052D 00                    2872 	.db	0
      00052E 05                    2873 	.uleb128	5
      00052F 02                    2874 	.db	2
      000530 00 00r03r02           2875 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$287)
      000534 03                    2876 	.db	3
      000535 02                    2877 	.sleb128	2
      000536 01                    2878 	.db	1
      000537 00                    2879 	.db	0
      000538 05                    2880 	.uleb128	5
      000539 02                    2881 	.db	2
      00053A 00 00r03r08           2882 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$289)
      00053E 03                    2883 	.db	3
      00053F 02                    2884 	.sleb128	2
      000540 01                    2885 	.db	1
      000541 00                    2886 	.db	0
      000542 05                    2887 	.uleb128	5
      000543 02                    2888 	.db	2
      000544 00 00r03r12           2889 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$292)
      000548 03                    2890 	.db	3
      000549 02                    2891 	.sleb128	2
      00054A 01                    2892 	.db	1
      00054B 00                    2893 	.db	0
      00054C 05                    2894 	.uleb128	5
      00054D 02                    2895 	.db	2
      00054E 00 00r03r18           2896 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$294)
      000552 03                    2897 	.db	3
      000553 02                    2898 	.sleb128	2
      000554 01                    2899 	.db	1
      000555 00                    2900 	.db	0
      000556 05                    2901 	.uleb128	5
      000557 02                    2902 	.db	2
      000558 00 00r03r22           2903 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$297)
      00055C 03                    2904 	.db	3
      00055D 02                    2905 	.sleb128	2
      00055E 01                    2906 	.db	1
      00055F 00                    2907 	.db	0
      000560 05                    2908 	.uleb128	5
      000561 02                    2909 	.db	2
      000562 00 00r03r26           2910 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$299)
      000566 03                    2911 	.db	3
      000567 03                    2912 	.sleb128	3
      000568 01                    2913 	.db	1
      000569 00                    2914 	.db	0
      00056A 05                    2915 	.uleb128	5
      00056B 02                    2916 	.db	2
      00056C 00 00r03r27           2917 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$300)
      000570 03                    2918 	.db	3
      000571 01                    2919 	.sleb128	1
      000572 01                    2920 	.db	1
      000573 00                    2921 	.db	0
      000574 05                    2922 	.uleb128	5
      000575 02                    2923 	.db	2
      000576 00 00r03r2C           2924 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$303)
      00057A 03                    2925 	.db	3
      00057B 08                    2926 	.sleb128	8
      00057C 01                    2927 	.db	1
      00057D 00                    2928 	.db	0
      00057E 05                    2929 	.uleb128	5
      00057F 02                    2930 	.db	2
      000580 00 00r03r2D           2931 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$306)
      000584 03                    2932 	.db	3
      000585 03                    2933 	.sleb128	3
      000586 01                    2934 	.db	1
      000587 00                    2935 	.db	0
      000588 05                    2936 	.uleb128	5
      000589 02                    2937 	.db	2
      00058A 00 00r03r4F           2938 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$314)
      00058E 03                    2939 	.db	3
      00058F 03                    2940 	.sleb128	3
      000590 01                    2941 	.db	1
      000591 00                    2942 	.db	0
      000592 05                    2943 	.uleb128	5
      000593 02                    2944 	.db	2
      000594 00 00r03r57           2945 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$315)
      000598 03                    2946 	.db	3
      000599 03                    2947 	.sleb128	3
      00059A 01                    2948 	.db	1
      00059B 00                    2949 	.db	0
      00059C 05                    2950 	.uleb128	5
      00059D 02                    2951 	.db	2
      00059E 00 00r03r5F           2952 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$316)
      0005A2 03                    2953 	.db	3
      0005A3 01                    2954 	.sleb128	1
      0005A4 01                    2955 	.db	1
      0005A5 09                    2956 	.db	9
      0005A6 00 02                 2957 	.dw	1+Sstm8s_clk$CLK_HSIPrescalerConfig$318-Sstm8s_clk$CLK_HSIPrescalerConfig$316
      0005A8 00                    2958 	.db	0
      0005A9 01                    2959 	.uleb128	1
      0005AA 01                    2960 	.db	1
      0005AB 00                    2961 	.db	0
      0005AC 05                    2962 	.uleb128	5
      0005AD 02                    2963 	.db	2
      0005AE 00 00r03r61           2964 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$320)
      0005B2 03                    2965 	.db	3
      0005B3 B3 03                 2966 	.sleb128	435
      0005B5 01                    2967 	.db	1
      0005B6 00                    2968 	.db	0
      0005B7 05                    2969 	.uleb128	5
      0005B8 02                    2970 	.db	2
      0005B9 00 00r03r62           2971 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$323)
      0005BD 03                    2972 	.db	3
      0005BE 03                    2973 	.sleb128	3
      0005BF 01                    2974 	.db	1
      0005C0 00                    2975 	.db	0
      0005C1 05                    2976 	.uleb128	5
      0005C2 02                    2977 	.db	2
      0005C3 00 00r03rA3           2978 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$342)
      0005C7 03                    2979 	.db	3
      0005C8 03                    2980 	.sleb128	3
      0005C9 01                    2981 	.db	1
      0005CA 00                    2982 	.db	0
      0005CB 05                    2983 	.uleb128	5
      0005CC 02                    2984 	.db	2
      0005CD 00 00r03rB5           2985 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$349)
      0005D1 03                    2986 	.db	3
      0005D2 03                    2987 	.sleb128	3
      0005D3 01                    2988 	.db	1
      0005D4 00                    2989 	.db	0
      0005D5 05                    2990 	.uleb128	5
      0005D6 02                    2991 	.db	2
      0005D7 00 00r03rC2           2992 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$352)
      0005DB 03                    2993 	.db	3
      0005DC 03                    2994 	.sleb128	3
      0005DD 01                    2995 	.db	1
      0005DE 00                    2996 	.db	0
      0005DF 05                    2997 	.uleb128	5
      0005E0 02                    2998 	.db	2
      0005E1 00 00r03rC6           2999 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$353)
      0005E5 03                    3000 	.db	3
      0005E6 01                    3001 	.sleb128	1
      0005E7 01                    3002 	.db	1
      0005E8 09                    3003 	.db	9
      0005E9 00 02                 3004 	.dw	1+Sstm8s_clk$CLK_CCOConfig$355-Sstm8s_clk$CLK_CCOConfig$353
      0005EB 00                    3005 	.db	0
      0005EC 01                    3006 	.uleb128	1
      0005ED 01                    3007 	.db	1
      0005EE 00                    3008 	.db	0
      0005EF 05                    3009 	.uleb128	5
      0005F0 02                    3010 	.db	2
      0005F1 00 00r03rC8           3011 	.dw	0,(Sstm8s_clk$CLK_ITConfig$357)
      0005F5 03                    3012 	.db	3
      0005F6 CA 03                 3013 	.sleb128	458
      0005F8 01                    3014 	.db	1
      0005F9 00                    3015 	.db	0
      0005FA 05                    3016 	.uleb128	5
      0005FB 02                    3017 	.db	2
      0005FC 00 00r03rC8           3018 	.dw	0,(Sstm8s_clk$CLK_ITConfig$359)
      000600 03                    3019 	.db	3
      000601 03                    3020 	.sleb128	3
      000602 01                    3021 	.db	1
      000603 00                    3022 	.db	0
      000604 05                    3023 	.uleb128	5
      000605 02                    3024 	.db	2
      000606 00 00r03rDE           3025 	.dw	0,(Sstm8s_clk$CLK_ITConfig$366)
      00060A 03                    3026 	.db	3
      00060B 01                    3027 	.sleb128	1
      00060C 01                    3028 	.db	1
      00060D 00                    3029 	.db	0
      00060E 05                    3030 	.uleb128	5
      00060F 02                    3031 	.db	2
      000610 00 00r04r0D           3032 	.dw	0,(Sstm8s_clk$CLK_ITConfig$376)
      000614 03                    3033 	.db	3
      000615 02                    3034 	.sleb128	2
      000616 01                    3035 	.db	1
      000617 00                    3036 	.db	0
      000618 05                    3037 	.uleb128	5
      000619 02                    3038 	.db	2
      00061A 00 00r04r11           3039 	.dw	0,(Sstm8s_clk$CLK_ITConfig$378)
      00061E 03                    3040 	.db	3
      00061F 02                    3041 	.sleb128	2
      000620 01                    3042 	.db	1
      000621 00                    3043 	.db	0
      000622 05                    3044 	.uleb128	5
      000623 02                    3045 	.db	2
      000624 00 00r04r19           3046 	.dw	0,(Sstm8s_clk$CLK_ITConfig$380)
      000628 03                    3047 	.db	3
      000629 03                    3048 	.sleb128	3
      00062A 01                    3049 	.db	1
      00062B 00                    3050 	.db	0
      00062C 05                    3051 	.uleb128	5
      00062D 02                    3052 	.db	2
      00062E 00 00r04r21           3053 	.dw	0,(Sstm8s_clk$CLK_ITConfig$381)
      000632 03                    3054 	.db	3
      000633 01                    3055 	.sleb128	1
      000634 01                    3056 	.db	1
      000635 00                    3057 	.db	0
      000636 05                    3058 	.uleb128	5
      000637 02                    3059 	.db	2
      000638 00 00r04r23           3060 	.dw	0,(Sstm8s_clk$CLK_ITConfig$382)
      00063C 03                    3061 	.db	3
      00063D 01                    3062 	.sleb128	1
      00063E 01                    3063 	.db	1
      00063F 00                    3064 	.db	0
      000640 05                    3065 	.uleb128	5
      000641 02                    3066 	.db	2
      000642 00 00r04r23           3067 	.dw	0,(Sstm8s_clk$CLK_ITConfig$383)
      000646 03                    3068 	.db	3
      000647 01                    3069 	.sleb128	1
      000648 01                    3070 	.db	1
      000649 00                    3071 	.db	0
      00064A 05                    3072 	.uleb128	5
      00064B 02                    3073 	.db	2
      00064C 00 00r04r2B           3074 	.dw	0,(Sstm8s_clk$CLK_ITConfig$384)
      000650 03                    3075 	.db	3
      000651 01                    3076 	.sleb128	1
      000652 01                    3077 	.db	1
      000653 00                    3078 	.db	0
      000654 05                    3079 	.uleb128	5
      000655 02                    3080 	.db	2
      000656 00 00r04r2D           3081 	.dw	0,(Sstm8s_clk$CLK_ITConfig$386)
      00065A 03                    3082 	.db	3
      00065B 03                    3083 	.sleb128	3
      00065C 01                    3084 	.db	1
      00065D 00                    3085 	.db	0
      00065E 05                    3086 	.uleb128	5
      00065F 02                    3087 	.db	2
      000660 00 00r04r2D           3088 	.dw	0,(Sstm8s_clk$CLK_ITConfig$388)
      000664 03                    3089 	.db	3
      000665 04                    3090 	.sleb128	4
      000666 01                    3091 	.db	1
      000667 00                    3092 	.db	0
      000668 05                    3093 	.uleb128	5
      000669 02                    3094 	.db	2
      00066A 00 00r04r35           3095 	.dw	0,(Sstm8s_clk$CLK_ITConfig$390)
      00066E 03                    3096 	.db	3
      00066F 03                    3097 	.sleb128	3
      000670 01                    3098 	.db	1
      000671 00                    3099 	.db	0
      000672 05                    3100 	.uleb128	5
      000673 02                    3101 	.db	2
      000674 00 00r04r3D           3102 	.dw	0,(Sstm8s_clk$CLK_ITConfig$391)
      000678 03                    3103 	.db	3
      000679 01                    3104 	.sleb128	1
      00067A 01                    3105 	.db	1
      00067B 00                    3106 	.db	0
      00067C 05                    3107 	.uleb128	5
      00067D 02                    3108 	.db	2
      00067E 00 00r04r3F           3109 	.dw	0,(Sstm8s_clk$CLK_ITConfig$392)
      000682 03                    3110 	.db	3
      000683 01                    3111 	.sleb128	1
      000684 01                    3112 	.db	1
      000685 00                    3113 	.db	0
      000686 05                    3114 	.uleb128	5
      000687 02                    3115 	.db	2
      000688 00 00r04r3F           3116 	.dw	0,(Sstm8s_clk$CLK_ITConfig$393)
      00068C 03                    3117 	.db	3
      00068D 01                    3118 	.sleb128	1
      00068E 01                    3119 	.db	1
      00068F 00                    3120 	.db	0
      000690 05                    3121 	.uleb128	5
      000691 02                    3122 	.db	2
      000692 00 00r04r47           3123 	.dw	0,(Sstm8s_clk$CLK_ITConfig$395)
      000696 03                    3124 	.db	3
      000697 04                    3125 	.sleb128	4
      000698 01                    3126 	.db	1
      000699 00                    3127 	.db	0
      00069A 05                    3128 	.uleb128	5
      00069B 02                    3129 	.db	2
      00069C 00 00r04r47           3130 	.dw	0,(Sstm8s_clk$CLK_ITConfig$396)
      0006A0 03                    3131 	.db	3
      0006A1 02                    3132 	.sleb128	2
      0006A2 01                    3133 	.db	1
      0006A3 00                    3134 	.db	0
      0006A4 05                    3135 	.uleb128	5
      0006A5 02                    3136 	.db	2
      0006A6 00 00r04r4A           3137 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$400)
      0006AA 03                    3138 	.db	3
      0006AB 07                    3139 	.sleb128	7
      0006AC 01                    3140 	.db	1
      0006AD 00                    3141 	.db	0
      0006AE 05                    3142 	.uleb128	5
      0006AF 02                    3143 	.db	2
      0006B0 00 00r04r4B           3144 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$403)
      0006B4 03                    3145 	.db	3
      0006B5 03                    3146 	.sleb128	3
      0006B6 01                    3147 	.db	1
      0006B7 00                    3148 	.db	0
      0006B8 05                    3149 	.uleb128	5
      0006B9 02                    3150 	.db	2
      0006BA 00 00r04r99           3151 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$423)
      0006BE 03                    3152 	.db	3
      0006BF 04                    3153 	.sleb128	4
      0006C0 01                    3154 	.db	1
      0006C1 00                    3155 	.db	0
      0006C2 05                    3156 	.uleb128	5
      0006C3 02                    3157 	.db	2
      0006C4 00 00r04r9C           3158 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$424)
      0006C8 03                    3159 	.db	3
      0006C9 7E                    3160 	.sleb128	-2
      0006CA 01                    3161 	.db	1
      0006CB 00                    3162 	.db	0
      0006CC 05                    3163 	.uleb128	5
      0006CD 02                    3164 	.db	2
      0006CE 00 00r04r9F           3165 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$426)
      0006D2 03                    3166 	.db	3
      0006D3 02                    3167 	.sleb128	2
      0006D4 01                    3168 	.db	1
      0006D5 00                    3169 	.db	0
      0006D6 05                    3170 	.uleb128	5
      0006D7 02                    3171 	.db	2
      0006D8 00 00r04rA4           3172 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$427)
      0006DC 03                    3173 	.db	3
      0006DD 01                    3174 	.sleb128	1
      0006DE 01                    3175 	.db	1
      0006DF 00                    3176 	.db	0
      0006E0 05                    3177 	.uleb128	5
      0006E1 02                    3178 	.db	2
      0006E2 00 00r04rB3           3179 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$430)
      0006E6 03                    3180 	.db	3
      0006E7 04                    3181 	.sleb128	4
      0006E8 01                    3182 	.db	1
      0006E9 00                    3183 	.db	0
      0006EA 05                    3184 	.uleb128	5
      0006EB 02                    3185 	.db	2
      0006EC 00 00r04rB8           3186 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$431)
      0006F0 03                    3187 	.db	3
      0006F1 01                    3188 	.sleb128	1
      0006F2 01                    3189 	.db	1
      0006F3 00                    3190 	.db	0
      0006F4 05                    3191 	.uleb128	5
      0006F5 02                    3192 	.db	2
      0006F6 00 00r04rC5           3193 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$433)
      0006FA 03                    3194 	.db	3
      0006FB 02                    3195 	.sleb128	2
      0006FC 01                    3196 	.db	1
      0006FD 09                    3197 	.db	9
      0006FE 00 02                 3198 	.dw	1+Sstm8s_clk$CLK_SYSCLKConfig$435-Sstm8s_clk$CLK_SYSCLKConfig$433
      000700 00                    3199 	.db	0
      000701 01                    3200 	.uleb128	1
      000702 01                    3201 	.db	1
      000703 00                    3202 	.db	0
      000704 05                    3203 	.uleb128	5
      000705 02                    3204 	.db	2
      000706 00 00r04rC7           3205 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$437)
      00070A 03                    3206 	.db	3
      00070B 8A 04                 3207 	.sleb128	522
      00070D 01                    3208 	.db	1
      00070E 00                    3209 	.db	0
      00070F 05                    3210 	.uleb128	5
      000710 02                    3211 	.db	2
      000711 00 00r04rC8           3212 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$440)
      000715 03                    3213 	.db	3
      000716 03                    3214 	.sleb128	3
      000717 01                    3215 	.db	1
      000718 00                    3216 	.db	0
      000719 05                    3217 	.uleb128	5
      00071A 02                    3218 	.db	2
      00071B 00 00r04rDC           3219 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$445)
      00071F 03                    3220 	.db	3
      000720 05                    3221 	.sleb128	5
      000721 01                    3222 	.db	1
      000722 00                    3223 	.db	0
      000723 05                    3224 	.uleb128	5
      000724 02                    3225 	.db	2
      000725 00 00r04rDF           3226 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$446)
      000729 03                    3227 	.db	3
      00072A 7D                    3228 	.sleb128	-3
      00072B 01                    3229 	.db	1
      00072C 00                    3230 	.db	0
      00072D 05                    3231 	.uleb128	5
      00072E 02                    3232 	.db	2
      00072F 00 00r04rE3           3233 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$448)
      000733 03                    3234 	.db	3
      000734 03                    3235 	.sleb128	3
      000735 01                    3236 	.db	1
      000736 00                    3237 	.db	0
      000737 05                    3238 	.uleb128	5
      000738 02                    3239 	.db	2
      000739 00 00r04rEA           3240 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$451)
      00073D 03                    3241 	.db	3
      00073E 05                    3242 	.sleb128	5
      00073F 01                    3243 	.db	1
      000740 00                    3244 	.db	0
      000741 05                    3245 	.uleb128	5
      000742 02                    3246 	.db	2
      000743 00 00r04rEF           3247 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$453)
      000747 03                    3248 	.db	3
      000748 02                    3249 	.sleb128	2
      000749 01                    3250 	.db	1
      00074A 09                    3251 	.db	9
      00074B 00 02                 3252 	.dw	1+Sstm8s_clk$CLK_SWIMConfig$455-Sstm8s_clk$CLK_SWIMConfig$453
      00074D 00                    3253 	.db	0
      00074E 01                    3254 	.uleb128	1
      00074F 01                    3255 	.db	1
      000750 00                    3256 	.db	0
      000751 05                    3257 	.uleb128	5
      000752 02                    3258 	.db	2
      000753 00 00r04rF1           3259 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$457)
      000757 03                    3260 	.db	3
      000758 A2 04                 3261 	.sleb128	546
      00075A 01                    3262 	.db	1
      00075B 00                    3263 	.db	0
      00075C 05                    3264 	.uleb128	5
      00075D 02                    3265 	.db	2
      00075E 00 00r04rF1           3266 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$459)
      000762 03                    3267 	.db	3
      000763 03                    3268 	.sleb128	3
      000764 01                    3269 	.db	1
      000765 00                    3270 	.db	0
      000766 05                    3271 	.uleb128	5
      000767 02                    3272 	.db	2
      000768 00 00r04rF5           3273 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$460)
      00076C 03                    3274 	.db	3
      00076D 01                    3275 	.sleb128	1
      00076E 01                    3276 	.db	1
      00076F 09                    3277 	.db	9
      000770 00 01                 3278 	.dw	1+Sstm8s_clk$CLK_ClockSecuritySystemEnable$461-Sstm8s_clk$CLK_ClockSecuritySystemEnable$460
      000772 00                    3279 	.db	0
      000773 01                    3280 	.uleb128	1
      000774 01                    3281 	.db	1
      000775 00                    3282 	.db	0
      000776 05                    3283 	.uleb128	5
      000777 02                    3284 	.db	2
      000778 00 00r04rF6           3285 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$463)
      00077C 03                    3286 	.db	3
      00077D AE 04                 3287 	.sleb128	558
      00077F 01                    3288 	.db	1
      000780 00                    3289 	.db	0
      000781 05                    3290 	.uleb128	5
      000782 02                    3291 	.db	2
      000783 00 00r04rF6           3292 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$465)
      000787 03                    3293 	.db	3
      000788 02                    3294 	.sleb128	2
      000789 01                    3295 	.db	1
      00078A 00                    3296 	.db	0
      00078B 05                    3297 	.uleb128	5
      00078C 02                    3298 	.db	2
      00078D 00 00r04rF9           3299 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$466)
      000791 03                    3300 	.db	3
      000792 01                    3301 	.sleb128	1
      000793 01                    3302 	.db	1
      000794 09                    3303 	.db	9
      000795 00 01                 3304 	.dw	1+Sstm8s_clk$CLK_GetSYSCLKSource$467-Sstm8s_clk$CLK_GetSYSCLKSource$466
      000797 00                    3305 	.db	0
      000798 01                    3306 	.uleb128	1
      000799 01                    3307 	.db	1
      00079A 00                    3308 	.db	0
      00079B 05                    3309 	.uleb128	5
      00079C 02                    3310 	.db	2
      00079D 00 00r04rFA           3311 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$469)
      0007A1 03                    3312 	.db	3
      0007A2 B8 04                 3313 	.sleb128	568
      0007A4 01                    3314 	.db	1
      0007A5 00                    3315 	.db	0
      0007A6 05                    3316 	.uleb128	5
      0007A7 02                    3317 	.db	2
      0007A8 00 00r04rFC           3318 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$472)
      0007AC 03                    3319 	.db	3
      0007AD 07                    3320 	.sleb128	7
      0007AE 01                    3321 	.db	1
      0007AF 00                    3322 	.db	0
      0007B0 05                    3323 	.uleb128	5
      0007B1 02                    3324 	.db	2
      0007B2 00 00r04rFF           3325 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$473)
      0007B6 03                    3326 	.db	3
      0007B7 02                    3327 	.sleb128	2
      0007B8 01                    3328 	.db	1
      0007B9 00                    3329 	.db	0
      0007BA 05                    3330 	.uleb128	5
      0007BB 02                    3331 	.db	2
      0007BC 00 00r05r05           3332 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$476)
      0007C0 03                    3333 	.db	3
      0007C1 02                    3334 	.sleb128	2
      0007C2 01                    3335 	.db	1
      0007C3 00                    3336 	.db	0
      0007C4 05                    3337 	.uleb128	5
      0007C5 02                    3338 	.db	2
      0007C6 00 00r05r0A           3339 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$477)
      0007CA 03                    3340 	.db	3
      0007CB 01                    3341 	.sleb128	1
      0007CC 01                    3342 	.db	1
      0007CD 00                    3343 	.db	0
      0007CE 05                    3344 	.uleb128	5
      0007CF 02                    3345 	.db	2
      0007D0 00 00r05r0D           3346 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$478)
      0007D4 03                    3347 	.db	3
      0007D5 01                    3348 	.sleb128	1
      0007D6 01                    3349 	.db	1
      0007D7 00                    3350 	.db	0
      0007D8 05                    3351 	.uleb128	5
      0007D9 02                    3352 	.db	2
      0007DA 00 00r05r12           3353 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$479)
      0007DE 03                    3354 	.db	3
      0007DF 01                    3355 	.sleb128	1
      0007E0 01                    3356 	.db	1
      0007E1 00                    3357 	.db	0
      0007E2 05                    3358 	.uleb128	5
      0007E3 02                    3359 	.db	2
      0007E4 00 00r05r2B           3360 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$488)
      0007E8 03                    3361 	.db	3
      0007E9 02                    3362 	.sleb128	2
      0007EA 01                    3363 	.db	1
      0007EB 00                    3364 	.db	0
      0007EC 05                    3365 	.uleb128	5
      0007ED 02                    3366 	.db	2
      0007EE 00 00r05r31           3367 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$491)
      0007F2 03                    3368 	.db	3
      0007F3 02                    3369 	.sleb128	2
      0007F4 01                    3370 	.db	1
      0007F5 00                    3371 	.db	0
      0007F6 05                    3372 	.uleb128	5
      0007F7 02                    3373 	.db	2
      0007F8 00 00r05r3A           3374 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$494)
      0007FC 03                    3375 	.db	3
      0007FD 04                    3376 	.sleb128	4
      0007FE 01                    3377 	.db	1
      0007FF 00                    3378 	.db	0
      000800 05                    3379 	.uleb128	5
      000801 02                    3380 	.db	2
      000802 00 00r05r42           3381 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$496)
      000806 03                    3382 	.db	3
      000807 03                    3383 	.sleb128	3
      000808 01                    3384 	.db	1
      000809 00                    3385 	.db	0
      00080A 05                    3386 	.uleb128	5
      00080B 02                    3387 	.db	2
      00080C 00 00r05r45           3388 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$497)
      000810 03                    3389 	.db	3
      000811 01                    3390 	.sleb128	1
      000812 01                    3391 	.db	1
      000813 09                    3392 	.db	9
      000814 00 03                 3393 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$499-Sstm8s_clk$CLK_GetClockFreq$497
      000816 00                    3394 	.db	0
      000817 01                    3395 	.uleb128	1
      000818 01                    3396 	.db	1
      000819 00                    3397 	.db	0
      00081A 05                    3398 	.uleb128	5
      00081B 02                    3399 	.db	2
      00081C 00 00r05r48           3400 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$501)
      000820 03                    3401 	.db	3
      000821 DB 04                 3402 	.sleb128	603
      000823 01                    3403 	.db	1
      000824 00                    3404 	.db	0
      000825 05                    3405 	.uleb128	5
      000826 02                    3406 	.db	2
      000827 00 00r05r49           3407 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$504)
      00082B 03                    3408 	.db	3
      00082C 03                    3409 	.sleb128	3
      00082D 01                    3410 	.db	1
      00082E 00                    3411 	.db	0
      00082F 05                    3412 	.uleb128	5
      000830 02                    3413 	.db	2
      000831 00 00r05r76           3414 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$518)
      000835 03                    3415 	.db	3
      000836 03                    3416 	.sleb128	3
      000837 01                    3417 	.db	1
      000838 00                    3418 	.db	0
      000839 05                    3419 	.uleb128	5
      00083A 02                    3420 	.db	2
      00083B 00 00r05r85           3421 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$523)
      00083F 03                    3422 	.db	3
      000840 01                    3423 	.sleb128	1
      000841 01                    3424 	.db	1
      000842 09                    3425 	.db	9
      000843 00 02                 3426 	.dw	1+Sstm8s_clk$CLK_AdjustHSICalibrationValue$525-Sstm8s_clk$CLK_AdjustHSICalibrationValue$523
      000845 00                    3427 	.db	0
      000846 01                    3428 	.uleb128	1
      000847 01                    3429 	.db	1
      000848 00                    3430 	.db	0
      000849 05                    3431 	.uleb128	5
      00084A 02                    3432 	.db	2
      00084B 00 00r05r87           3433 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$527)
      00084F 03                    3434 	.db	3
      000850 ED 04                 3435 	.sleb128	621
      000852 01                    3436 	.db	1
      000853 00                    3437 	.db	0
      000854 05                    3438 	.uleb128	5
      000855 02                    3439 	.db	2
      000856 00 00r05r87           3440 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$529)
      00085A 03                    3441 	.db	3
      00085B 02                    3442 	.sleb128	2
      00085C 01                    3443 	.db	1
      00085D 00                    3444 	.db	0
      00085E 05                    3445 	.uleb128	5
      00085F 02                    3446 	.db	2
      000860 00 00r05r8B           3447 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$530)
      000864 03                    3448 	.db	3
      000865 01                    3449 	.sleb128	1
      000866 01                    3450 	.db	1
      000867 09                    3451 	.db	9
      000868 00 01                 3452 	.dw	1+Sstm8s_clk$CLK_SYSCLKEmergencyClear$531-Sstm8s_clk$CLK_SYSCLKEmergencyClear$530
      00086A 00                    3453 	.db	0
      00086B 01                    3454 	.uleb128	1
      00086C 01                    3455 	.db	1
      00086D 00                    3456 	.db	0
      00086E 05                    3457 	.uleb128	5
      00086F 02                    3458 	.db	2
      000870 00 00r05r8C           3459 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$533)
      000874 03                    3460 	.db	3
      000875 F9 04                 3461 	.sleb128	633
      000877 01                    3462 	.db	1
      000878 00                    3463 	.db	0
      000879 05                    3464 	.uleb128	5
      00087A 02                    3465 	.db	2
      00087B 00 00r05r8C           3466 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$535)
      00087F 03                    3467 	.db	3
      000880 07                    3468 	.sleb128	7
      000881 01                    3469 	.db	1
      000882 00                    3470 	.db	0
      000883 05                    3471 	.uleb128	5
      000884 02                    3472 	.db	2
      000885 00 00r05rCF           3473 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$554)
      000889 03                    3474 	.db	3
      00088A 03                    3475 	.sleb128	3
      00088B 01                    3476 	.db	1
      00088C 00                    3477 	.db	0
      00088D 05                    3478 	.uleb128	5
      00088E 02                    3479 	.db	2
      00088F 00 00r05rD0           3480 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$555)
      000893 03                    3481 	.db	3
      000894 03                    3482 	.sleb128	3
      000895 01                    3483 	.db	1
      000896 00                    3484 	.db	0
      000897 05                    3485 	.uleb128	5
      000898 02                    3486 	.db	2
      000899 00 00r05rD6           3487 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$558)
      00089D 03                    3488 	.db	3
      00089E 02                    3489 	.sleb128	2
      00089F 01                    3490 	.db	1
      0008A0 00                    3491 	.db	0
      0008A1 05                    3492 	.uleb128	5
      0008A2 02                    3493 	.db	2
      0008A3 00 00r05rDB           3494 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$560)
      0008A7 03                    3495 	.db	3
      0008A8 02                    3496 	.sleb128	2
      0008A9 01                    3497 	.db	1
      0008AA 00                    3498 	.db	0
      0008AB 05                    3499 	.uleb128	5
      0008AC 02                    3500 	.db	2
      0008AD 00 00r05rE0           3501 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$563)
      0008B1 03                    3502 	.db	3
      0008B2 02                    3503 	.sleb128	2
      0008B3 01                    3504 	.db	1
      0008B4 00                    3505 	.db	0
      0008B5 05                    3506 	.uleb128	5
      0008B6 02                    3507 	.db	2
      0008B7 00 00r05rE5           3508 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$565)
      0008BB 03                    3509 	.db	3
      0008BC 02                    3510 	.sleb128	2
      0008BD 01                    3511 	.db	1
      0008BE 00                    3512 	.db	0
      0008BF 05                    3513 	.uleb128	5
      0008C0 02                    3514 	.db	2
      0008C1 00 00r05rEA           3515 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$568)
      0008C5 03                    3516 	.db	3
      0008C6 02                    3517 	.sleb128	2
      0008C7 01                    3518 	.db	1
      0008C8 00                    3519 	.db	0
      0008C9 05                    3520 	.uleb128	5
      0008CA 02                    3521 	.db	2
      0008CB 00 00r05rEF           3522 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$570)
      0008CF 03                    3523 	.db	3
      0008D0 02                    3524 	.sleb128	2
      0008D1 01                    3525 	.db	1
      0008D2 00                    3526 	.db	0
      0008D3 05                    3527 	.uleb128	5
      0008D4 02                    3528 	.db	2
      0008D5 00 00r05rF4           3529 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$573)
      0008D9 03                    3530 	.db	3
      0008DA 02                    3531 	.sleb128	2
      0008DB 01                    3532 	.db	1
      0008DC 00                    3533 	.db	0
      0008DD 05                    3534 	.uleb128	5
      0008DE 02                    3535 	.db	2
      0008DF 00 00r05rF9           3536 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$576)
      0008E3 03                    3537 	.db	3
      0008E4 04                    3538 	.sleb128	4
      0008E5 01                    3539 	.db	1
      0008E6 00                    3540 	.db	0
      0008E7 05                    3541 	.uleb128	5
      0008E8 02                    3542 	.db	2
      0008E9 00 00r05rFC           3543 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$578)
      0008ED 03                    3544 	.db	3
      0008EE 03                    3545 	.sleb128	3
      0008EF 01                    3546 	.db	1
      0008F0 00                    3547 	.db	0
      0008F1 05                    3548 	.uleb128	5
      0008F2 02                    3549 	.db	2
      0008F3 00 00r06r04           3550 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$582)
      0008F7 03                    3551 	.db	3
      0008F8 02                    3552 	.sleb128	2
      0008F9 01                    3553 	.db	1
      0008FA 00                    3554 	.db	0
      0008FB 05                    3555 	.uleb128	5
      0008FC 02                    3556 	.db	2
      0008FD 00 00r06r07           3557 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$585)
      000901 03                    3558 	.db	3
      000902 04                    3559 	.sleb128	4
      000903 01                    3560 	.db	1
      000904 00                    3561 	.db	0
      000905 05                    3562 	.uleb128	5
      000906 02                    3563 	.db	2
      000907 00 00r06r08           3564 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$587)
      00090B 03                    3565 	.db	3
      00090C 04                    3566 	.sleb128	4
      00090D 01                    3567 	.db	1
      00090E 00                    3568 	.db	0
      00090F 05                    3569 	.uleb128	5
      000910 02                    3570 	.db	2
      000911 00 00r06r08           3571 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$588)
      000915 03                    3572 	.db	3
      000916 01                    3573 	.sleb128	1
      000917 01                    3574 	.db	1
      000918 09                    3575 	.db	9
      000919 00 01                 3576 	.dw	1+Sstm8s_clk$CLK_GetFlagStatus$589-Sstm8s_clk$CLK_GetFlagStatus$588
      00091B 00                    3577 	.db	0
      00091C 01                    3578 	.uleb128	1
      00091D 01                    3579 	.db	1
      00091E 00                    3580 	.db	0
      00091F 05                    3581 	.uleb128	5
      000920 02                    3582 	.db	2
      000921 00 00r06r09           3583 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$591)
      000925 03                    3584 	.db	3
      000926 AE 05                 3585 	.sleb128	686
      000928 01                    3586 	.db	1
      000929 00                    3587 	.db	0
      00092A 05                    3588 	.uleb128	5
      00092B 02                    3589 	.db	2
      00092C 00 00r06r0A           3590 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$594)
      000930 03                    3591 	.db	3
      000931 05                    3592 	.sleb128	5
      000932 01                    3593 	.db	1
      000933 00                    3594 	.db	0
      000934 05                    3595 	.uleb128	5
      000935 02                    3596 	.db	2
      000936 00 00r06r2C           3597 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$605)
      00093A 03                    3598 	.db	3
      00093B 02                    3599 	.sleb128	2
      00093C 01                    3600 	.db	1
      00093D 00                    3601 	.db	0
      00093E 05                    3602 	.uleb128	5
      00093F 02                    3603 	.db	2
      000940 00 00r06r2F           3604 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$607)
      000944 03                    3605 	.db	3
      000945 03                    3606 	.sleb128	3
      000946 01                    3607 	.db	1
      000947 00                    3608 	.db	0
      000948 05                    3609 	.uleb128	5
      000949 02                    3610 	.db	2
      00094A 00 00r06r34           3611 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$610)
      00094E 03                    3612 	.db	3
      00094F 02                    3613 	.sleb128	2
      000950 01                    3614 	.db	1
      000951 00                    3615 	.db	0
      000952 05                    3616 	.uleb128	5
      000953 02                    3617 	.db	2
      000954 00 00r06r3B           3618 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$613)
      000958 03                    3619 	.db	3
      000959 04                    3620 	.sleb128	4
      00095A 01                    3621 	.db	1
      00095B 00                    3622 	.db	0
      00095C 05                    3623 	.uleb128	5
      00095D 02                    3624 	.db	2
      00095E 00 00r06r3E           3625 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$616)
      000962 03                    3626 	.db	3
      000963 06                    3627 	.sleb128	6
      000964 01                    3628 	.db	1
      000965 00                    3629 	.db	0
      000966 05                    3630 	.uleb128	5
      000967 02                    3631 	.db	2
      000968 00 00r06r43           3632 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$619)
      00096C 03                    3633 	.db	3
      00096D 02                    3634 	.sleb128	2
      00096E 01                    3635 	.db	1
      00096F 00                    3636 	.db	0
      000970 05                    3637 	.uleb128	5
      000971 02                    3638 	.db	2
      000972 00 00r06r48           3639 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$622)
      000976 03                    3640 	.db	3
      000977 04                    3641 	.sleb128	4
      000978 01                    3642 	.db	1
      000979 00                    3643 	.db	0
      00097A 05                    3644 	.uleb128	5
      00097B 02                    3645 	.db	2
      00097C 00 00r06r4A           3646 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$624)
      000980 03                    3647 	.db	3
      000981 05                    3648 	.sleb128	5
      000982 01                    3649 	.db	1
      000983 00                    3650 	.db	0
      000984 05                    3651 	.uleb128	5
      000985 02                    3652 	.db	2
      000986 00 00r06r4A           3653 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$625)
      00098A 03                    3654 	.db	3
      00098B 01                    3655 	.sleb128	1
      00098C 01                    3656 	.db	1
      00098D 09                    3657 	.db	9
      00098E 00 03                 3658 	.dw	1+Sstm8s_clk$CLK_GetITStatus$627-Sstm8s_clk$CLK_GetITStatus$625
      000990 00                    3659 	.db	0
      000991 01                    3660 	.uleb128	1
      000992 01                    3661 	.db	1
      000993 00                    3662 	.db	0
      000994 05                    3663 	.uleb128	5
      000995 02                    3664 	.db	2
      000996 00 00r06r4D           3665 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$629)
      00099A 03                    3666 	.db	3
      00099B D8 05                 3667 	.sleb128	728
      00099D 01                    3668 	.db	1
      00099E 00                    3669 	.db	0
      00099F 05                    3670 	.uleb128	5
      0009A0 02                    3671 	.db	2
      0009A1 00 00r06r4D           3672 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$631)
      0009A5 03                    3673 	.db	3
      0009A6 03                    3674 	.sleb128	3
      0009A7 01                    3675 	.db	1
      0009A8 00                    3676 	.db	0
      0009A9 05                    3677 	.uleb128	5
      0009AA 02                    3678 	.db	2
      0009AB 00 00r06r6D           3679 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$642)
      0009AF 03                    3680 	.db	3
      0009B0 02                    3681 	.sleb128	2
      0009B1 01                    3682 	.db	1
      0009B2 00                    3683 	.db	0
      0009B3 05                    3684 	.uleb128	5
      0009B4 02                    3685 	.db	2
      0009B5 00 00r06r70           3686 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$644)
      0009B9 03                    3687 	.db	3
      0009BA 03                    3688 	.sleb128	3
      0009BB 01                    3689 	.db	1
      0009BC 00                    3690 	.db	0
      0009BD 05                    3691 	.uleb128	5
      0009BE 02                    3692 	.db	2
      0009BF 00 00r06r75           3693 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$647)
      0009C3 03                    3694 	.db	3
      0009C4 05                    3695 	.sleb128	5
      0009C5 01                    3696 	.db	1
      0009C6 00                    3697 	.db	0
      0009C7 05                    3698 	.uleb128	5
      0009C8 02                    3699 	.db	2
      0009C9 00 00r06r79           3700 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$649)
      0009CD 03                    3701 	.db	3
      0009CE 03                    3702 	.sleb128	3
      0009CF 01                    3703 	.db	1
      0009D0 09                    3704 	.db	9
      0009D1 00 01                 3705 	.dw	1+Sstm8s_clk$CLK_ClearITPendingBit$650-Sstm8s_clk$CLK_ClearITPendingBit$649
      0009D3 00                    3706 	.db	0
      0009D4 01                    3707 	.uleb128	1
      0009D5 01                    3708 	.db	1
      0009D6                       3709 Ldebug_line_end:
                                   3710 
                                   3711 	.area .debug_loc (NOLOAD)
      000000                       3712 Ldebug_loc_start:
      000000 00 00r06r6D           3713 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      000004 00 00r06r7A           3714 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$651)
      000008 00 02                 3715 	.dw	2
      00000A 78                    3716 	.db	120
      00000B 01                    3717 	.sleb128	1
      00000C 00 00r06r6C           3718 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      000010 00 00r06r6D           3719 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      000014 00 02                 3720 	.dw	2
      000016 78                    3721 	.db	120
      000017 02                    3722 	.sleb128	2
      000018 00 00r06r66           3723 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      00001C 00 00r06r6C           3724 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      000020 00 02                 3725 	.dw	2
      000022 78                    3726 	.db	120
      000023 06                    3727 	.sleb128	6
      000024 00 00r06r64           3728 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      000028 00 00r06r66           3729 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      00002C 00 02                 3730 	.dw	2
      00002E 78                    3731 	.db	120
      00002F 04                    3732 	.sleb128	4
      000030 00 00r06r62           3733 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      000034 00 00r06r64           3734 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      000038 00 02                 3735 	.dw	2
      00003A 78                    3736 	.db	120
      00003B 03                    3737 	.sleb128	3
      00003C 00 00r06r60           3738 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      000040 00 00r06r62           3739 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      000044 00 02                 3740 	.dw	2
      000046 78                    3741 	.db	120
      000047 02                    3742 	.sleb128	2
      000048 00 00r06r5F           3743 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      00004C 00 00r06r60           3744 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      000050 00 02                 3745 	.dw	2
      000052 78                    3746 	.db	120
      000053 01                    3747 	.sleb128	1
      000054 00 00r06r5D           3748 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      000058 00 00r06r5F           3749 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      00005C 00 02                 3750 	.dw	2
      00005E 78                    3751 	.db	120
      00005F 01                    3752 	.sleb128	1
      000060 00 00r06r59           3753 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000064 00 00r06r5D           3754 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      000068 00 02                 3755 	.dw	2
      00006A 78                    3756 	.db	120
      00006B 02                    3757 	.sleb128	2
      00006C 00 00r06r55           3758 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$632)
      000070 00 00r06r59           3759 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000074 00 02                 3760 	.dw	2
      000076 78                    3761 	.db	120
      000077 01                    3762 	.sleb128	1
      000078 00 00r06r4D           3763 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$630)
      00007C 00 00r06r55           3764 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$632)
      000080 00 02                 3765 	.dw	2
      000082 78                    3766 	.db	120
      000083 01                    3767 	.sleb128	1
      000084 00 00 00 00           3768 	.dw	0,0
      000088 00 00 00 00           3769 	.dw	0,0
      00008C 00 00r06r4C           3770 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$626)
      000090 00 00r06r4D           3771 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$628)
      000094 00 02                 3772 	.dw	2
      000096 78                    3773 	.db	120
      000097 01                    3774 	.sleb128	1
      000098 00 00r06r43           3775 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$617)
      00009C 00 00r06r4C           3776 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$626)
      0000A0 00 02                 3777 	.dw	2
      0000A2 78                    3778 	.db	120
      0000A3 02                    3779 	.sleb128	2
      0000A4 00 00r06r34           3780 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$608)
      0000A8 00 00r06r43           3781 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$617)
      0000AC 00 02                 3782 	.dw	2
      0000AE 78                    3783 	.db	120
      0000AF 02                    3784 	.sleb128	2
      0000B0 00 00r06r2C           3785 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000B4 00 00r06r34           3786 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$608)
      0000B8 00 02                 3787 	.dw	2
      0000BA 78                    3788 	.db	120
      0000BB 02                    3789 	.sleb128	2
      0000BC 00 00r06r2B           3790 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000C0 00 00r06r2C           3791 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000C4 00 02                 3792 	.dw	2
      0000C6 78                    3793 	.db	120
      0000C7 03                    3794 	.sleb128	3
      0000C8 00 00r06r25           3795 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000CC 00 00r06r2B           3796 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000D0 00 02                 3797 	.dw	2
      0000D2 78                    3798 	.db	120
      0000D3 07                    3799 	.sleb128	7
      0000D4 00 00r06r23           3800 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000D8 00 00r06r25           3801 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000DC 00 02                 3802 	.dw	2
      0000DE 78                    3803 	.db	120
      0000DF 05                    3804 	.sleb128	5
      0000E0 00 00r06r21           3805 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      0000E4 00 00r06r23           3806 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000E8 00 02                 3807 	.dw	2
      0000EA 78                    3808 	.db	120
      0000EB 04                    3809 	.sleb128	4
      0000EC 00 00r06r1F           3810 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      0000F0 00 00r06r21           3811 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      0000F4 00 02                 3812 	.dw	2
      0000F6 78                    3813 	.db	120
      0000F7 03                    3814 	.sleb128	3
      0000F8 00 00r06r1B           3815 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      0000FC 00 00r06r1F           3816 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      000100 00 02                 3817 	.dw	2
      000102 78                    3818 	.db	120
      000103 02                    3819 	.sleb128	2
      000104 00 00r06r19           3820 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      000108 00 00r06r1B           3821 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      00010C 00 02                 3822 	.dw	2
      00010E 78                    3823 	.db	120
      00010F 02                    3824 	.sleb128	2
      000110 00 00r06r14           3825 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      000114 00 00r06r19           3826 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      000118 00 02                 3827 	.dw	2
      00011A 78                    3828 	.db	120
      00011B 03                    3829 	.sleb128	3
      00011C 00 00r06r13           3830 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$595)
      000120 00 00r06r14           3831 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      000124 00 02                 3832 	.dw	2
      000126 78                    3833 	.db	120
      000127 02                    3834 	.sleb128	2
      000128 00 00r06r0A           3835 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)
      00012C 00 00r06r13           3836 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$595)
      000130 00 02                 3837 	.dw	2
      000132 78                    3838 	.db	120
      000133 02                    3839 	.sleb128	2
      000134 00 00r06r09           3840 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$592)
      000138 00 00r06r0A           3841 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)
      00013C 00 02                 3842 	.dw	2
      00013E 78                    3843 	.db	120
      00013F 01                    3844 	.sleb128	1
      000140 00 00 00 00           3845 	.dw	0,0
      000144 00 00 00 00           3846 	.dw	0,0
      000148 00 00r06r01           3847 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      00014C 00 00r06r09           3848 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$590)
      000150 00 02                 3849 	.dw	2
      000152 78                    3850 	.db	120
      000153 01                    3851 	.sleb128	1
      000154 00 00r05rFE           3852 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$579)
      000158 00 00r06r01           3853 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      00015C 00 02                 3854 	.dw	2
      00015E 78                    3855 	.db	120
      00015F 03                    3856 	.sleb128	3
      000160 00 00r05rF4           3857 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$571)
      000164 00 00r05rFE           3858 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$579)
      000168 00 02                 3859 	.dw	2
      00016A 78                    3860 	.db	120
      00016B 01                    3861 	.sleb128	1
      00016C 00 00r05rEA           3862 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$566)
      000170 00 00r05rF4           3863 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$571)
      000174 00 02                 3864 	.dw	2
      000176 78                    3865 	.db	120
      000177 01                    3866 	.sleb128	1
      000178 00 00r05rE0           3867 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$561)
      00017C 00 00r05rEA           3868 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$566)
      000180 00 02                 3869 	.dw	2
      000182 78                    3870 	.db	120
      000183 01                    3871 	.sleb128	1
      000184 00 00r05rD6           3872 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$556)
      000188 00 00r05rE0           3873 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$561)
      00018C 00 02                 3874 	.dw	2
      00018E 78                    3875 	.db	120
      00018F 01                    3876 	.sleb128	1
      000190 00 00r05rCF           3877 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      000194 00 00r05rD6           3878 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$556)
      000198 00 02                 3879 	.dw	2
      00019A 78                    3880 	.db	120
      00019B 01                    3881 	.sleb128	1
      00019C 00 00r05rCE           3882 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      0001A0 00 00r05rCF           3883 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      0001A4 00 02                 3884 	.dw	2
      0001A6 78                    3885 	.db	120
      0001A7 03                    3886 	.sleb128	3
      0001A8 00 00r05rCC           3887 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      0001AC 00 00r05rCE           3888 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      0001B0 00 02                 3889 	.dw	2
      0001B2 78                    3890 	.db	120
      0001B3 05                    3891 	.sleb128	5
      0001B4 00 00r05rC6           3892 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      0001B8 00 00r05rCC           3893 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      0001BC 00 02                 3894 	.dw	2
      0001BE 78                    3895 	.db	120
      0001BF 09                    3896 	.sleb128	9
      0001C0 00 00r05rC4           3897 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      0001C4 00 00r05rC6           3898 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      0001C8 00 02                 3899 	.dw	2
      0001CA 78                    3900 	.db	120
      0001CB 08                    3901 	.sleb128	8
      0001CC 00 00r05rC2           3902 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      0001D0 00 00r05rC4           3903 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      0001D4 00 02                 3904 	.dw	2
      0001D6 78                    3905 	.db	120
      0001D7 07                    3906 	.sleb128	7
      0001D8 00 00r05rC0           3907 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      0001DC 00 00r05rC2           3908 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      0001E0 00 02                 3909 	.dw	2
      0001E2 78                    3910 	.db	120
      0001E3 06                    3911 	.sleb128	6
      0001E4 00 00r05rBE           3912 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      0001E8 00 00r05rC0           3913 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      0001EC 00 02                 3914 	.dw	2
      0001EE 78                    3915 	.db	120
      0001EF 05                    3916 	.sleb128	5
      0001F0 00 00r05rBC           3917 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      0001F4 00 00r05rBE           3918 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      0001F8 00 02                 3919 	.dw	2
      0001FA 78                    3920 	.db	120
      0001FB 03                    3921 	.sleb128	3
      0001FC 00 00r05rBB           3922 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      000200 00 00r05rBC           3923 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      000204 00 02                 3924 	.dw	2
      000206 78                    3925 	.db	120
      000207 01                    3926 	.sleb128	1
      000208 00 00r05rB6           3927 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      00020C 00 00r05rBB           3928 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      000210 00 02                 3929 	.dw	2
      000212 78                    3930 	.db	120
      000213 01                    3931 	.sleb128	1
      000214 00 00r05rB1           3932 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      000218 00 00r05rB6           3933 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      00021C 00 02                 3934 	.dw	2
      00021E 78                    3935 	.db	120
      00021F 01                    3936 	.sleb128	1
      000220 00 00r05rAC           3937 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000224 00 00r05rB1           3938 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      000228 00 02                 3939 	.dw	2
      00022A 78                    3940 	.db	120
      00022B 01                    3941 	.sleb128	1
      00022C 00 00r05rA7           3942 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      000230 00 00r05rAC           3943 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000234 00 02                 3944 	.dw	2
      000236 78                    3945 	.db	120
      000237 01                    3946 	.sleb128	1
      000238 00 00r05rA2           3947 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      00023C 00 00r05rA7           3948 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      000240 00 02                 3949 	.dw	2
      000242 78                    3950 	.db	120
      000243 01                    3951 	.sleb128	1
      000244 00 00r05r9D           3952 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      000248 00 00r05rA2           3953 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      00024C 00 02                 3954 	.dw	2
      00024E 78                    3955 	.db	120
      00024F 01                    3956 	.sleb128	1
      000250 00 00r05r98           3957 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      000254 00 00r05r9D           3958 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      000258 00 02                 3959 	.dw	2
      00025A 78                    3960 	.db	120
      00025B 01                    3961 	.sleb128	1
      00025C 00 00r05r93           3962 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$536)
      000260 00 00r05r98           3963 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      000264 00 02                 3964 	.dw	2
      000266 78                    3965 	.db	120
      000267 01                    3966 	.sleb128	1
      000268 00 00r05r8C           3967 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$534)
      00026C 00 00r05r93           3968 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$536)
      000270 00 02                 3969 	.dw	2
      000272 78                    3970 	.db	120
      000273 01                    3971 	.sleb128	1
      000274 00 00 00 00           3972 	.dw	0,0
      000278 00 00 00 00           3973 	.dw	0,0
      00027C 00 00r05r87           3974 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$528)
      000280 00 00r05r8C           3975 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$532)
      000284 00 02                 3976 	.dw	2
      000286 78                    3977 	.db	120
      000287 01                    3978 	.sleb128	1
      000288 00 00 00 00           3979 	.dw	0,0
      00028C 00 00 00 00           3980 	.dw	0,0
      000290 00 00r05r86           3981 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$524)
      000294 00 00r05r87           3982 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$526)
      000298 00 02                 3983 	.dw	2
      00029A 78                    3984 	.db	120
      00029B 01                    3985 	.sleb128	1
      00029C 00 00r05r80           3986 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002A0 00 00r05r86           3987 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$524)
      0002A4 00 02                 3988 	.dw	2
      0002A6 78                    3989 	.db	120
      0002A7 02                    3990 	.sleb128	2
      0002A8 00 00r05r7B           3991 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      0002AC 00 00r05r80           3992 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002B0 00 02                 3993 	.dw	2
      0002B2 78                    3994 	.db	120
      0002B3 03                    3995 	.sleb128	3
      0002B4 00 00r00r00           3996 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      0002B8 00 00r05r7B           3997 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      0002BC 00 02                 3998 	.dw	2
      0002BE 78                    3999 	.db	120
      0002BF 02                    4000 	.sleb128	2
      0002C0 00 00r05r7A           4001 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$519)
      0002C4 00 00r00r00           4002 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      0002C8 00 02                 4003 	.dw	2
      0002CA 78                    4004 	.db	120
      0002CB 03                    4005 	.sleb128	3
      0002CC 00 00r05r76           4006 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      0002D0 00 00r05r7A           4007 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$519)
      0002D4 00 02                 4008 	.dw	2
      0002D6 78                    4009 	.db	120
      0002D7 02                    4010 	.sleb128	2
      0002D8 00 00r05r75           4011 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      0002DC 00 00r05r76           4012 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      0002E0 00 02                 4013 	.dw	2
      0002E2 78                    4014 	.db	120
      0002E3 03                    4015 	.sleb128	3
      0002E4 00 00r05r6F           4016 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      0002E8 00 00r05r75           4017 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      0002EC 00 02                 4018 	.dw	2
      0002EE 78                    4019 	.db	120
      0002EF 07                    4020 	.sleb128	7
      0002F0 00 00r05r6D           4021 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      0002F4 00 00r05r6F           4022 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      0002F8 00 02                 4023 	.dw	2
      0002FA 78                    4024 	.db	120
      0002FB 05                    4025 	.sleb128	5
      0002FC 00 00r05r6B           4026 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      000300 00 00r05r6D           4027 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      000304 00 02                 4028 	.dw	2
      000306 78                    4029 	.db	120
      000307 04                    4030 	.sleb128	4
      000308 00 00r05r69           4031 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      00030C 00 00r05r6B           4032 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      000310 00 02                 4033 	.dw	2
      000312 78                    4034 	.db	120
      000313 03                    4035 	.sleb128	3
      000314 00 00r05r68           4036 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      000318 00 00r05r69           4037 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      00031C 00 02                 4038 	.dw	2
      00031E 78                    4039 	.db	120
      00031F 02                    4040 	.sleb128	2
      000320 00 00r05r64           4041 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      000324 00 00r05r68           4042 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      000328 00 02                 4043 	.dw	2
      00032A 78                    4044 	.db	120
      00032B 02                    4045 	.sleb128	2
      00032C 00 00r05r60           4046 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      000330 00 00r05r64           4047 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      000334 00 02                 4048 	.dw	2
      000336 78                    4049 	.db	120
      000337 02                    4050 	.sleb128	2
      000338 00 00r05r5C           4051 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      00033C 00 00r05r60           4052 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      000340 00 02                 4053 	.dw	2
      000342 78                    4054 	.db	120
      000343 02                    4055 	.sleb128	2
      000344 00 00r05r58           4056 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000348 00 00r05r5C           4057 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      00034C 00 02                 4058 	.dw	2
      00034E 78                    4059 	.db	120
      00034F 02                    4060 	.sleb128	2
      000350 00 00r05r54           4061 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      000354 00 00r05r58           4062 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000358 00 02                 4063 	.dw	2
      00035A 78                    4064 	.db	120
      00035B 02                    4065 	.sleb128	2
      00035C 00 00r05r50           4066 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$505)
      000360 00 00r05r54           4067 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      000364 00 02                 4068 	.dw	2
      000366 78                    4069 	.db	120
      000367 02                    4070 	.sleb128	2
      000368 00 00r05r49           4071 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)
      00036C 00 00r05r50           4072 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$505)
      000370 00 02                 4073 	.dw	2
      000372 78                    4074 	.db	120
      000373 02                    4075 	.sleb128	2
      000374 00 00r05r48           4076 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$502)
      000378 00 00r05r49           4077 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)
      00037C 00 02                 4078 	.dw	2
      00037E 78                    4079 	.db	120
      00037F 01                    4080 	.sleb128	1
      000380 00 00 00 00           4081 	.dw	0,0
      000384 00 00 00 00           4082 	.dw	0,0
      000388 00 00r05r47           4083 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$498)
      00038C 00 00r05r48           4084 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$500)
      000390 00 02                 4085 	.dw	2
      000392 78                    4086 	.db	120
      000393 01                    4087 	.sleb128	1
      000394 00 00r05r31           4088 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$489)
      000398 00 00r05r47           4089 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$498)
      00039C 00 02                 4090 	.dw	2
      00039E 78                    4091 	.db	120
      00039F 05                    4092 	.sleb128	5
      0003A0 00 00r05r26           4093 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      0003A4 00 00r05r31           4094 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$489)
      0003A8 00 02                 4095 	.dw	2
      0003AA 78                    4096 	.db	120
      0003AB 05                    4097 	.sleb128	5
      0003AC 00 00r05r21           4098 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      0003B0 00 00r05r26           4099 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      0003B4 00 02                 4100 	.dw	2
      0003B6 78                    4101 	.db	120
      0003B7 0D                    4102 	.sleb128	13
      0003B8 00 00r05r1F           4103 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      0003BC 00 00r05r21           4104 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      0003C0 00 02                 4105 	.dw	2
      0003C2 78                    4106 	.db	120
      0003C3 0C                    4107 	.sleb128	12
      0003C4 00 00r05r1D           4108 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      0003C8 00 00r05r1F           4109 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      0003CC 00 02                 4110 	.dw	2
      0003CE 78                    4111 	.db	120
      0003CF 0B                    4112 	.sleb128	11
      0003D0 00 00r05r1B           4113 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      0003D4 00 00r05r1D           4114 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      0003D8 00 02                 4115 	.dw	2
      0003DA 78                    4116 	.db	120
      0003DB 0A                    4117 	.sleb128	10
      0003DC 00 00r05r19           4118 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0003E0 00 00r05r1B           4119 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      0003E4 00 02                 4120 	.dw	2
      0003E6 78                    4121 	.db	120
      0003E7 09                    4122 	.sleb128	9
      0003E8 00 00r05r17           4123 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      0003EC 00 00r05r19           4124 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0003F0 00 02                 4125 	.dw	2
      0003F2 78                    4126 	.db	120
      0003F3 07                    4127 	.sleb128	7
      0003F4 00 00r05r05           4128 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      0003F8 00 00r05r17           4129 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      0003FC 00 02                 4130 	.dw	2
      0003FE 78                    4131 	.db	120
      0003FF 05                    4132 	.sleb128	5
      000400 00 00r04rFC           4133 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      000404 00 00r05r05           4134 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      000408 00 02                 4135 	.dw	2
      00040A 78                    4136 	.db	120
      00040B 05                    4137 	.sleb128	5
      00040C 00 00r04rFA           4138 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)
      000410 00 00r04rFC           4139 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      000414 00 02                 4140 	.dw	2
      000416 78                    4141 	.db	120
      000417 01                    4142 	.sleb128	1
      000418 00 00 00 00           4143 	.dw	0,0
      00041C 00 00 00 00           4144 	.dw	0,0
      000420 00 00r04rF6           4145 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)
      000424 00 00r04rFA           4146 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$468)
      000428 00 02                 4147 	.dw	2
      00042A 78                    4148 	.db	120
      00042B 01                    4149 	.sleb128	1
      00042C 00 00 00 00           4150 	.dw	0,0
      000430 00 00 00 00           4151 	.dw	0,0
      000434 00 00r04rF1           4152 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)
      000438 00 00r04rF6           4153 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$462)
      00043C 00 02                 4154 	.dw	2
      00043E 78                    4155 	.db	120
      00043F 01                    4156 	.sleb128	1
      000440 00 00 00 00           4157 	.dw	0,0
      000444 00 00 00 00           4158 	.dw	0,0
      000448 00 00r04rF0           4159 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      00044C 00 00r04rF1           4160 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$456)
      000450 00 02                 4161 	.dw	2
      000452 78                    4162 	.db	120
      000453 01                    4163 	.sleb128	1
      000454 00 00r04rDC           4164 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      000458 00 00r04rF0           4165 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      00045C 00 02                 4166 	.dw	2
      00045E 78                    4167 	.db	120
      00045F 02                    4168 	.sleb128	2
      000460 00 00r04rD6           4169 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      000464 00 00r04rDC           4170 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      000468 00 02                 4171 	.dw	2
      00046A 78                    4172 	.db	120
      00046B 06                    4173 	.sleb128	6
      00046C 00 00r04rD4           4174 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      000470 00 00r04rD6           4175 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      000474 00 02                 4176 	.dw	2
      000476 78                    4177 	.db	120
      000477 04                    4178 	.sleb128	4
      000478 00 00r04rD2           4179 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      00047C 00 00r04rD4           4180 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      000480 00 02                 4181 	.dw	2
      000482 78                    4182 	.db	120
      000483 03                    4183 	.sleb128	3
      000484 00 00r04rC8           4184 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      000488 00 00r04rD2           4185 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      00048C 00 02                 4186 	.dw	2
      00048E 78                    4187 	.db	120
      00048F 02                    4188 	.sleb128	2
      000490 00 00r04rC7           4189 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)
      000494 00 00r04rC8           4190 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      000498 00 02                 4191 	.dw	2
      00049A 78                    4192 	.db	120
      00049B 01                    4193 	.sleb128	1
      00049C 00 00 00 00           4194 	.dw	0,0
      0004A0 00 00 00 00           4195 	.dw	0,0
      0004A4 00 00r04rC6           4196 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      0004A8 00 00r04rC7           4197 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$436)
      0004AC 00 02                 4198 	.dw	2
      0004AE 78                    4199 	.db	120
      0004AF 01                    4200 	.sleb128	1
      0004B0 00 00r04r99           4201 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      0004B4 00 00r04rC6           4202 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      0004B8 00 02                 4203 	.dw	2
      0004BA 78                    4204 	.db	120
      0004BB 02                    4205 	.sleb128	2
      0004BC 00 00r04r97           4206 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      0004C0 00 00r04r99           4207 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      0004C4 00 02                 4208 	.dw	2
      0004C6 78                    4209 	.db	120
      0004C7 03                    4210 	.sleb128	3
      0004C8 00 00r04r95           4211 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      0004CC 00 00r04r97           4212 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      0004D0 00 02                 4213 	.dw	2
      0004D2 78                    4214 	.db	120
      0004D3 04                    4215 	.sleb128	4
      0004D4 00 00r04r8F           4216 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      0004D8 00 00r04r95           4217 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      0004DC 00 02                 4218 	.dw	2
      0004DE 78                    4219 	.db	120
      0004DF 08                    4220 	.sleb128	8
      0004E0 00 00r04r8D           4221 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      0004E4 00 00r04r8F           4222 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      0004E8 00 02                 4223 	.dw	2
      0004EA 78                    4224 	.db	120
      0004EB 07                    4225 	.sleb128	7
      0004EC 00 00r04r8B           4226 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      0004F0 00 00r04r8D           4227 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      0004F4 00 02                 4228 	.dw	2
      0004F6 78                    4229 	.db	120
      0004F7 06                    4230 	.sleb128	6
      0004F8 00 00r04r89           4231 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      0004FC 00 00r04r8B           4232 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      000500 00 02                 4233 	.dw	2
      000502 78                    4234 	.db	120
      000503 05                    4235 	.sleb128	5
      000504 00 00r04r87           4236 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000508 00 00r04r89           4237 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      00050C 00 02                 4238 	.dw	2
      00050E 78                    4239 	.db	120
      00050F 04                    4240 	.sleb128	4
      000510 00 00r04r86           4241 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000514 00 00r04r87           4242 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000518 00 02                 4243 	.dw	2
      00051A 78                    4244 	.db	120
      00051B 02                    4245 	.sleb128	2
      00051C 00 00r04r81           4246 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      000520 00 00r04r86           4247 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000524 00 02                 4248 	.dw	2
      000526 78                    4249 	.db	120
      000527 02                    4250 	.sleb128	2
      000528 00 00r04r7C           4251 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      00052C 00 00r04r81           4252 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      000530 00 02                 4253 	.dw	2
      000532 78                    4254 	.db	120
      000533 02                    4255 	.sleb128	2
      000534 00 00r04r77           4256 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      000538 00 00r04r7C           4257 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      00053C 00 02                 4258 	.dw	2
      00053E 78                    4259 	.db	120
      00053F 02                    4260 	.sleb128	2
      000540 00 00r04r72           4261 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      000544 00 00r04r77           4262 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      000548 00 02                 4263 	.dw	2
      00054A 78                    4264 	.db	120
      00054B 02                    4265 	.sleb128	2
      00054C 00 00r04r6D           4266 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      000550 00 00r04r72           4267 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      000554 00 02                 4268 	.dw	2
      000556 78                    4269 	.db	120
      000557 02                    4270 	.sleb128	2
      000558 00 00r04r68           4271 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      00055C 00 00r04r6D           4272 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      000560 00 02                 4273 	.dw	2
      000562 78                    4274 	.db	120
      000563 02                    4275 	.sleb128	2
      000564 00 00r04r63           4276 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000568 00 00r04r68           4277 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      00056C 00 02                 4278 	.dw	2
      00056E 78                    4279 	.db	120
      00056F 02                    4280 	.sleb128	2
      000570 00 00r04r5E           4281 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000574 00 00r04r63           4282 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000578 00 02                 4283 	.dw	2
      00057A 78                    4284 	.db	120
      00057B 02                    4285 	.sleb128	2
      00057C 00 00r04r59           4286 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      000580 00 00r04r5E           4287 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000584 00 02                 4288 	.dw	2
      000586 78                    4289 	.db	120
      000587 02                    4290 	.sleb128	2
      000588 00 00r04r54           4291 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      00058C 00 00r04r59           4292 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      000590 00 02                 4293 	.dw	2
      000592 78                    4294 	.db	120
      000593 02                    4295 	.sleb128	2
      000594 00 00r04r4B           4296 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      000598 00 00r04r54           4297 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      00059C 00 02                 4298 	.dw	2
      00059E 78                    4299 	.db	120
      00059F 02                    4300 	.sleb128	2
      0005A0 00 00r04r4A           4301 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)
      0005A4 00 00r04r4B           4302 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      0005A8 00 02                 4303 	.dw	2
      0005AA 78                    4304 	.db	120
      0005AB 01                    4305 	.sleb128	1
      0005AC 00 00r04r49           4306 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      0005B0 00 00r04r4A           4307 	.dw	0,(Sstm8s_clk$CLK_ITConfig$399)
      0005B4 00 02                 4308 	.dw	2
      0005B6 78                    4309 	.db	120
      0005B7 7E                    4310 	.sleb128	-2
      0005B8 00 00r04r48           4311 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      0005BC 00 00r04r49           4312 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      0005C0 00 02                 4313 	.dw	2
      0005C2 78                    4314 	.db	120
      0005C3 7F                    4315 	.sleb128	-1
      0005C4 00 00r04r0D           4316 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      0005C8 00 00r04r48           4317 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      0005CC 00 02                 4318 	.dw	2
      0005CE 78                    4319 	.db	120
      0005CF 01                    4320 	.sleb128	1
      0005D0 00 00r04r0C           4321 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      0005D4 00 00r04r0D           4322 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      0005D8 00 02                 4323 	.dw	2
      0005DA 78                    4324 	.db	120
      0005DB 03                    4325 	.sleb128	3
      0005DC 00 00r04r06           4326 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      0005E0 00 00r04r0C           4327 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      0005E4 00 02                 4328 	.dw	2
      0005E6 78                    4329 	.db	120
      0005E7 07                    4330 	.sleb128	7
      0005E8 00 00r04r04           4331 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      0005EC 00 00r04r06           4332 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      0005F0 00 02                 4333 	.dw	2
      0005F2 78                    4334 	.db	120
      0005F3 06                    4335 	.sleb128	6
      0005F4 00 00r04r02           4336 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      0005F8 00 00r04r04           4337 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      0005FC 00 02                 4338 	.dw	2
      0005FE 78                    4339 	.db	120
      0005FF 05                    4340 	.sleb128	5
      000600 00 00r04r00           4341 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      000604 00 00r04r02           4342 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      000608 00 02                 4343 	.dw	2
      00060A 78                    4344 	.db	120
      00060B 04                    4345 	.sleb128	4
      00060C 00 00r03rFE           4346 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      000610 00 00r04r00           4347 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      000614 00 02                 4348 	.dw	2
      000616 78                    4349 	.db	120
      000617 03                    4350 	.sleb128	3
      000618 00 00r03rF5           4351 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      00061C 00 00r03rFE           4352 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      000620 00 02                 4353 	.dw	2
      000622 78                    4354 	.db	120
      000623 01                    4355 	.sleb128	1
      000624 00 00r03rEB           4356 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      000628 00 00r03rF5           4357 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      00062C 00 02                 4358 	.dw	2
      00062E 78                    4359 	.db	120
      00062F 01                    4360 	.sleb128	1
      000630 00 00r03rDE           4361 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      000634 00 00r03rEB           4362 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      000638 00 02                 4363 	.dw	2
      00063A 78                    4364 	.db	120
      00063B 01                    4365 	.sleb128	1
      00063C 00 00r03rDD           4366 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      000640 00 00r03rDE           4367 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      000644 00 02                 4368 	.dw	2
      000646 78                    4369 	.db	120
      000647 02                    4370 	.sleb128	2
      000648 00 00r03rD7           4371 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      00064C 00 00r03rDD           4372 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      000650 00 02                 4373 	.dw	2
      000652 78                    4374 	.db	120
      000653 06                    4375 	.sleb128	6
      000654 00 00r03rD5           4376 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      000658 00 00r03rD7           4377 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      00065C 00 02                 4378 	.dw	2
      00065E 78                    4379 	.db	120
      00065F 04                    4380 	.sleb128	4
      000660 00 00r03rD3           4381 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      000664 00 00r03rD5           4382 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      000668 00 02                 4383 	.dw	2
      00066A 78                    4384 	.db	120
      00066B 03                    4385 	.sleb128	3
      00066C 00 00r03rD1           4386 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      000670 00 00r03rD3           4387 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      000674 00 02                 4388 	.dw	2
      000676 78                    4389 	.db	120
      000677 02                    4390 	.sleb128	2
      000678 00 00r03rC8           4391 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)
      00067C 00 00r03rD1           4392 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      000680 00 02                 4393 	.dw	2
      000682 78                    4394 	.db	120
      000683 01                    4395 	.sleb128	1
      000684 00 00 00 00           4396 	.dw	0,0
      000688 00 00 00 00           4397 	.dw	0,0
      00068C 00 00r03rC7           4398 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      000690 00 00r03rC8           4399 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$356)
      000694 00 02                 4400 	.dw	2
      000696 78                    4401 	.db	120
      000697 01                    4402 	.sleb128	1
      000698 00 00r03rBD           4403 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      00069C 00 00r03rC7           4404 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      0006A0 00 02                 4405 	.dw	2
      0006A2 78                    4406 	.db	120
      0006A3 02                    4407 	.sleb128	2
      0006A4 00 00r03rB9           4408 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      0006A8 00 00r03rBD           4409 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      0006AC 00 02                 4410 	.dw	2
      0006AE 78                    4411 	.db	120
      0006AF 03                    4412 	.sleb128	3
      0006B0 00 00r03rB5           4413 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      0006B4 00 00r03rB9           4414 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      0006B8 00 02                 4415 	.dw	2
      0006BA 78                    4416 	.db	120
      0006BB 02                    4417 	.sleb128	2
      0006BC 00 00r03rB1           4418 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      0006C0 00 00r03rB5           4419 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      0006C4 00 02                 4420 	.dw	2
      0006C6 78                    4421 	.db	120
      0006C7 03                    4422 	.sleb128	3
      0006C8 00 00r03rAD           4423 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      0006CC 00 00r03rB1           4424 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      0006D0 00 02                 4425 	.dw	2
      0006D2 78                    4426 	.db	120
      0006D3 02                    4427 	.sleb128	2
      0006D4 00 00r03rA8           4428 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      0006D8 00 00r03rAD           4429 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      0006DC 00 02                 4430 	.dw	2
      0006DE 78                    4431 	.db	120
      0006DF 03                    4432 	.sleb128	3
      0006E0 00 00r00r00           4433 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      0006E4 00 00r03rA8           4434 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      0006E8 00 02                 4435 	.dw	2
      0006EA 78                    4436 	.db	120
      0006EB 02                    4437 	.sleb128	2
      0006EC 00 00r03rA7           4438 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      0006F0 00 00r00r00           4439 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      0006F4 00 02                 4440 	.dw	2
      0006F6 78                    4441 	.db	120
      0006F7 03                    4442 	.sleb128	3
      0006F8 00 00r03rA3           4443 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      0006FC 00 00r03rA7           4444 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      000700 00 02                 4445 	.dw	2
      000702 78                    4446 	.db	120
      000703 02                    4447 	.sleb128	2
      000704 00 00r03rA2           4448 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      000708 00 00r03rA3           4449 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      00070C 00 02                 4450 	.dw	2
      00070E 78                    4451 	.db	120
      00070F 03                    4452 	.sleb128	3
      000710 00 00r03r9C           4453 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      000714 00 00r03rA2           4454 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      000718 00 02                 4455 	.dw	2
      00071A 78                    4456 	.db	120
      00071B 07                    4457 	.sleb128	7
      00071C 00 00r03r9A           4458 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      000720 00 00r03r9C           4459 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      000724 00 02                 4460 	.dw	2
      000726 78                    4461 	.db	120
      000727 05                    4462 	.sleb128	5
      000728 00 00r03r98           4463 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      00072C 00 00r03r9A           4464 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      000730 00 02                 4465 	.dw	2
      000732 78                    4466 	.db	120
      000733 04                    4467 	.sleb128	4
      000734 00 00r03r96           4468 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      000738 00 00r03r98           4469 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      00073C 00 02                 4470 	.dw	2
      00073E 78                    4471 	.db	120
      00073F 03                    4472 	.sleb128	3
      000740 00 00r03r95           4473 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      000744 00 00r03r96           4474 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      000748 00 02                 4475 	.dw	2
      00074A 78                    4476 	.db	120
      00074B 02                    4477 	.sleb128	2
      00074C 00 00r03r91           4478 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      000750 00 00r03r95           4479 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      000754 00 02                 4480 	.dw	2
      000756 78                    4481 	.db	120
      000757 02                    4482 	.sleb128	2
      000758 00 00r03r8D           4483 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      00075C 00 00r03r91           4484 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      000760 00 02                 4485 	.dw	2
      000762 78                    4486 	.db	120
      000763 02                    4487 	.sleb128	2
      000764 00 00r03r89           4488 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      000768 00 00r03r8D           4489 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      00076C 00 02                 4490 	.dw	2
      00076E 78                    4491 	.db	120
      00076F 02                    4492 	.sleb128	2
      000770 00 00r03r85           4493 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      000774 00 00r03r89           4494 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      000778 00 02                 4495 	.dw	2
      00077A 78                    4496 	.db	120
      00077B 02                    4497 	.sleb128	2
      00077C 00 00r03r81           4498 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      000780 00 00r03r85           4499 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      000784 00 02                 4500 	.dw	2
      000786 78                    4501 	.db	120
      000787 02                    4502 	.sleb128	2
      000788 00 00r03r7D           4503 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      00078C 00 00r03r81           4504 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      000790 00 02                 4505 	.dw	2
      000792 78                    4506 	.db	120
      000793 02                    4507 	.sleb128	2
      000794 00 00r03r79           4508 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      000798 00 00r03r7D           4509 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      00079C 00 02                 4510 	.dw	2
      00079E 78                    4511 	.db	120
      00079F 02                    4512 	.sleb128	2
      0007A0 00 00r03r75           4513 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      0007A4 00 00r03r79           4514 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      0007A8 00 02                 4515 	.dw	2
      0007AA 78                    4516 	.db	120
      0007AB 02                    4517 	.sleb128	2
      0007AC 00 00r03r71           4518 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      0007B0 00 00r03r75           4519 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      0007B4 00 02                 4520 	.dw	2
      0007B6 78                    4521 	.db	120
      0007B7 02                    4522 	.sleb128	2
      0007B8 00 00r03r6D           4523 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      0007BC 00 00r03r71           4524 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      0007C0 00 02                 4525 	.dw	2
      0007C2 78                    4526 	.db	120
      0007C3 02                    4527 	.sleb128	2
      0007C4 00 00r03r69           4528 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      0007C8 00 00r03r6D           4529 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      0007CC 00 02                 4530 	.dw	2
      0007CE 78                    4531 	.db	120
      0007CF 02                    4532 	.sleb128	2
      0007D0 00 00r03r62           4533 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      0007D4 00 00r03r69           4534 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      0007D8 00 02                 4535 	.dw	2
      0007DA 78                    4536 	.db	120
      0007DB 02                    4537 	.sleb128	2
      0007DC 00 00r03r61           4538 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)
      0007E0 00 00r03r62           4539 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      0007E4 00 02                 4540 	.dw	2
      0007E6 78                    4541 	.db	120
      0007E7 01                    4542 	.sleb128	1
      0007E8 00 00 00 00           4543 	.dw	0,0
      0007EC 00 00 00 00           4544 	.dw	0,0
      0007F0 00 00r03r60           4545 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      0007F4 00 00r03r61           4546 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$319)
      0007F8 00 02                 4547 	.dw	2
      0007FA 78                    4548 	.db	120
      0007FB 01                    4549 	.sleb128	1
      0007FC 00 00r03r4F           4550 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      000800 00 00r03r60           4551 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      000804 00 02                 4552 	.dw	2
      000806 78                    4553 	.db	120
      000807 02                    4554 	.sleb128	2
      000808 00 00r03r49           4555 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      00080C 00 00r03r4F           4556 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      000810 00 02                 4557 	.dw	2
      000812 78                    4558 	.db	120
      000813 06                    4559 	.sleb128	6
      000814 00 00r03r47           4560 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      000818 00 00r03r49           4561 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      00081C 00 02                 4562 	.dw	2
      00081E 78                    4563 	.db	120
      00081F 04                    4564 	.sleb128	4
      000820 00 00r03r45           4565 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000824 00 00r03r47           4566 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      000828 00 02                 4567 	.dw	2
      00082A 78                    4568 	.db	120
      00082B 03                    4569 	.sleb128	3
      00082C 00 00r03r43           4570 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      000830 00 00r03r45           4571 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000834 00 02                 4572 	.dw	2
      000836 78                    4573 	.db	120
      000837 02                    4574 	.sleb128	2
      000838 00 00r03r3D           4575 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      00083C 00 00r03r43           4576 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      000840 00 02                 4577 	.dw	2
      000842 78                    4578 	.db	120
      000843 02                    4579 	.sleb128	2
      000844 00 00r03r37           4580 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      000848 00 00r03r3D           4581 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      00084C 00 02                 4582 	.dw	2
      00084E 78                    4583 	.db	120
      00084F 02                    4584 	.sleb128	2
      000850 00 00r03r2D           4585 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      000854 00 00r03r37           4586 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      000858 00 02                 4587 	.dw	2
      00085A 78                    4588 	.db	120
      00085B 02                    4589 	.sleb128	2
      00085C 00 00r03r2C           4590 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)
      000860 00 00r03r2D           4591 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      000864 00 02                 4592 	.dw	2
      000866 78                    4593 	.db	120
      000867 01                    4594 	.sleb128	1
      000868 00 00r03r2B           4595 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      00086C 00 00r03r2C           4596 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$302)
      000870 00 02                 4597 	.dw	2
      000872 78                    4598 	.db	120
      000873 7C                    4599 	.sleb128	-4
      000874 00 00r03r22           4600 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      000878 00 00r03r2B           4601 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      00087C 00 02                 4602 	.dw	2
      00087E 78                    4603 	.db	120
      00087F 02                    4604 	.sleb128	2
      000880 00 00r03r12           4605 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      000884 00 00r03r22           4606 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      000888 00 02                 4607 	.dw	2
      00088A 78                    4608 	.db	120
      00088B 02                    4609 	.sleb128	2
      00088C 00 00r03r02           4610 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      000890 00 00r03r12           4611 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      000894 00 02                 4612 	.dw	2
      000896 78                    4613 	.db	120
      000897 02                    4614 	.sleb128	2
      000898 00 00r02r83           4615 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      00089C 00 00r03r02           4616 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      0008A0 00 02                 4617 	.dw	2
      0008A2 78                    4618 	.db	120
      0008A3 02                    4619 	.sleb128	2
      0008A4 00 00r02r7D           4620 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      0008A8 00 00r02r83           4621 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      0008AC 00 02                 4622 	.dw	2
      0008AE 78                    4623 	.db	120
      0008AF 06                    4624 	.sleb128	6
      0008B0 00 00r02r7B           4625 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      0008B4 00 00r02r7D           4626 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      0008B8 00 02                 4627 	.dw	2
      0008BA 78                    4628 	.db	120
      0008BB 04                    4629 	.sleb128	4
      0008BC 00 00r02r79           4630 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      0008C0 00 00r02r7B           4631 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      0008C4 00 02                 4632 	.dw	2
      0008C6 78                    4633 	.db	120
      0008C7 03                    4634 	.sleb128	3
      0008C8 00 00r02r6F           4635 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      0008CC 00 00r02r79           4636 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      0008D0 00 02                 4637 	.dw	2
      0008D2 78                    4638 	.db	120
      0008D3 02                    4639 	.sleb128	2
      0008D4 00 00r02r69           4640 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      0008D8 00 00r02r6F           4641 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      0008DC 00 02                 4642 	.dw	2
      0008DE 78                    4643 	.db	120
      0008DF 06                    4644 	.sleb128	6
      0008E0 00 00r02r67           4645 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      0008E4 00 00r02r69           4646 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      0008E8 00 02                 4647 	.dw	2
      0008EA 78                    4648 	.db	120
      0008EB 04                    4649 	.sleb128	4
      0008EC 00 00r02r65           4650 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      0008F0 00 00r02r67           4651 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      0008F4 00 02                 4652 	.dw	2
      0008F6 78                    4653 	.db	120
      0008F7 03                    4654 	.sleb128	3
      0008F8 00 00r02r5B           4655 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      0008FC 00 00r02r65           4656 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      000900 00 02                 4657 	.dw	2
      000902 78                    4658 	.db	120
      000903 02                    4659 	.sleb128	2
      000904 00 00r02r55           4660 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      000908 00 00r02r5B           4661 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      00090C 00 02                 4662 	.dw	2
      00090E 78                    4663 	.db	120
      00090F 06                    4664 	.sleb128	6
      000910 00 00r02r53           4665 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      000914 00 00r02r55           4666 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      000918 00 02                 4667 	.dw	2
      00091A 78                    4668 	.db	120
      00091B 04                    4669 	.sleb128	4
      00091C 00 00r02r51           4670 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      000920 00 00r02r53           4671 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      000924 00 02                 4672 	.dw	2
      000926 78                    4673 	.db	120
      000927 03                    4674 	.sleb128	3
      000928 00 00r02r47           4675 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      00092C 00 00r02r51           4676 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      000930 00 02                 4677 	.dw	2
      000932 78                    4678 	.db	120
      000933 02                    4679 	.sleb128	2
      000934 00 00r02r41           4680 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000938 00 00r02r47           4681 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      00093C 00 02                 4682 	.dw	2
      00093E 78                    4683 	.db	120
      00093F 06                    4684 	.sleb128	6
      000940 00 00r02r3F           4685 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      000944 00 00r02r41           4686 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000948 00 02                 4687 	.dw	2
      00094A 78                    4688 	.db	120
      00094B 04                    4689 	.sleb128	4
      00094C 00 00r02r3D           4690 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      000950 00 00r02r3F           4691 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      000954 00 02                 4692 	.dw	2
      000956 78                    4693 	.db	120
      000957 03                    4694 	.sleb128	3
      000958 00 00r02r3B           4695 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      00095C 00 00r02r3D           4696 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      000960 00 02                 4697 	.dw	2
      000962 78                    4698 	.db	120
      000963 02                    4699 	.sleb128	2
      000964 00 00r02r35           4700 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      000968 00 00r02r3B           4701 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      00096C 00 02                 4702 	.dw	2
      00096E 78                    4703 	.db	120
      00096F 02                    4704 	.sleb128	2
      000970 00 00r02r2F           4705 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000974 00 00r02r35           4706 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      000978 00 02                 4707 	.dw	2
      00097A 78                    4708 	.db	120
      00097B 02                    4709 	.sleb128	2
      00097C 00 00r02r27           4710 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      000980 00 00r02r2F           4711 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000984 00 02                 4712 	.dw	2
      000986 78                    4713 	.db	120
      000987 02                    4714 	.sleb128	2
      000988 00 00r02r26           4715 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      00098C 00 00r02r27           4716 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      000990 00 02                 4717 	.dw	2
      000992 78                    4718 	.db	120
      000993 01                    4719 	.sleb128	1
      000994 00 00r02r25           4720 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      000998 00 00r02r26           4721 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$207)
      00099C 00 02                 4722 	.dw	2
      00099E 78                    4723 	.db	120
      00099F 7E                    4724 	.sleb128	-2
      0009A0 00 00r02r24           4725 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      0009A4 00 00r02r25           4726 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      0009A8 00 02                 4727 	.dw	2
      0009AA 78                    4728 	.db	120
      0009AB 7F                    4729 	.sleb128	-1
      0009AC 00 00r02r23           4730 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      0009B0 00 00r02r24           4731 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      0009B4 00 02                 4732 	.dw	2
      0009B6 78                    4733 	.db	120
      0009B7 01                    4734 	.sleb128	1
      0009B8 00 00r01rE6           4735 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      0009BC 00 00r02r23           4736 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      0009C0 00 02                 4737 	.dw	2
      0009C2 78                    4738 	.db	120
      0009C3 04                    4739 	.sleb128	4
      0009C4 00 00r01rE1           4740 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      0009C8 00 00r01rE6           4741 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      0009CC 00 02                 4742 	.dw	2
      0009CE 78                    4743 	.db	120
      0009CF 05                    4744 	.sleb128	5
      0009D0 00 00r01rDC           4745 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      0009D4 00 00r01rE1           4746 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      0009D8 00 02                 4747 	.dw	2
      0009DA 78                    4748 	.db	120
      0009DB 04                    4749 	.sleb128	4
      0009DC 00 00r01rD6           4750 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      0009E0 00 00r01rDC           4751 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      0009E4 00 02                 4752 	.dw	2
      0009E6 78                    4753 	.db	120
      0009E7 08                    4754 	.sleb128	8
      0009E8 00 00r01rD4           4755 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      0009EC 00 00r01rD6           4756 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      0009F0 00 02                 4757 	.dw	2
      0009F2 78                    4758 	.db	120
      0009F3 06                    4759 	.sleb128	6
      0009F4 00 00r01rD2           4760 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      0009F8 00 00r01rD4           4761 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      0009FC 00 02                 4762 	.dw	2
      0009FE 78                    4763 	.db	120
      0009FF 05                    4764 	.sleb128	5
      000A00 00 00r01rD0           4765 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      000A04 00 00r01rD2           4766 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      000A08 00 02                 4767 	.dw	2
      000A0A 78                    4768 	.db	120
      000A0B 04                    4769 	.sleb128	4
      000A0C 00 00r01rCA           4770 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      000A10 00 00r01rD0           4771 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      000A14 00 02                 4772 	.dw	2
      000A16 78                    4773 	.db	120
      000A17 04                    4774 	.sleb128	4
      000A18 00 00r01rC4           4775 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      000A1C 00 00r01rCA           4776 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      000A20 00 02                 4777 	.dw	2
      000A22 78                    4778 	.db	120
      000A23 04                    4779 	.sleb128	4
      000A24 00 00r01rBE           4780 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      000A28 00 00r01rC4           4781 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      000A2C 00 02                 4782 	.dw	2
      000A2E 78                    4783 	.db	120
      000A2F 04                    4784 	.sleb128	4
      000A30 00 00r01rB8           4785 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      000A34 00 00r01rBE           4786 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      000A38 00 02                 4787 	.dw	2
      000A3A 78                    4788 	.db	120
      000A3B 04                    4789 	.sleb128	4
      000A3C 00 00r01rA8           4790 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      000A40 00 00r01rB8           4791 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      000A44 00 02                 4792 	.dw	2
      000A46 78                    4793 	.db	120
      000A47 04                    4794 	.sleb128	4
      000A48 00 00r01r9B           4795 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      000A4C 00 00r01rA8           4796 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      000A50 00 02                 4797 	.dw	2
      000A52 78                    4798 	.db	120
      000A53 04                    4799 	.sleb128	4
      000A54 00 00r01r86           4800 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      000A58 00 00r01r9B           4801 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      000A5C 00 02                 4802 	.dw	2
      000A5E 78                    4803 	.db	120
      000A5F 04                    4804 	.sleb128	4
      000A60 00 00r01r7D           4805 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      000A64 00 00r01r86           4806 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      000A68 00 02                 4807 	.dw	2
      000A6A 78                    4808 	.db	120
      000A6B 04                    4809 	.sleb128	4
      000A6C 00 00r01r74           4810 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      000A70 00 00r01r7D           4811 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      000A74 00 02                 4812 	.dw	2
      000A76 78                    4813 	.db	120
      000A77 04                    4814 	.sleb128	4
      000A78 00 00r01r6E           4815 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      000A7C 00 00r01r74           4816 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      000A80 00 02                 4817 	.dw	2
      000A82 78                    4818 	.db	120
      000A83 08                    4819 	.sleb128	8
      000A84 00 00r01r6C           4820 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      000A88 00 00r01r6E           4821 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      000A8C 00 02                 4822 	.dw	2
      000A8E 78                    4823 	.db	120
      000A8F 06                    4824 	.sleb128	6
      000A90 00 00r01r6A           4825 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      000A94 00 00r01r6C           4826 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      000A98 00 02                 4827 	.dw	2
      000A9A 78                    4828 	.db	120
      000A9B 05                    4829 	.sleb128	5
      000A9C 00 00r01r5E           4830 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      000AA0 00 00r01r6A           4831 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      000AA4 00 02                 4832 	.dw	2
      000AA6 78                    4833 	.db	120
      000AA7 04                    4834 	.sleb128	4
      000AA8 00 00r01r5C           4835 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)
      000AAC 00 00r01r5E           4836 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      000AB0 00 02                 4837 	.dw	2
      000AB2 78                    4838 	.db	120
      000AB3 01                    4839 	.sleb128	1
      000AB4 00 00 00 00           4840 	.dw	0,0
      000AB8 00 00 00 00           4841 	.dw	0,0
      000ABC 00 00r01r5B           4842 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      000AC0 00 00r01r5C           4843 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157)
      000AC4 00 02                 4844 	.dw	2
      000AC6 78                    4845 	.db	120
      000AC7 01                    4846 	.sleb128	1
      000AC8 00 00r01r47           4847 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      000ACC 00 00r01r5B           4848 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      000AD0 00 02                 4849 	.dw	2
      000AD2 78                    4850 	.db	120
      000AD3 02                    4851 	.sleb128	2
      000AD4 00 00r01r41           4852 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      000AD8 00 00r01r47           4853 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      000ADC 00 02                 4854 	.dw	2
      000ADE 78                    4855 	.db	120
      000ADF 06                    4856 	.sleb128	6
      000AE0 00 00r01r3F           4857 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      000AE4 00 00r01r41           4858 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      000AE8 00 02                 4859 	.dw	2
      000AEA 78                    4860 	.db	120
      000AEB 05                    4861 	.sleb128	5
      000AEC 00 00r01r3D           4862 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      000AF0 00 00r01r3F           4863 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      000AF4 00 02                 4864 	.dw	2
      000AF6 78                    4865 	.db	120
      000AF7 03                    4866 	.sleb128	3
      000AF8 00 00r01r33           4867 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000AFC 00 00r01r3D           4868 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      000B00 00 02                 4869 	.dw	2
      000B02 78                    4870 	.db	120
      000B03 02                    4871 	.sleb128	2
      000B04 00 00r01r32           4872 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)
      000B08 00 00r01r33           4873 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000B0C 00 02                 4874 	.dw	2
      000B0E 78                    4875 	.db	120
      000B0F 01                    4876 	.sleb128	1
      000B10 00 00 00 00           4877 	.dw	0,0
      000B14 00 00 00 00           4878 	.dw	0,0
      000B18 00 00r01r31           4879 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      000B1C 00 00r01r32           4880 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$137)
      000B20 00 02                 4881 	.dw	2
      000B22 78                    4882 	.db	120
      000B23 01                    4883 	.sleb128	1
      000B24 00 00r01r1D           4884 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      000B28 00 00r01r31           4885 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      000B2C 00 02                 4886 	.dw	2
      000B2E 78                    4887 	.db	120
      000B2F 02                    4888 	.sleb128	2
      000B30 00 00r01r17           4889 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      000B34 00 00r01r1D           4890 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      000B38 00 02                 4891 	.dw	2
      000B3A 78                    4892 	.db	120
      000B3B 06                    4893 	.sleb128	6
      000B3C 00 00r01r15           4894 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      000B40 00 00r01r17           4895 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      000B44 00 02                 4896 	.dw	2
      000B46 78                    4897 	.db	120
      000B47 05                    4898 	.sleb128	5
      000B48 00 00r01r13           4899 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      000B4C 00 00r01r15           4900 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      000B50 00 02                 4901 	.dw	2
      000B52 78                    4902 	.db	120
      000B53 03                    4903 	.sleb128	3
      000B54 00 00r01r09           4904 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      000B58 00 00r01r13           4905 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      000B5C 00 02                 4906 	.dw	2
      000B5E 78                    4907 	.db	120
      000B5F 02                    4908 	.sleb128	2
      000B60 00 00r01r08           4909 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)
      000B64 00 00r01r09           4910 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      000B68 00 02                 4911 	.dw	2
      000B6A 78                    4912 	.db	120
      000B6B 01                    4913 	.sleb128	1
      000B6C 00 00 00 00           4914 	.dw	0,0
      000B70 00 00 00 00           4915 	.dw	0,0
      000B74 00 00r01r07           4916 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      000B78 00 00r01r08           4917 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$117)
      000B7C 00 02                 4918 	.dw	2
      000B7E 78                    4919 	.db	120
      000B7F 01                    4920 	.sleb128	1
      000B80 00 00r00rF3           4921 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      000B84 00 00r01r07           4922 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      000B88 00 02                 4923 	.dw	2
      000B8A 78                    4924 	.db	120
      000B8B 02                    4925 	.sleb128	2
      000B8C 00 00r00rED           4926 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      000B90 00 00r00rF3           4927 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      000B94 00 02                 4928 	.dw	2
      000B96 78                    4929 	.db	120
      000B97 06                    4930 	.sleb128	6
      000B98 00 00r00rEB           4931 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      000B9C 00 00r00rED           4932 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      000BA0 00 02                 4933 	.dw	2
      000BA2 78                    4934 	.db	120
      000BA3 05                    4935 	.sleb128	5
      000BA4 00 00r00rE9           4936 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      000BA8 00 00r00rEB           4937 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      000BAC 00 02                 4938 	.dw	2
      000BAE 78                    4939 	.db	120
      000BAF 03                    4940 	.sleb128	3
      000BB0 00 00r00rDF           4941 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000BB4 00 00r00rE9           4942 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      000BB8 00 02                 4943 	.dw	2
      000BBA 78                    4944 	.db	120
      000BBB 02                    4945 	.sleb128	2
      000BBC 00 00r00rDE           4946 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)
      000BC0 00 00r00rDF           4947 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000BC4 00 02                 4948 	.dw	2
      000BC6 78                    4949 	.db	120
      000BC7 01                    4950 	.sleb128	1
      000BC8 00 00 00 00           4951 	.dw	0,0
      000BCC 00 00 00 00           4952 	.dw	0,0
      000BD0 00 00r00rDD           4953 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      000BD4 00 00r00rDE           4954 	.dw	0,(Sstm8s_clk$CLK_LSICmd$97)
      000BD8 00 02                 4955 	.dw	2
      000BDA 78                    4956 	.db	120
      000BDB 01                    4957 	.sleb128	1
      000BDC 00 00r00rC9           4958 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      000BE0 00 00r00rDD           4959 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      000BE4 00 02                 4960 	.dw	2
      000BE6 78                    4961 	.db	120
      000BE7 02                    4962 	.sleb128	2
      000BE8 00 00r00rC3           4963 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      000BEC 00 00r00rC9           4964 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      000BF0 00 02                 4965 	.dw	2
      000BF2 78                    4966 	.db	120
      000BF3 06                    4967 	.sleb128	6
      000BF4 00 00r00rC1           4968 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      000BF8 00 00r00rC3           4969 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      000BFC 00 02                 4970 	.dw	2
      000BFE 78                    4971 	.db	120
      000BFF 05                    4972 	.sleb128	5
      000C00 00 00r00rBF           4973 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      000C04 00 00r00rC1           4974 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      000C08 00 02                 4975 	.dw	2
      000C0A 78                    4976 	.db	120
      000C0B 03                    4977 	.sleb128	3
      000C0C 00 00r00rB5           4978 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000C10 00 00r00rBF           4979 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      000C14 00 02                 4980 	.dw	2
      000C16 78                    4981 	.db	120
      000C17 02                    4982 	.sleb128	2
      000C18 00 00r00rB4           4983 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)
      000C1C 00 00r00rB5           4984 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000C20 00 02                 4985 	.dw	2
      000C22 78                    4986 	.db	120
      000C23 01                    4987 	.sleb128	1
      000C24 00 00 00 00           4988 	.dw	0,0
      000C28 00 00 00 00           4989 	.dw	0,0
      000C2C 00 00r00rB3           4990 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      000C30 00 00r00rB4           4991 	.dw	0,(Sstm8s_clk$CLK_HSICmd$77)
      000C34 00 02                 4992 	.dw	2
      000C36 78                    4993 	.db	120
      000C37 01                    4994 	.sleb128	1
      000C38 00 00r00r9F           4995 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      000C3C 00 00r00rB3           4996 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      000C40 00 02                 4997 	.dw	2
      000C42 78                    4998 	.db	120
      000C43 02                    4999 	.sleb128	2
      000C44 00 00r00r99           5000 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      000C48 00 00r00r9F           5001 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      000C4C 00 02                 5002 	.dw	2
      000C4E 78                    5003 	.db	120
      000C4F 06                    5004 	.sleb128	6
      000C50 00 00r00r97           5005 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      000C54 00 00r00r99           5006 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      000C58 00 02                 5007 	.dw	2
      000C5A 78                    5008 	.db	120
      000C5B 05                    5009 	.sleb128	5
      000C5C 00 00r00r95           5010 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      000C60 00 00r00r97           5011 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      000C64 00 02                 5012 	.dw	2
      000C66 78                    5013 	.db	120
      000C67 03                    5014 	.sleb128	3
      000C68 00 00r00r8B           5015 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      000C6C 00 00r00r95           5016 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      000C70 00 02                 5017 	.dw	2
      000C72 78                    5018 	.db	120
      000C73 02                    5019 	.sleb128	2
      000C74 00 00r00r8A           5020 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)
      000C78 00 00r00r8B           5021 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      000C7C 00 02                 5022 	.dw	2
      000C7E 78                    5023 	.db	120
      000C7F 01                    5024 	.sleb128	1
      000C80 00 00 00 00           5025 	.dw	0,0
      000C84 00 00 00 00           5026 	.dw	0,0
      000C88 00 00r00r89           5027 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000C8C 00 00r00r8A           5028 	.dw	0,(Sstm8s_clk$CLK_HSECmd$57)
      000C90 00 02                 5029 	.dw	2
      000C92 78                    5030 	.db	120
      000C93 01                    5031 	.sleb128	1
      000C94 00 00r00r75           5032 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000C98 00 00r00r89           5033 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000C9C 00 02                 5034 	.dw	2
      000C9E 78                    5035 	.db	120
      000C9F 02                    5036 	.sleb128	2
      000CA0 00 00r00r6F           5037 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000CA4 00 00r00r75           5038 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000CA8 00 02                 5039 	.dw	2
      000CAA 78                    5040 	.db	120
      000CAB 06                    5041 	.sleb128	6
      000CAC 00 00r00r6D           5042 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000CB0 00 00r00r6F           5043 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000CB4 00 02                 5044 	.dw	2
      000CB6 78                    5045 	.db	120
      000CB7 05                    5046 	.sleb128	5
      000CB8 00 00r00r6B           5047 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000CBC 00 00r00r6D           5048 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000CC0 00 02                 5049 	.dw	2
      000CC2 78                    5050 	.db	120
      000CC3 03                    5051 	.sleb128	3
      000CC4 00 00r00r61           5052 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000CC8 00 00r00r6B           5053 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000CCC 00 02                 5054 	.dw	2
      000CCE 78                    5055 	.db	120
      000CCF 02                    5056 	.sleb128	2
      000CD0 00 00r00r60           5057 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)
      000CD4 00 00r00r61           5058 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000CD8 00 02                 5059 	.dw	2
      000CDA 78                    5060 	.db	120
      000CDB 01                    5061 	.sleb128	1
      000CDC 00 00 00 00           5062 	.dw	0,0
      000CE0 00 00 00 00           5063 	.dw	0,0
      000CE4 00 00r00r5F           5064 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000CE8 00 00r00r60           5065 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$37)
      000CEC 00 02                 5066 	.dw	2
      000CEE 78                    5067 	.db	120
      000CEF 01                    5068 	.sleb128	1
      000CF0 00 00r00r4B           5069 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000CF4 00 00r00r5F           5070 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000CF8 00 02                 5071 	.dw	2
      000CFA 78                    5072 	.db	120
      000CFB 02                    5073 	.sleb128	2
      000CFC 00 00r00r45           5074 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000D00 00 00r00r4B           5075 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000D04 00 02                 5076 	.dw	2
      000D06 78                    5077 	.db	120
      000D07 06                    5078 	.sleb128	6
      000D08 00 00r00r43           5079 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000D0C 00 00r00r45           5080 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000D10 00 02                 5081 	.dw	2
      000D12 78                    5082 	.db	120
      000D13 05                    5083 	.sleb128	5
      000D14 00 00r00r41           5084 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000D18 00 00r00r43           5085 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000D1C 00 02                 5086 	.dw	2
      000D1E 78                    5087 	.db	120
      000D1F 03                    5088 	.sleb128	3
      000D20 00 00r00r37           5089 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000D24 00 00r00r41           5090 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000D28 00 02                 5091 	.dw	2
      000D2A 78                    5092 	.db	120
      000D2B 02                    5093 	.sleb128	2
      000D2C 00 00r00r36           5094 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000D30 00 00r00r37           5095 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000D34 00 02                 5096 	.dw	2
      000D36 78                    5097 	.db	120
      000D37 01                    5098 	.sleb128	1
      000D38 00 00 00 00           5099 	.dw	0,0
      000D3C 00 00 00 00           5100 	.dw	0,0
      000D40 00 00r00r00           5101 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      000D44 00 00r00r36           5102 	.dw	0,(Sstm8s_clk$CLK_DeInit$17)
      000D48 00 02                 5103 	.dw	2
      000D4A 78                    5104 	.db	120
      000D4B 01                    5105 	.sleb128	1
      000D4C 00 00 00 00           5106 	.dw	0,0
      000D50 00 00 00 00           5107 	.dw	0,0
                                   5108 
                                   5109 	.area .debug_abbrev (NOLOAD)
      000000                       5110 Ldebug_abbrev:
      000000 01                    5111 	.uleb128	1
      000001 11                    5112 	.uleb128	17
      000002 01                    5113 	.db	1
      000003 03                    5114 	.uleb128	3
      000004 08                    5115 	.uleb128	8
      000005 10                    5116 	.uleb128	16
      000006 06                    5117 	.uleb128	6
      000007 13                    5118 	.uleb128	19
      000008 0B                    5119 	.uleb128	11
      000009 25                    5120 	.uleb128	37
      00000A 08                    5121 	.uleb128	8
      00000B 00                    5122 	.uleb128	0
      00000C 00                    5123 	.uleb128	0
      00000D 02                    5124 	.uleb128	2
      00000E 2E                    5125 	.uleb128	46
      00000F 00                    5126 	.db	0
      000010 03                    5127 	.uleb128	3
      000011 08                    5128 	.uleb128	8
      000012 11                    5129 	.uleb128	17
      000013 01                    5130 	.uleb128	1
      000014 12                    5131 	.uleb128	18
      000015 01                    5132 	.uleb128	1
      000016 3F                    5133 	.uleb128	63
      000017 0C                    5134 	.uleb128	12
      000018 40                    5135 	.uleb128	64
      000019 06                    5136 	.uleb128	6
      00001A 00                    5137 	.uleb128	0
      00001B 00                    5138 	.uleb128	0
      00001C 03                    5139 	.uleb128	3
      00001D 2E                    5140 	.uleb128	46
      00001E 01                    5141 	.db	1
      00001F 01                    5142 	.uleb128	1
      000020 13                    5143 	.uleb128	19
      000021 03                    5144 	.uleb128	3
      000022 08                    5145 	.uleb128	8
      000023 11                    5146 	.uleb128	17
      000024 01                    5147 	.uleb128	1
      000025 12                    5148 	.uleb128	18
      000026 01                    5149 	.uleb128	1
      000027 3F                    5150 	.uleb128	63
      000028 0C                    5151 	.uleb128	12
      000029 40                    5152 	.uleb128	64
      00002A 06                    5153 	.uleb128	6
      00002B 00                    5154 	.uleb128	0
      00002C 00                    5155 	.uleb128	0
      00002D 04                    5156 	.uleb128	4
      00002E 05                    5157 	.uleb128	5
      00002F 00                    5158 	.db	0
      000030 02                    5159 	.uleb128	2
      000031 0A                    5160 	.uleb128	10
      000032 03                    5161 	.uleb128	3
      000033 08                    5162 	.uleb128	8
      000034 49                    5163 	.uleb128	73
      000035 13                    5164 	.uleb128	19
      000036 00                    5165 	.uleb128	0
      000037 00                    5166 	.uleb128	0
      000038 05                    5167 	.uleb128	5
      000039 0B                    5168 	.uleb128	11
      00003A 00                    5169 	.db	0
      00003B 11                    5170 	.uleb128	17
      00003C 01                    5171 	.uleb128	1
      00003D 12                    5172 	.uleb128	18
      00003E 01                    5173 	.uleb128	1
      00003F 00                    5174 	.uleb128	0
      000040 00                    5175 	.uleb128	0
      000041 06                    5176 	.uleb128	6
      000042 24                    5177 	.uleb128	36
      000043 00                    5178 	.db	0
      000044 03                    5179 	.uleb128	3
      000045 08                    5180 	.uleb128	8
      000046 0B                    5181 	.uleb128	11
      000047 0B                    5182 	.uleb128	11
      000048 3E                    5183 	.uleb128	62
      000049 0B                    5184 	.uleb128	11
      00004A 00                    5185 	.uleb128	0
      00004B 00                    5186 	.uleb128	0
      00004C 07                    5187 	.uleb128	7
      00004D 2E                    5188 	.uleb128	46
      00004E 01                    5189 	.db	1
      00004F 01                    5190 	.uleb128	1
      000050 13                    5191 	.uleb128	19
      000051 03                    5192 	.uleb128	3
      000052 08                    5193 	.uleb128	8
      000053 11                    5194 	.uleb128	17
      000054 01                    5195 	.uleb128	1
      000055 3F                    5196 	.uleb128	63
      000056 0C                    5197 	.uleb128	12
      000057 00                    5198 	.uleb128	0
      000058 00                    5199 	.uleb128	0
      000059 08                    5200 	.uleb128	8
      00005A 0B                    5201 	.uleb128	11
      00005B 01                    5202 	.db	1
      00005C 01                    5203 	.uleb128	1
      00005D 13                    5204 	.uleb128	19
      00005E 11                    5205 	.uleb128	17
      00005F 01                    5206 	.uleb128	1
      000060 00                    5207 	.uleb128	0
      000061 00                    5208 	.uleb128	0
      000062 09                    5209 	.uleb128	9
      000063 0B                    5210 	.uleb128	11
      000064 01                    5211 	.db	1
      000065 11                    5212 	.uleb128	17
      000066 01                    5213 	.uleb128	1
      000067 00                    5214 	.uleb128	0
      000068 00                    5215 	.uleb128	0
      000069 0A                    5216 	.uleb128	10
      00006A 2E                    5217 	.uleb128	46
      00006B 01                    5218 	.db	1
      00006C 01                    5219 	.uleb128	1
      00006D 13                    5220 	.uleb128	19
      00006E 03                    5221 	.uleb128	3
      00006F 08                    5222 	.uleb128	8
      000070 11                    5223 	.uleb128	17
      000071 01                    5224 	.uleb128	1
      000072 3F                    5225 	.uleb128	63
      000073 0C                    5226 	.uleb128	12
      000074 49                    5227 	.uleb128	73
      000075 13                    5228 	.uleb128	19
      000076 00                    5229 	.uleb128	0
      000077 00                    5230 	.uleb128	0
      000078 0B                    5231 	.uleb128	11
      000079 0B                    5232 	.uleb128	11
      00007A 01                    5233 	.db	1
      00007B 01                    5234 	.uleb128	1
      00007C 13                    5235 	.uleb128	19
      00007D 11                    5236 	.uleb128	17
      00007E 01                    5237 	.uleb128	1
      00007F 12                    5238 	.uleb128	18
      000080 01                    5239 	.uleb128	1
      000081 00                    5240 	.uleb128	0
      000082 00                    5241 	.uleb128	0
      000083 0C                    5242 	.uleb128	12
      000084 34                    5243 	.uleb128	52
      000085 00                    5244 	.db	0
      000086 02                    5245 	.uleb128	2
      000087 0A                    5246 	.uleb128	10
      000088 03                    5247 	.uleb128	3
      000089 08                    5248 	.uleb128	8
      00008A 49                    5249 	.uleb128	73
      00008B 13                    5250 	.uleb128	19
      00008C 00                    5251 	.uleb128	0
      00008D 00                    5252 	.uleb128	0
      00008E 0D                    5253 	.uleb128	13
      00008F 2E                    5254 	.uleb128	46
      000090 00                    5255 	.db	0
      000091 03                    5256 	.uleb128	3
      000092 08                    5257 	.uleb128	8
      000093 11                    5258 	.uleb128	17
      000094 01                    5259 	.uleb128	1
      000095 12                    5260 	.uleb128	18
      000096 01                    5261 	.uleb128	1
      000097 3F                    5262 	.uleb128	63
      000098 0C                    5263 	.uleb128	12
      000099 40                    5264 	.uleb128	64
      00009A 06                    5265 	.uleb128	6
      00009B 49                    5266 	.uleb128	73
      00009C 13                    5267 	.uleb128	19
      00009D 00                    5268 	.uleb128	0
      00009E 00                    5269 	.uleb128	0
      00009F 0E                    5270 	.uleb128	14
      0000A0 2E                    5271 	.uleb128	46
      0000A1 01                    5272 	.db	1
      0000A2 01                    5273 	.uleb128	1
      0000A3 13                    5274 	.uleb128	19
      0000A4 03                    5275 	.uleb128	3
      0000A5 08                    5276 	.uleb128	8
      0000A6 11                    5277 	.uleb128	17
      0000A7 01                    5278 	.uleb128	1
      0000A8 12                    5279 	.uleb128	18
      0000A9 01                    5280 	.uleb128	1
      0000AA 3F                    5281 	.uleb128	63
      0000AB 0C                    5282 	.uleb128	12
      0000AC 40                    5283 	.uleb128	64
      0000AD 06                    5284 	.uleb128	6
      0000AE 49                    5285 	.uleb128	73
      0000AF 13                    5286 	.uleb128	19
      0000B0 00                    5287 	.uleb128	0
      0000B1 00                    5288 	.uleb128	0
      0000B2 0F                    5289 	.uleb128	15
      0000B3 26                    5290 	.uleb128	38
      0000B4 00                    5291 	.db	0
      0000B5 49                    5292 	.uleb128	73
      0000B6 13                    5293 	.uleb128	19
      0000B7 00                    5294 	.uleb128	0
      0000B8 00                    5295 	.uleb128	0
      0000B9 10                    5296 	.uleb128	16
      0000BA 01                    5297 	.uleb128	1
      0000BB 01                    5298 	.db	1
      0000BC 01                    5299 	.uleb128	1
      0000BD 13                    5300 	.uleb128	19
      0000BE 0B                    5301 	.uleb128	11
      0000BF 0B                    5302 	.uleb128	11
      0000C0 49                    5303 	.uleb128	73
      0000C1 13                    5304 	.uleb128	19
      0000C2 00                    5305 	.uleb128	0
      0000C3 00                    5306 	.uleb128	0
      0000C4 11                    5307 	.uleb128	17
      0000C5 21                    5308 	.uleb128	33
      0000C6 00                    5309 	.db	0
      0000C7 2F                    5310 	.uleb128	47
      0000C8 0B                    5311 	.uleb128	11
      0000C9 00                    5312 	.uleb128	0
      0000CA 00                    5313 	.uleb128	0
      0000CB 12                    5314 	.uleb128	18
      0000CC 34                    5315 	.uleb128	52
      0000CD 00                    5316 	.db	0
      0000CE 02                    5317 	.uleb128	2
      0000CF 0A                    5318 	.uleb128	10
      0000D0 03                    5319 	.uleb128	3
      0000D1 08                    5320 	.uleb128	8
      0000D2 3F                    5321 	.uleb128	63
      0000D3 0C                    5322 	.uleb128	12
      0000D4 49                    5323 	.uleb128	73
      0000D5 13                    5324 	.uleb128	19
      0000D6 00                    5325 	.uleb128	0
      0000D7 00                    5326 	.uleb128	0
      0000D8 00                    5327 	.uleb128	0
                                   5328 
                                   5329 	.area .debug_info (NOLOAD)
      000000 00 00 09 37           5330 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       5331 Ldebug_info_start:
      000004 00 02                 5332 	.dw	2
      000006 00 00r00r00           5333 	.dw	0,(Ldebug_abbrev)
      00000A 04                    5334 	.db	4
      00000B 01                    5335 	.uleb128	1
      00000C 2E 2F 53 54 4D 38 53  5336 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 63 6C 6B 2E 63
      000052 00                    5337 	.db	0
      000053 00 00r00r00           5338 	.dw	0,(Ldebug_line_start+-4)
      000057 01                    5339 	.db	1
      000058 53 44 43 43 20 76 65  5340 	.ascii "SDCC version 4.3.0 #14184"
             72 73 69 6F 6E 20 34
             2E 33 2E 30 20 23 31
             34 31 38 34
      000071 00                    5341 	.db	0
      000072 02                    5342 	.uleb128	2
      000073 43 4C 4B 5F 44 65 49  5343 	.ascii "CLK_DeInit"
             6E 69 74
      00007D 00                    5344 	.db	0
      00007E 00 00r00r00           5345 	.dw	0,(_CLK_DeInit)
      000082 00 00r00r36           5346 	.dw	0,(XG$CLK_DeInit$0$0+1)
      000086 01                    5347 	.db	1
      000087 00 00r0Dr40           5348 	.dw	0,(Ldebug_loc_start+3392)
      00008B 03                    5349 	.uleb128	3
      00008C 00 00 00 D7           5350 	.dw	0,215
      000090 43 4C 4B 5F 46 61 73  5351 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      0000A5 00                    5352 	.db	0
      0000A6 00 00r00r36           5353 	.dw	0,(_CLK_FastHaltWakeUpCmd)
      0000AA 00 00r00r60           5354 	.dw	0,(XG$CLK_FastHaltWakeUpCmd$0$0+1)
      0000AE 01                    5355 	.db	1
      0000AF 00 00r0CrE4           5356 	.dw	0,(Ldebug_loc_start+3300)
      0000B3 04                    5357 	.uleb128	4
      0000B4 02                    5358 	.db	2
      0000B5 91                    5359 	.db	145
      0000B6 7F                    5360 	.sleb128	-1
      0000B7 4E 65 77 53 74 61 74  5361 	.ascii "NewState"
             65
      0000BF 00                    5362 	.db	0
      0000C0 00 00 00 D7           5363 	.dw	0,215
      0000C4 05                    5364 	.uleb128	5
      0000C5 00 00r00r52           5365 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$28)
      0000C9 00 00r00r57           5366 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$30)
      0000CD 05                    5367 	.uleb128	5
      0000CE 00 00r00r59           5368 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$31)
      0000D2 00 00r00r5E           5369 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$33)
      0000D6 00                    5370 	.uleb128	0
      0000D7 06                    5371 	.uleb128	6
      0000D8 5F 42 6F 6F 6C        5372 	.ascii "_Bool"
      0000DD 00                    5373 	.db	0
      0000DE 01                    5374 	.db	1
      0000DF 02                    5375 	.db	2
      0000E0 03                    5376 	.uleb128	3
      0000E1 00 00 01 21           5377 	.dw	0,289
      0000E5 43 4C 4B 5F 48 53 45  5378 	.ascii "CLK_HSECmd"
             43 6D 64
      0000EF 00                    5379 	.db	0
      0000F0 00 00r00r60           5380 	.dw	0,(_CLK_HSECmd)
      0000F4 00 00r00r8A           5381 	.dw	0,(XG$CLK_HSECmd$0$0+1)
      0000F8 01                    5382 	.db	1
      0000F9 00 00r0Cr88           5383 	.dw	0,(Ldebug_loc_start+3208)
      0000FD 04                    5384 	.uleb128	4
      0000FE 02                    5385 	.db	2
      0000FF 91                    5386 	.db	145
      000100 7F                    5387 	.sleb128	-1
      000101 4E 65 77 53 74 61 74  5388 	.ascii "NewState"
             65
      000109 00                    5389 	.db	0
      00010A 00 00 00 D7           5390 	.dw	0,215
      00010E 05                    5391 	.uleb128	5
      00010F 00 00r00r7C           5392 	.dw	0,(Sstm8s_clk$CLK_HSECmd$48)
      000113 00 00r00r81           5393 	.dw	0,(Sstm8s_clk$CLK_HSECmd$50)
      000117 05                    5394 	.uleb128	5
      000118 00 00r00r83           5395 	.dw	0,(Sstm8s_clk$CLK_HSECmd$51)
      00011C 00 00r00r88           5396 	.dw	0,(Sstm8s_clk$CLK_HSECmd$53)
      000120 00                    5397 	.uleb128	0
      000121 03                    5398 	.uleb128	3
      000122 00 00 01 62           5399 	.dw	0,354
      000126 43 4C 4B 5F 48 53 49  5400 	.ascii "CLK_HSICmd"
             43 6D 64
      000130 00                    5401 	.db	0
      000131 00 00r00r8A           5402 	.dw	0,(_CLK_HSICmd)
      000135 00 00r00rB4           5403 	.dw	0,(XG$CLK_HSICmd$0$0+1)
      000139 01                    5404 	.db	1
      00013A 00 00r0Cr2C           5405 	.dw	0,(Ldebug_loc_start+3116)
      00013E 04                    5406 	.uleb128	4
      00013F 02                    5407 	.db	2
      000140 91                    5408 	.db	145
      000141 7F                    5409 	.sleb128	-1
      000142 4E 65 77 53 74 61 74  5410 	.ascii "NewState"
             65
      00014A 00                    5411 	.db	0
      00014B 00 00 00 D7           5412 	.dw	0,215
      00014F 05                    5413 	.uleb128	5
      000150 00 00r00rA6           5414 	.dw	0,(Sstm8s_clk$CLK_HSICmd$68)
      000154 00 00r00rAB           5415 	.dw	0,(Sstm8s_clk$CLK_HSICmd$70)
      000158 05                    5416 	.uleb128	5
      000159 00 00r00rAD           5417 	.dw	0,(Sstm8s_clk$CLK_HSICmd$71)
      00015D 00 00r00rB2           5418 	.dw	0,(Sstm8s_clk$CLK_HSICmd$73)
      000161 00                    5419 	.uleb128	0
      000162 03                    5420 	.uleb128	3
      000163 00 00 01 A3           5421 	.dw	0,419
      000167 43 4C 4B 5F 4C 53 49  5422 	.ascii "CLK_LSICmd"
             43 6D 64
      000171 00                    5423 	.db	0
      000172 00 00r00rB4           5424 	.dw	0,(_CLK_LSICmd)
      000176 00 00r00rDE           5425 	.dw	0,(XG$CLK_LSICmd$0$0+1)
      00017A 01                    5426 	.db	1
      00017B 00 00r0BrD0           5427 	.dw	0,(Ldebug_loc_start+3024)
      00017F 04                    5428 	.uleb128	4
      000180 02                    5429 	.db	2
      000181 91                    5430 	.db	145
      000182 7F                    5431 	.sleb128	-1
      000183 4E 65 77 53 74 61 74  5432 	.ascii "NewState"
             65
      00018B 00                    5433 	.db	0
      00018C 00 00 00 D7           5434 	.dw	0,215
      000190 05                    5435 	.uleb128	5
      000191 00 00r00rD0           5436 	.dw	0,(Sstm8s_clk$CLK_LSICmd$88)
      000195 00 00r00rD5           5437 	.dw	0,(Sstm8s_clk$CLK_LSICmd$90)
      000199 05                    5438 	.uleb128	5
      00019A 00 00r00rD7           5439 	.dw	0,(Sstm8s_clk$CLK_LSICmd$91)
      00019E 00 00r00rDC           5440 	.dw	0,(Sstm8s_clk$CLK_LSICmd$93)
      0001A2 00                    5441 	.uleb128	0
      0001A3 03                    5442 	.uleb128	3
      0001A4 00 00 01 E4           5443 	.dw	0,484
      0001A8 43 4C 4B 5F 43 43 4F  5444 	.ascii "CLK_CCOCmd"
             43 6D 64
      0001B2 00                    5445 	.db	0
      0001B3 00 00r00rDE           5446 	.dw	0,(_CLK_CCOCmd)
      0001B7 00 00r01r08           5447 	.dw	0,(XG$CLK_CCOCmd$0$0+1)
      0001BB 01                    5448 	.db	1
      0001BC 00 00r0Br74           5449 	.dw	0,(Ldebug_loc_start+2932)
      0001C0 04                    5450 	.uleb128	4
      0001C1 02                    5451 	.db	2
      0001C2 91                    5452 	.db	145
      0001C3 7F                    5453 	.sleb128	-1
      0001C4 4E 65 77 53 74 61 74  5454 	.ascii "NewState"
             65
      0001CC 00                    5455 	.db	0
      0001CD 00 00 00 D7           5456 	.dw	0,215
      0001D1 05                    5457 	.uleb128	5
      0001D2 00 00r00rFA           5458 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$108)
      0001D6 00 00r00rFF           5459 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$110)
      0001DA 05                    5460 	.uleb128	5
      0001DB 00 00r01r01           5461 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$111)
      0001DF 00 00r01r06           5462 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$113)
      0001E3 00                    5463 	.uleb128	0
      0001E4 03                    5464 	.uleb128	3
      0001E5 00 00 02 2D           5465 	.dw	0,557
      0001E9 43 4C 4B 5F 43 6C 6F  5466 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      0001FB 00                    5467 	.db	0
      0001FC 00 00r01r08           5468 	.dw	0,(_CLK_ClockSwitchCmd)
      000200 00 00r01r32           5469 	.dw	0,(XG$CLK_ClockSwitchCmd$0$0+1)
      000204 01                    5470 	.db	1
      000205 00 00r0Br18           5471 	.dw	0,(Ldebug_loc_start+2840)
      000209 04                    5472 	.uleb128	4
      00020A 02                    5473 	.db	2
      00020B 91                    5474 	.db	145
      00020C 7F                    5475 	.sleb128	-1
      00020D 4E 65 77 53 74 61 74  5476 	.ascii "NewState"
             65
      000215 00                    5477 	.db	0
      000216 00 00 00 D7           5478 	.dw	0,215
      00021A 05                    5479 	.uleb128	5
      00021B 00 00r01r24           5480 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$128)
      00021F 00 00r01r29           5481 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$130)
      000223 05                    5482 	.uleb128	5
      000224 00 00r01r2B           5483 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$131)
      000228 00 00r01r30           5484 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$133)
      00022C 00                    5485 	.uleb128	0
      00022D 03                    5486 	.uleb128	3
      00022E 00 00 02 7F           5487 	.dw	0,639
      000232 43 4C 4B 5F 53 6C 6F  5488 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      00024D 00                    5489 	.db	0
      00024E 00 00r01r32           5490 	.dw	0,(_CLK_SlowActiveHaltWakeUpCmd)
      000252 00 00r01r5C           5491 	.dw	0,(XG$CLK_SlowActiveHaltWakeUpCmd$0$0+1)
      000256 01                    5492 	.db	1
      000257 00 00r0ArBC           5493 	.dw	0,(Ldebug_loc_start+2748)
      00025B 04                    5494 	.uleb128	4
      00025C 02                    5495 	.db	2
      00025D 91                    5496 	.db	145
      00025E 7F                    5497 	.sleb128	-1
      00025F 4E 65 77 53 74 61 74  5498 	.ascii "NewState"
             65
      000267 00                    5499 	.db	0
      000268 00 00 00 D7           5500 	.dw	0,215
      00026C 05                    5501 	.uleb128	5
      00026D 00 00r01r4E           5502 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$148)
      000271 00 00r01r53           5503 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$150)
      000275 05                    5504 	.uleb128	5
      000276 00 00r01r55           5505 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$151)
      00027A 00 00r01r5A           5506 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$153)
      00027E 00                    5507 	.uleb128	0
      00027F 07                    5508 	.uleb128	7
      000280 00 00 03 00           5509 	.dw	0,768
      000284 43 4C 4B 5F 50 65 72  5510 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      00029D 00                    5511 	.db	0
      00029E 00 00r01r5C           5512 	.dw	0,(_CLK_PeripheralClockConfig)
      0002A2 01                    5513 	.db	1
      0002A3 04                    5514 	.uleb128	4
      0002A4 02                    5515 	.db	2
      0002A5 91                    5516 	.db	145
      0002A6 7F                    5517 	.sleb128	-1
      0002A7 43 4C 4B 5F 50 65 72  5518 	.ascii "CLK_Peripheral"
             69 70 68 65 72 61 6C
      0002B5 00                    5519 	.db	0
      0002B6 00 00 03 00           5520 	.dw	0,768
      0002BA 04                    5521 	.uleb128	4
      0002BB 02                    5522 	.db	2
      0002BC 91                    5523 	.db	145
      0002BD 02                    5524 	.sleb128	2
      0002BE 4E 65 77 53 74 61 74  5525 	.ascii "NewState"
             65
      0002C6 00                    5526 	.db	0
      0002C7 00 00 00 D7           5527 	.dw	0,215
      0002CB 08                    5528 	.uleb128	8
      0002CC 00 00 02 E7           5529 	.dw	0,743
      0002D0 00 00r01rFC           5530 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$186)
      0002D4 05                    5531 	.uleb128	5
      0002D5 00 00r02r00           5532 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$188)
      0002D9 00 00r02r05           5533 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$190)
      0002DD 05                    5534 	.uleb128	5
      0002DE 00 00r02r07           5535 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$191)
      0002E2 00 00r02r0C           5536 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$193)
      0002E6 00                    5537 	.uleb128	0
      0002E7 09                    5538 	.uleb128	9
      0002E8 00 00r02r11           5539 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$195)
      0002EC 05                    5540 	.uleb128	5
      0002ED 00 00r02r15           5541 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$197)
      0002F1 00 00r02r1A           5542 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$199)
      0002F5 05                    5543 	.uleb128	5
      0002F6 00 00r02r1C           5544 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$200)
      0002FA 00 00r02r21           5545 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$202)
      0002FE 00                    5546 	.uleb128	0
      0002FF 00                    5547 	.uleb128	0
      000300 06                    5548 	.uleb128	6
      000301 75 6E 73 69 67 6E 65  5549 	.ascii "unsigned char"
             64 20 63 68 61 72
      00030E 00                    5550 	.db	0
      00030F 01                    5551 	.db	1
      000310 08                    5552 	.db	8
      000311 0A                    5553 	.uleb128	10
      000312 00 00 04 63           5554 	.dw	0,1123
      000316 43 4C 4B 5F 43 6C 6F  5555 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      00032B 00                    5556 	.db	0
      00032C 00 00r02r26           5557 	.dw	0,(_CLK_ClockSwitchConfig)
      000330 01                    5558 	.db	1
      000331 00 00 00 D7           5559 	.dw	0,215
      000335 04                    5560 	.uleb128	4
      000336 02                    5561 	.db	2
      000337 91                    5562 	.db	145
      000338 7F                    5563 	.sleb128	-1
      000339 43 4C 4B 5F 53 77 69  5564 	.ascii "CLK_SwitchMode"
             74 63 68 4D 6F 64 65
      000347 00                    5565 	.db	0
      000348 00 00 00 D7           5566 	.dw	0,215
      00034C 04                    5567 	.uleb128	4
      00034D 02                    5568 	.db	2
      00034E 91                    5569 	.db	145
      00034F 02                    5570 	.sleb128	2
      000350 43 4C 4B 5F 4E 65 77  5571 	.ascii "CLK_NewClock"
             43 6C 6F 63 6B
      00035C 00                    5572 	.db	0
      00035D 00 00 03 00           5573 	.dw	0,768
      000361 04                    5574 	.uleb128	4
      000362 02                    5575 	.db	2
      000363 91                    5576 	.db	145
      000364 03                    5577 	.sleb128	3
      000365 49 54 53 74 61 74 65  5578 	.ascii "ITState"
      00036C 00                    5579 	.db	0
      00036D 00 00 00 D7           5580 	.dw	0,215
      000371 04                    5581 	.uleb128	4
      000372 02                    5582 	.db	2
      000373 91                    5583 	.db	145
      000374 04                    5584 	.sleb128	4
      000375 43 4C 4B 5F 43 75 72  5585 	.ascii "CLK_CurrentClockState"
             72 65 6E 74 43 6C 6F
             63 6B 53 74 61 74 65
      00038A 00                    5586 	.db	0
      00038B 00 00 00 D7           5587 	.dw	0,215
      00038F 0B                    5588 	.uleb128	11
      000390 00 00 03 CA           5589 	.dw	0,970
      000394 00 00r02r8F           5590 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$237)
      000398 00 00r02rAD           5591 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$248)
      00039C 05                    5592 	.uleb128	5
      00039D 00 00r02r9B           5593 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$241)
      0003A1 00 00r02rA0           5594 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$243)
      0003A5 05                    5595 	.uleb128	5
      0003A6 00 00r02rA2           5596 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$244)
      0003AA 00 00r02rA7           5597 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$246)
      0003AE 05                    5598 	.uleb128	5
      0003AF 00 00r02rB7           5599 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$250)
      0003B3 00 00r02rB8           5600 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$252)
      0003B7 05                    5601 	.uleb128	5
      0003B8 00 00r02rBD           5602 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$254)
      0003BC 00 00r02rC0           5603 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$256)
      0003C0 05                    5604 	.uleb128	5
      0003C1 00 00r02rC2           5605 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$257)
      0003C5 00 00r02rC3           5606 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$259)
      0003C9 00                    5607 	.uleb128	0
      0003CA 0B                    5608 	.uleb128	11
      0003CB 00 00 04 05           5609 	.dw	0,1029
      0003CF 00 00r02rC5           5610 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$260)
      0003D3 00 00r02rDB           5611 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$269)
      0003D7 05                    5612 	.uleb128	5
      0003D8 00 00r02rC9           5613 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$262)
      0003DC 00 00r02rCE           5614 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$264)
      0003E0 05                    5615 	.uleb128	5
      0003E1 00 00r02rD0           5616 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$265)
      0003E5 00 00r02rD5           5617 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$267)
      0003E9 05                    5618 	.uleb128	5
      0003EA 00 00r02rE5           5619 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$271)
      0003EE 00 00r02rE6           5620 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$273)
      0003F2 05                    5621 	.uleb128	5
      0003F3 00 00r02rEB           5622 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$275)
      0003F7 00 00r02rF2           5623 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$278)
      0003FB 05                    5624 	.uleb128	5
      0003FC 00 00r02rF2           5625 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$279)
      000400 00 00r02rF2           5626 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$281)
      000404 00                    5627 	.uleb128	0
      000405 08                    5628 	.uleb128	8
      000406 00 00 04 2A           5629 	.dw	0,1066
      00040A 00 00r02rF8           5630 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$283)
      00040E 05                    5631 	.uleb128	5
      00040F 00 00r03r02           5632 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$286)
      000413 00 00r03r06           5633 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$288)
      000417 05                    5634 	.uleb128	5
      000418 00 00r03r12           5635 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$291)
      00041C 00 00r03r16           5636 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$293)
      000420 05                    5637 	.uleb128	5
      000421 00 00r03r22           5638 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$296)
      000425 00 00r03r26           5639 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$298)
      000429 00                    5640 	.uleb128	0
      00042A 0C                    5641 	.uleb128	12
      00042B 01                    5642 	.db	1
      00042C 53                    5643 	.db	83
      00042D 63 6C 6F 63 6B 5F 6D  5644 	.ascii "clock_master"
             61 73 74 65 72
      000439 00                    5645 	.db	0
      00043A 00 00 03 00           5646 	.dw	0,768
      00043E 0C                    5647 	.uleb128	12
      00043F 06                    5648 	.db	6
      000440 52                    5649 	.db	82
      000441 93                    5650 	.db	147
      000442 01                    5651 	.uleb128	1
      000443 51                    5652 	.db	81
      000444 93                    5653 	.db	147
      000445 01                    5654 	.uleb128	1
      000446 44 6F 77 6E 43 6F 75  5655 	.ascii "DownCounter"
             6E 74 65 72
      000451 00                    5656 	.db	0
      000452 00 00 04 63           5657 	.dw	0,1123
      000456 0C                    5658 	.uleb128	12
      000457 01                    5659 	.db	1
      000458 51                    5660 	.db	81
      000459 53 77 69 66           5661 	.ascii "Swif"
      00045D 00                    5662 	.db	0
      00045E 00 00 00 D7           5663 	.dw	0,215
      000462 00                    5664 	.uleb128	0
      000463 06                    5665 	.uleb128	6
      000464 75 6E 73 69 67 6E 65  5666 	.ascii "unsigned int"
             64 20 69 6E 74
      000470 00                    5667 	.db	0
      000471 02                    5668 	.db	2
      000472 07                    5669 	.db	7
      000473 03                    5670 	.uleb128	3
      000474 00 00 04 B2           5671 	.dw	0,1202
      000478 43 4C 4B 5F 48 53 49  5672 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      00048E 00                    5673 	.db	0
      00048F 00 00r03r2C           5674 	.dw	0,(_CLK_HSIPrescalerConfig)
      000493 00 00r03r61           5675 	.dw	0,(XG$CLK_HSIPrescalerConfig$0$0+1)
      000497 01                    5676 	.db	1
      000498 00 00r07rF0           5677 	.dw	0,(Ldebug_loc_start+2032)
      00049C 04                    5678 	.uleb128	4
      00049D 02                    5679 	.db	2
      00049E 91                    5680 	.db	145
      00049F 7F                    5681 	.sleb128	-1
      0004A0 48 53 49 50 72 65 73  5682 	.ascii "HSIPrescaler"
             63 61 6C 65 72
      0004AC 00                    5683 	.db	0
      0004AD 00 00 03 00           5684 	.dw	0,768
      0004B1 00                    5685 	.uleb128	0
      0004B2 03                    5686 	.uleb128	3
      0004B3 00 00 04 E2           5687 	.dw	0,1250
      0004B7 43 4C 4B 5F 43 43 4F  5688 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      0004C4 00                    5689 	.db	0
      0004C5 00 00r03r61           5690 	.dw	0,(_CLK_CCOConfig)
      0004C9 00 00r03rC8           5691 	.dw	0,(XG$CLK_CCOConfig$0$0+1)
      0004CD 01                    5692 	.db	1
      0004CE 00 00r06r8C           5693 	.dw	0,(Ldebug_loc_start+1676)
      0004D2 04                    5694 	.uleb128	4
      0004D3 01                    5695 	.db	1
      0004D4 50                    5696 	.db	80
      0004D5 43 4C 4B 5F 43 43 4F  5697 	.ascii "CLK_CCO"
      0004DC 00                    5698 	.db	0
      0004DD 00 00 03 00           5699 	.dw	0,768
      0004E1 00                    5700 	.uleb128	0
      0004E2 07                    5701 	.uleb128	7
      0004E3 00 00 05 3B           5702 	.dw	0,1339
      0004E7 43 4C 4B 5F 49 54 43  5703 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      0004F3 00                    5704 	.db	0
      0004F4 00 00r03rC8           5705 	.dw	0,(_CLK_ITConfig)
      0004F8 01                    5706 	.db	1
      0004F9 04                    5707 	.uleb128	4
      0004FA 01                    5708 	.db	1
      0004FB 50                    5709 	.db	80
      0004FC 43 4C 4B 5F 49 54     5710 	.ascii "CLK_IT"
      000502 00                    5711 	.db	0
      000503 00 00 03 00           5712 	.dw	0,768
      000507 04                    5713 	.uleb128	4
      000508 02                    5714 	.db	2
      000509 91                    5715 	.db	145
      00050A 02                    5716 	.sleb128	2
      00050B 4E 65 77 53 74 61 74  5717 	.ascii "NewState"
             65
      000513 00                    5718 	.db	0
      000514 00 00 00 D7           5719 	.dw	0,215
      000518 08                    5720 	.uleb128	8
      000519 00 00 05 2B           5721 	.dw	0,1323
      00051D 00 00r04r11           5722 	.dw	0,(Sstm8s_clk$CLK_ITConfig$377)
      000521 05                    5723 	.uleb128	5
      000522 00 00r04r19           5724 	.dw	0,(Sstm8s_clk$CLK_ITConfig$379)
      000526 00 00r04r2D           5725 	.dw	0,(Sstm8s_clk$CLK_ITConfig$385)
      00052A 00                    5726 	.uleb128	0
      00052B 09                    5727 	.uleb128	9
      00052C 00 00r04r2D           5728 	.dw	0,(Sstm8s_clk$CLK_ITConfig$387)
      000530 05                    5729 	.uleb128	5
      000531 00 00r04r35           5730 	.dw	0,(Sstm8s_clk$CLK_ITConfig$389)
      000535 00 00r04r47           5731 	.dw	0,(Sstm8s_clk$CLK_ITConfig$394)
      000539 00                    5732 	.uleb128	0
      00053A 00                    5733 	.uleb128	0
      00053B 03                    5734 	.uleb128	3
      00053C 00 00 05 86           5735 	.dw	0,1414
      000540 43 4C 4B 5F 53 59 53  5736 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000550 00                    5737 	.db	0
      000551 00 00r04r4A           5738 	.dw	0,(_CLK_SYSCLKConfig)
      000555 00 00r04rC7           5739 	.dw	0,(XG$CLK_SYSCLKConfig$0$0+1)
      000559 01                    5740 	.db	1
      00055A 00 00r04rA4           5741 	.dw	0,(Ldebug_loc_start+1188)
      00055E 04                    5742 	.uleb128	4
      00055F 01                    5743 	.db	1
      000560 52                    5744 	.db	82
      000561 43 4C 4B 5F 50 72 65  5745 	.ascii "CLK_Prescaler"
             73 63 61 6C 65 72
      00056E 00                    5746 	.db	0
      00056F 00 00 03 00           5747 	.dw	0,768
      000573 05                    5748 	.uleb128	5
      000574 00 00r04r9F           5749 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$425)
      000578 00 00r04rB1           5750 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$428)
      00057C 05                    5751 	.uleb128	5
      00057D 00 00r04rB3           5752 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$429)
      000581 00 00r04rC5           5753 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$432)
      000585 00                    5754 	.uleb128	0
      000586 03                    5755 	.uleb128	3
      000587 00 00 05 D2           5756 	.dw	0,1490
      00058B 43 4C 4B 5F 53 57 49  5757 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000599 00                    5758 	.db	0
      00059A 00 00r04rC7           5759 	.dw	0,(_CLK_SWIMConfig)
      00059E 00 00r04rF1           5760 	.dw	0,(XG$CLK_SWIMConfig$0$0+1)
      0005A2 01                    5761 	.db	1
      0005A3 00 00r04r48           5762 	.dw	0,(Ldebug_loc_start+1096)
      0005A7 04                    5763 	.uleb128	4
      0005A8 02                    5764 	.db	2
      0005A9 91                    5765 	.db	145
      0005AA 7F                    5766 	.sleb128	-1
      0005AB 43 4C 4B 5F 53 57 49  5767 	.ascii "CLK_SWIMDivider"
             4D 44 69 76 69 64 65
             72
      0005BA 00                    5768 	.db	0
      0005BB 00 00 00 D7           5769 	.dw	0,215
      0005BF 05                    5770 	.uleb128	5
      0005C0 00 00r04rE3           5771 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$447)
      0005C4 00 00r04rE8           5772 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$449)
      0005C8 05                    5773 	.uleb128	5
      0005C9 00 00r04rEA           5774 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$450)
      0005CD 00 00r04rEF           5775 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$452)
      0005D1 00                    5776 	.uleb128	0
      0005D2 02                    5777 	.uleb128	2
      0005D3 43 4C 4B 5F 43 6C 6F  5778 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      0005F0 00                    5779 	.db	0
      0005F1 00 00r04rF1           5780 	.dw	0,(_CLK_ClockSecuritySystemEnable)
      0005F5 00 00r04rF6           5781 	.dw	0,(XG$CLK_ClockSecuritySystemEnable$0$0+1)
      0005F9 01                    5782 	.db	1
      0005FA 00 00r04r34           5783 	.dw	0,(Ldebug_loc_start+1076)
      0005FE 0D                    5784 	.uleb128	13
      0005FF 43 4C 4B 5F 47 65 74  5785 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000612 00                    5786 	.db	0
      000613 00 00r04rF6           5787 	.dw	0,(_CLK_GetSYSCLKSource)
      000617 00 00r04rFA           5788 	.dw	0,(XG$CLK_GetSYSCLKSource$0$0+1)
      00061B 01                    5789 	.db	1
      00061C 00 00r04r20           5790 	.dw	0,(Ldebug_loc_start+1056)
      000620 00 00 03 00           5791 	.dw	0,768
      000624 06                    5792 	.uleb128	6
      000625 75 6E 73 69 67 6E 65  5793 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000632 00                    5794 	.db	0
      000633 04                    5795 	.db	4
      000634 07                    5796 	.db	7
      000635 0E                    5797 	.uleb128	14
      000636 00 00 06 C7           5798 	.dw	0,1735
      00063A 43 4C 4B 5F 47 65 74  5799 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      00064A 00                    5800 	.db	0
      00064B 00 00r04rFA           5801 	.dw	0,(_CLK_GetClockFreq)
      00064F 00 00r05r48           5802 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      000653 01                    5803 	.db	1
      000654 00 00r03r88           5804 	.dw	0,(Ldebug_loc_start+904)
      000658 00 00 06 24           5805 	.dw	0,1572
      00065C 05                    5806 	.uleb128	5
      00065D 00 00r05r05           5807 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$475)
      000661 00 00r05r16           5808 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$480)
      000665 05                    5809 	.uleb128	5
      000666 00 00r05r31           5810 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$490)
      00066A 00 00r05r38           5811 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$492)
      00066E 05                    5812 	.uleb128	5
      00066F 00 00r05r3A           5813 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$493)
      000673 00 00r05r42           5814 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$495)
      000677 0C                    5815 	.uleb128	12
      000678 0E                    5816 	.db	14
      000679 52                    5817 	.db	82
      00067A 93                    5818 	.db	147
      00067B 01                    5819 	.uleb128	1
      00067C 51                    5820 	.db	81
      00067D 93                    5821 	.db	147
      00067E 01                    5822 	.uleb128	1
      00067F 91                    5823 	.db	145
      000680 7E                    5824 	.sleb128	-2
      000681 93                    5825 	.db	147
      000682 01                    5826 	.uleb128	1
      000683 91                    5827 	.db	145
      000684 7F                    5828 	.sleb128	-1
      000685 93                    5829 	.db	147
      000686 01                    5830 	.uleb128	1
      000687 63 6C 6F 63 6B 66 72  5831 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      000695 00                    5832 	.db	0
      000696 00 00 06 24           5833 	.dw	0,1572
      00069A 0C                    5834 	.uleb128	12
      00069B 02                    5835 	.db	2
      00069C 91                    5836 	.db	145
      00069D 7F                    5837 	.sleb128	-1
      00069E 63 6C 6F 63 6B 73 6F  5838 	.ascii "clocksource"
             75 72 63 65
      0006A9 00                    5839 	.db	0
      0006AA 00 00 03 00           5840 	.dw	0,768
      0006AE 0C                    5841 	.uleb128	12
      0006AF 01                    5842 	.db	1
      0006B0 50                    5843 	.db	80
      0006B1 74 6D 70              5844 	.ascii "tmp"
      0006B4 00                    5845 	.db	0
      0006B5 00 00 03 00           5846 	.dw	0,768
      0006B9 0C                    5847 	.uleb128	12
      0006BA 01                    5848 	.db	1
      0006BB 50                    5849 	.db	80
      0006BC 70 72 65 73 63        5850 	.ascii "presc"
      0006C1 00                    5851 	.db	0
      0006C2 00 00 03 00           5852 	.dw	0,768
      0006C6 00                    5853 	.uleb128	0
      0006C7 03                    5854 	.uleb128	3
      0006C8 00 00 07 17           5855 	.dw	0,1815
      0006CC 43 4C 4B 5F 41 64 6A  5856 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0006E9 00                    5857 	.db	0
      0006EA 00 00r05r48           5858 	.dw	0,(_CLK_AdjustHSICalibrationValue)
      0006EE 00 00r05r87           5859 	.dw	0,(XG$CLK_AdjustHSICalibrationValue$0$0+1)
      0006F2 01                    5860 	.db	1
      0006F3 00 00r02r90           5861 	.dw	0,(Ldebug_loc_start+656)
      0006F7 04                    5862 	.uleb128	4
      0006F8 01                    5863 	.db	1
      0006F9 50                    5864 	.db	80
      0006FA 43 4C 4B 5F 48 53 49  5865 	.ascii "CLK_HSICalibrationValue"
             43 61 6C 69 62 72 61
             74 69 6F 6E 56 61 6C
             75 65
      000711 00                    5866 	.db	0
      000712 00 00 03 00           5867 	.dw	0,768
      000716 00                    5868 	.uleb128	0
      000717 02                    5869 	.uleb128	2
      000718 43 4C 4B 5F 53 59 53  5870 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      000730 00                    5871 	.db	0
      000731 00 00r05r87           5872 	.dw	0,(_CLK_SYSCLKEmergencyClear)
      000735 00 00r05r8C           5873 	.dw	0,(XG$CLK_SYSCLKEmergencyClear$0$0+1)
      000739 01                    5874 	.db	1
      00073A 00 00r02r7C           5875 	.dw	0,(Ldebug_loc_start+636)
      00073E 0E                    5876 	.uleb128	14
      00073F 00 00 07 F0           5877 	.dw	0,2032
      000743 43 4C 4B 5F 47 65 74  5878 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      000754 00                    5879 	.db	0
      000755 00 00r05r8C           5880 	.dw	0,(_CLK_GetFlagStatus)
      000759 00 00r06r09           5881 	.dw	0,(XG$CLK_GetFlagStatus$0$0+1)
      00075D 01                    5882 	.db	1
      00075E 00 00r01r48           5883 	.dw	0,(Ldebug_loc_start+328)
      000762 00 00 00 D7           5884 	.dw	0,215
      000766 04                    5885 	.uleb128	4
      000767 06                    5886 	.db	6
      000768 54                    5887 	.db	84
      000769 93                    5888 	.db	147
      00076A 01                    5889 	.uleb128	1
      00076B 53                    5890 	.db	83
      00076C 93                    5891 	.db	147
      00076D 01                    5892 	.uleb128	1
      00076E 43 4C 4B 5F 46 4C 41  5893 	.ascii "CLK_FLAG"
             47
      000776 00                    5894 	.db	0
      000777 00 00 07 F0           5895 	.dw	0,2032
      00077B 05                    5896 	.uleb128	5
      00077C 00 00r05rD6           5897 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$557)
      000780 00 00r05rD9           5898 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$559)
      000784 05                    5899 	.uleb128	5
      000785 00 00r05rE0           5900 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$562)
      000789 00 00r05rE3           5901 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$564)
      00078D 05                    5902 	.uleb128	5
      00078E 00 00r05rEA           5903 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$567)
      000792 00 00r05rED           5904 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$569)
      000796 05                    5905 	.uleb128	5
      000797 00 00r05rF4           5906 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$572)
      00079B 00 00r05rF7           5907 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$574)
      00079F 05                    5908 	.uleb128	5
      0007A0 00 00r05rF9           5909 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$575)
      0007A4 00 00r05rFC           5910 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$577)
      0007A8 05                    5911 	.uleb128	5
      0007A9 00 00r06r04           5912 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$581)
      0007AD 00 00r06r06           5913 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$583)
      0007B1 05                    5914 	.uleb128	5
      0007B2 00 00r06r07           5915 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$584)
      0007B6 00 00r06r08           5916 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$586)
      0007BA 0C                    5917 	.uleb128	12
      0007BB 06                    5918 	.db	6
      0007BC 52                    5919 	.db	82
      0007BD 93                    5920 	.db	147
      0007BE 01                    5921 	.uleb128	1
      0007BF 50                    5922 	.db	80
      0007C0 93                    5923 	.db	147
      0007C1 01                    5924 	.uleb128	1
      0007C2 73 74 61 74 75 73 72  5925 	.ascii "statusreg"
             65 67
      0007CB 00                    5926 	.db	0
      0007CC 00 00 04 63           5927 	.dw	0,1123
      0007D0 0C                    5928 	.uleb128	12
      0007D1 01                    5929 	.db	1
      0007D2 50                    5930 	.db	80
      0007D3 74 6D 70 72 65 67     5931 	.ascii "tmpreg"
      0007D9 00                    5932 	.db	0
      0007DA 00 00 03 00           5933 	.dw	0,768
      0007DE 0C                    5934 	.uleb128	12
      0007DF 01                    5935 	.db	1
      0007E0 50                    5936 	.db	80
      0007E1 62 69 74 73 74 61 74  5937 	.ascii "bitstatus"
             75 73
      0007EA 00                    5938 	.db	0
      0007EB 00 00 00 D7           5939 	.dw	0,215
      0007EF 00                    5940 	.uleb128	0
      0007F0 06                    5941 	.uleb128	6
      0007F1 75 6E 73 69 67 6E 65  5942 	.ascii "unsigned int"
             64 20 69 6E 74
      0007FD 00                    5943 	.db	0
      0007FE 02                    5944 	.db	2
      0007FF 07                    5945 	.db	7
      000800 0E                    5946 	.uleb128	14
      000801 00 00 08 7F           5947 	.dw	0,2175
      000805 43 4C 4B 5F 47 65 74  5948 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      000814 00                    5949 	.db	0
      000815 00 00r06r09           5950 	.dw	0,(_CLK_GetITStatus)
      000819 00 00r06r4D           5951 	.dw	0,(XG$CLK_GetITStatus$0$0+1)
      00081D 01                    5952 	.db	1
      00081E 00 00r00r8C           5953 	.dw	0,(Ldebug_loc_start+140)
      000822 00 00 00 D7           5954 	.dw	0,215
      000826 04                    5955 	.uleb128	4
      000827 02                    5956 	.db	2
      000828 91                    5957 	.db	145
      000829 7F                    5958 	.sleb128	-1
      00082A 43 4C 4B 5F 49 54     5959 	.ascii "CLK_IT"
      000830 00                    5960 	.db	0
      000831 00 00 03 00           5961 	.dw	0,768
      000835 08                    5962 	.uleb128	8
      000836 00 00 08 51           5963 	.dw	0,2129
      00083A 00 00r06r2F           5964 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$606)
      00083E 05                    5965 	.uleb128	5
      00083F 00 00r06r34           5966 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$609)
      000843 00 00r06r39           5967 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$611)
      000847 05                    5968 	.uleb128	5
      000848 00 00r06r3B           5969 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$612)
      00084C 00 00r06r3C           5970 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$614)
      000850 00                    5971 	.uleb128	0
      000851 08                    5972 	.uleb128	8
      000852 00 00 08 6D           5973 	.dw	0,2157
      000856 00 00r06r3E           5974 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$615)
      00085A 05                    5975 	.uleb128	5
      00085B 00 00r06r43           5976 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$618)
      00085F 00 00r06r48           5977 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$620)
      000863 05                    5978 	.uleb128	5
      000864 00 00r06r48           5979 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$621)
      000868 00 00r06r48           5980 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$623)
      00086C 00                    5981 	.uleb128	0
      00086D 0C                    5982 	.uleb128	12
      00086E 01                    5983 	.db	1
      00086F 50                    5984 	.db	80
      000870 62 69 74 73 74 61 74  5985 	.ascii "bitstatus"
             75 73
      000879 00                    5986 	.db	0
      00087A 00 00 00 D7           5987 	.dw	0,215
      00087E 00                    5988 	.uleb128	0
      00087F 03                    5989 	.uleb128	3
      000880 00 00 08 C8           5990 	.dw	0,2248
      000884 43 4C 4B 5F 43 6C 65  5991 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000899 00                    5992 	.db	0
      00089A 00 00r06r4D           5993 	.dw	0,(_CLK_ClearITPendingBit)
      00089E 00 00r06r7A           5994 	.dw	0,(XG$CLK_ClearITPendingBit$0$0+1)
      0008A2 01                    5995 	.db	1
      0008A3 00 00r00r00           5996 	.dw	0,(Ldebug_loc_start)
      0008A7 04                    5997 	.uleb128	4
      0008A8 01                    5998 	.db	1
      0008A9 51                    5999 	.db	81
      0008AA 43 4C 4B 5F 49 54     6000 	.ascii "CLK_IT"
      0008B0 00                    6001 	.db	0
      0008B1 00 00 03 00           6002 	.dw	0,768
      0008B5 05                    6003 	.uleb128	5
      0008B6 00 00r06r70           6004 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$643)
      0008BA 00 00r06r74           6005 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$645)
      0008BE 05                    6006 	.uleb128	5
      0008BF 00 00r06r75           6007 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$646)
      0008C3 00 00r06r79           6008 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$648)
      0008C7 00                    6009 	.uleb128	0
      0008C8 0F                    6010 	.uleb128	15
      0008C9 00 00 03 00           6011 	.dw	0,768
      0008CD 10                    6012 	.uleb128	16
      0008CE 00 00 08 DA           6013 	.dw	0,2266
      0008D2 04                    6014 	.db	4
      0008D3 00 00 08 C8           6015 	.dw	0,2248
      0008D7 11                    6016 	.uleb128	17
      0008D8 03                    6017 	.db	3
      0008D9 00                    6018 	.uleb128	0
      0008DA 12                    6019 	.uleb128	18
      0008DB 05                    6020 	.db	5
      0008DC 03                    6021 	.db	3
      0008DD 00 00r00r00           6022 	.dw	0,(_HSIDivFactor)
      0008E1 48 53 49 44 69 76 46  6023 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      0008ED 00                    6024 	.db	0
      0008EE 01                    6025 	.db	1
      0008EF 00 00 08 CD           6026 	.dw	0,2253
      0008F3 10                    6027 	.uleb128	16
      0008F4 00 00 09 00           6028 	.dw	0,2304
      0008F8 08                    6029 	.db	8
      0008F9 00 00 08 C8           6030 	.dw	0,2248
      0008FD 11                    6031 	.uleb128	17
      0008FE 07                    6032 	.db	7
      0008FF 00                    6033 	.uleb128	0
      000900 12                    6034 	.uleb128	18
      000901 05                    6035 	.db	5
      000902 03                    6036 	.db	3
      000903 00 00r00r04           6037 	.dw	0,(_CLKPrescTable)
      000907 43 4C 4B 50 72 65 73  6038 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      000914 00                    6039 	.db	0
      000915 01                    6040 	.db	1
      000916 00 00 08 F3           6041 	.dw	0,2291
      00091A 10                    6042 	.uleb128	16
      00091B 00 00 09 27           6043 	.dw	0,2343
      00091F 47                    6044 	.db	71
      000920 00 00 08 C8           6045 	.dw	0,2248
      000924 11                    6046 	.uleb128	17
      000925 46                    6047 	.db	70
      000926 00                    6048 	.uleb128	0
      000927 0C                    6049 	.uleb128	12
      000928 05                    6050 	.db	5
      000929 03                    6051 	.db	3
      00092A 00 00r00r0C           6052 	.dw	0,(___str_0)
      00092E 5F 5F 73 74 72 5F 30  6053 	.ascii "__str_0"
      000935 00                    6054 	.db	0
      000936 00 00 09 1A           6055 	.dw	0,2330
      00093A 00                    6056 	.uleb128	0
      00093B                       6057 Ldebug_info_end:
                                   6058 
                                   6059 	.area .debug_pubnames (NOLOAD)
      000000 00 00 02 3D           6060 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       6061 Ldebug_pubnames_start:
      000004 00 02                 6062 	.dw	2
      000006 00 00r00r00           6063 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 09 3B           6064 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 72           6065 	.dw	0,114
      000012 43 4C 4B 5F 44 65 49  6066 	.ascii "CLK_DeInit"
             6E 69 74
      00001C 00                    6067 	.db	0
      00001D 00 00 00 8B           6068 	.dw	0,139
      000021 43 4C 4B 5F 46 61 73  6069 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      000036 00                    6070 	.db	0
      000037 00 00 00 E0           6071 	.dw	0,224
      00003B 43 4C 4B 5F 48 53 45  6072 	.ascii "CLK_HSECmd"
             43 6D 64
      000045 00                    6073 	.db	0
      000046 00 00 01 21           6074 	.dw	0,289
      00004A 43 4C 4B 5F 48 53 49  6075 	.ascii "CLK_HSICmd"
             43 6D 64
      000054 00                    6076 	.db	0
      000055 00 00 01 62           6077 	.dw	0,354
      000059 43 4C 4B 5F 4C 53 49  6078 	.ascii "CLK_LSICmd"
             43 6D 64
      000063 00                    6079 	.db	0
      000064 00 00 01 A3           6080 	.dw	0,419
      000068 43 4C 4B 5F 43 43 4F  6081 	.ascii "CLK_CCOCmd"
             43 6D 64
      000072 00                    6082 	.db	0
      000073 00 00 01 E4           6083 	.dw	0,484
      000077 43 4C 4B 5F 43 6C 6F  6084 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      000089 00                    6085 	.db	0
      00008A 00 00 02 2D           6086 	.dw	0,557
      00008E 43 4C 4B 5F 53 6C 6F  6087 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      0000A9 00                    6088 	.db	0
      0000AA 00 00 02 7F           6089 	.dw	0,639
      0000AE 43 4C 4B 5F 50 65 72  6090 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      0000C7 00                    6091 	.db	0
      0000C8 00 00 03 11           6092 	.dw	0,785
      0000CC 43 4C 4B 5F 43 6C 6F  6093 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0000E1 00                    6094 	.db	0
      0000E2 00 00 04 73           6095 	.dw	0,1139
      0000E6 43 4C 4B 5F 48 53 49  6096 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      0000FC 00                    6097 	.db	0
      0000FD 00 00 04 B2           6098 	.dw	0,1202
      000101 43 4C 4B 5F 43 43 4F  6099 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      00010E 00                    6100 	.db	0
      00010F 00 00 04 E2           6101 	.dw	0,1250
      000113 43 4C 4B 5F 49 54 43  6102 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      00011F 00                    6103 	.db	0
      000120 00 00 05 3B           6104 	.dw	0,1339
      000124 43 4C 4B 5F 53 59 53  6105 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000134 00                    6106 	.db	0
      000135 00 00 05 86           6107 	.dw	0,1414
      000139 43 4C 4B 5F 53 57 49  6108 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000147 00                    6109 	.db	0
      000148 00 00 05 D2           6110 	.dw	0,1490
      00014C 43 4C 4B 5F 43 6C 6F  6111 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      000169 00                    6112 	.db	0
      00016A 00 00 05 FE           6113 	.dw	0,1534
      00016E 43 4C 4B 5F 47 65 74  6114 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000181 00                    6115 	.db	0
      000182 00 00 06 35           6116 	.dw	0,1589
      000186 43 4C 4B 5F 47 65 74  6117 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000196 00                    6118 	.db	0
      000197 00 00 06 C7           6119 	.dw	0,1735
      00019B 43 4C 4B 5F 41 64 6A  6120 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0001B8 00                    6121 	.db	0
      0001B9 00 00 07 17           6122 	.dw	0,1815
      0001BD 43 4C 4B 5F 53 59 53  6123 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      0001D5 00                    6124 	.db	0
      0001D6 00 00 07 3E           6125 	.dw	0,1854
      0001DA 43 4C 4B 5F 47 65 74  6126 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      0001EB 00                    6127 	.db	0
      0001EC 00 00 08 00           6128 	.dw	0,2048
      0001F0 43 4C 4B 5F 47 65 74  6129 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0001FF 00                    6130 	.db	0
      000200 00 00 08 7F           6131 	.dw	0,2175
      000204 43 4C 4B 5F 43 6C 65  6132 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000219 00                    6133 	.db	0
      00021A 00 00 08 DA           6134 	.dw	0,2266
      00021E 48 53 49 44 69 76 46  6135 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00022A 00                    6136 	.db	0
      00022B 00 00 09 00           6137 	.dw	0,2304
      00022F 43 4C 4B 50 72 65 73  6138 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      00023C 00                    6139 	.db	0
      00023D 00 00 00 00           6140 	.dw	0,0
      000241                       6141 Ldebug_pubnames_end:
                                   6142 
                                   6143 	.area .debug_frame (NOLOAD)
      000000 00 00                 6144 	.dw	0
      000002 00 10                 6145 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       6146 Ldebug_CIE0_start:
      000004 FF FF                 6147 	.dw	0xffff
      000006 FF FF                 6148 	.dw	0xffff
      000008 01                    6149 	.db	1
      000009 00                    6150 	.db	0
      00000A 01                    6151 	.uleb128	1
      00000B 7F                    6152 	.sleb128	-1
      00000C 09                    6153 	.db	9
      00000D 0C                    6154 	.db	12
      00000E 08                    6155 	.uleb128	8
      00000F 02                    6156 	.uleb128	2
      000010 89                    6157 	.db	137
      000011 01                    6158 	.uleb128	1
      000012 00                    6159 	.db	0
      000013 00                    6160 	.db	0
      000014                       6161 Ldebug_CIE0_end:
      000014 00 00 00 5C           6162 	.dw	0,92
      000018 00 00r00r00           6163 	.dw	0,(Ldebug_CIE0_start-4)
      00001C 00 00r06r4D           6164 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$630)	;initial loc
      000020 00 00 00 2D           6165 	.dw	0,Sstm8s_clk$CLK_ClearITPendingBit$651-Sstm8s_clk$CLK_ClearITPendingBit$630
      000024 01                    6166 	.db	1
      000025 00 00r06r4D           6167 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$630)
      000029 0E                    6168 	.db	14
      00002A 02                    6169 	.uleb128	2
      00002B 01                    6170 	.db	1
      00002C 00 00r06r55           6171 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$632)
      000030 0E                    6172 	.db	14
      000031 02                    6173 	.uleb128	2
      000032 01                    6174 	.db	1
      000033 00 00r06r59           6175 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000037 0E                    6176 	.db	14
      000038 03                    6177 	.uleb128	3
      000039 01                    6178 	.db	1
      00003A 00 00r06r5D           6179 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      00003E 0E                    6180 	.db	14
      00003F 02                    6181 	.uleb128	2
      000040 01                    6182 	.db	1
      000041 00 00r06r5F           6183 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      000045 0E                    6184 	.db	14
      000046 02                    6185 	.uleb128	2
      000047 01                    6186 	.db	1
      000048 00 00r06r60           6187 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      00004C 0E                    6188 	.db	14
      00004D 03                    6189 	.uleb128	3
      00004E 01                    6190 	.db	1
      00004F 00 00r06r62           6191 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      000053 0E                    6192 	.db	14
      000054 04                    6193 	.uleb128	4
      000055 01                    6194 	.db	1
      000056 00 00r06r64           6195 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      00005A 0E                    6196 	.db	14
      00005B 05                    6197 	.uleb128	5
      00005C 01                    6198 	.db	1
      00005D 00 00r06r66           6199 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      000061 0E                    6200 	.db	14
      000062 07                    6201 	.uleb128	7
      000063 01                    6202 	.db	1
      000064 00 00r06r6C           6203 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      000068 0E                    6204 	.db	14
      000069 03                    6205 	.uleb128	3
      00006A 01                    6206 	.db	1
      00006B 00 00r06r6D           6207 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      00006F 0E                    6208 	.db	14
      000070 02                    6209 	.uleb128	2
      000071 00                    6210 	.db	0
      000072 00                    6211 	.db	0
      000073 00                    6212 	.db	0
                                   6213 
                                   6214 	.area .debug_frame (NOLOAD)
      000074 00 00                 6215 	.dw	0
      000076 00 10                 6216 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      000078                       6217 Ldebug_CIE1_start:
      000078 FF FF                 6218 	.dw	0xffff
      00007A FF FF                 6219 	.dw	0xffff
      00007C 01                    6220 	.db	1
      00007D 00                    6221 	.db	0
      00007E 01                    6222 	.uleb128	1
      00007F 7F                    6223 	.sleb128	-1
      000080 09                    6224 	.db	9
      000081 0C                    6225 	.db	12
      000082 08                    6226 	.uleb128	8
      000083 02                    6227 	.uleb128	2
      000084 89                    6228 	.db	137
      000085 01                    6229 	.uleb128	1
      000086 00                    6230 	.db	0
      000087 00                    6231 	.db	0
      000088                       6232 Ldebug_CIE1_end:
      000088 00 00 00 78           6233 	.dw	0,120
      00008C 00 00r00r74           6234 	.dw	0,(Ldebug_CIE1_start-4)
      000090 00 00r06r09           6235 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$592)	;initial loc
      000094 00 00 00 44           6236 	.dw	0,Sstm8s_clk$CLK_GetITStatus$628-Sstm8s_clk$CLK_GetITStatus$592
      000098 01                    6237 	.db	1
      000099 00 00r06r09           6238 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$592)
      00009D 0E                    6239 	.db	14
      00009E 02                    6240 	.uleb128	2
      00009F 01                    6241 	.db	1
      0000A0 00 00r06r0A           6242 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)
      0000A4 0E                    6243 	.db	14
      0000A5 03                    6244 	.uleb128	3
      0000A6 01                    6245 	.db	1
      0000A7 00 00r06r13           6246 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$595)
      0000AB 0E                    6247 	.db	14
      0000AC 03                    6248 	.uleb128	3
      0000AD 01                    6249 	.db	1
      0000AE 00 00r06r14           6250 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      0000B2 0E                    6251 	.db	14
      0000B3 04                    6252 	.uleb128	4
      0000B4 01                    6253 	.db	1
      0000B5 00 00r06r19           6254 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      0000B9 0E                    6255 	.db	14
      0000BA 03                    6256 	.uleb128	3
      0000BB 01                    6257 	.db	1
      0000BC 00 00r06r1B           6258 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      0000C0 0E                    6259 	.db	14
      0000C1 03                    6260 	.uleb128	3
      0000C2 01                    6261 	.db	1
      0000C3 00 00r06r1F           6262 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      0000C7 0E                    6263 	.db	14
      0000C8 04                    6264 	.uleb128	4
      0000C9 01                    6265 	.db	1
      0000CA 00 00r06r21           6266 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      0000CE 0E                    6267 	.db	14
      0000CF 05                    6268 	.uleb128	5
      0000D0 01                    6269 	.db	1
      0000D1 00 00r06r23           6270 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000D5 0E                    6271 	.db	14
      0000D6 06                    6272 	.uleb128	6
      0000D7 01                    6273 	.db	1
      0000D8 00 00r06r25           6274 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000DC 0E                    6275 	.db	14
      0000DD 08                    6276 	.uleb128	8
      0000DE 01                    6277 	.db	1
      0000DF 00 00r06r2B           6278 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000E3 0E                    6279 	.db	14
      0000E4 04                    6280 	.uleb128	4
      0000E5 01                    6281 	.db	1
      0000E6 00 00r06r2C           6282 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000EA 0E                    6283 	.db	14
      0000EB 03                    6284 	.uleb128	3
      0000EC 01                    6285 	.db	1
      0000ED 00 00r06r34           6286 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$608)
      0000F1 0E                    6287 	.db	14
      0000F2 03                    6288 	.uleb128	3
      0000F3 01                    6289 	.db	1
      0000F4 00 00r06r43           6290 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$617)
      0000F8 0E                    6291 	.db	14
      0000F9 03                    6292 	.uleb128	3
      0000FA 01                    6293 	.db	1
      0000FB 00 00r06r4C           6294 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$626)
      0000FF 0E                    6295 	.db	14
      000100 02                    6296 	.uleb128	2
      000101 00                    6297 	.db	0
      000102 00                    6298 	.db	0
      000103 00                    6299 	.db	0
                                   6300 
                                   6301 	.area .debug_frame (NOLOAD)
      000104 00 00                 6302 	.dw	0
      000106 00 10                 6303 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000108                       6304 Ldebug_CIE2_start:
      000108 FF FF                 6305 	.dw	0xffff
      00010A FF FF                 6306 	.dw	0xffff
      00010C 01                    6307 	.db	1
      00010D 00                    6308 	.db	0
      00010E 01                    6309 	.uleb128	1
      00010F 7F                    6310 	.sleb128	-1
      000110 09                    6311 	.db	9
      000111 0C                    6312 	.db	12
      000112 08                    6313 	.uleb128	8
      000113 02                    6314 	.uleb128	2
      000114 89                    6315 	.db	137
      000115 01                    6316 	.uleb128	1
      000116 00                    6317 	.db	0
      000117 00                    6318 	.db	0
      000118                       6319 Ldebug_CIE2_end:
      000118 00 00 00 BC           6320 	.dw	0,188
      00011C 00 00r01r04           6321 	.dw	0,(Ldebug_CIE2_start-4)
      000120 00 00r05r8C           6322 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$534)	;initial loc
      000124 00 00 00 7D           6323 	.dw	0,Sstm8s_clk$CLK_GetFlagStatus$590-Sstm8s_clk$CLK_GetFlagStatus$534
      000128 01                    6324 	.db	1
      000129 00 00r05r8C           6325 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$534)
      00012D 0E                    6326 	.db	14
      00012E 02                    6327 	.uleb128	2
      00012F 01                    6328 	.db	1
      000130 00 00r05r93           6329 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$536)
      000134 0E                    6330 	.db	14
      000135 02                    6331 	.uleb128	2
      000136 01                    6332 	.db	1
      000137 00 00r05r98           6333 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      00013B 0E                    6334 	.db	14
      00013C 02                    6335 	.uleb128	2
      00013D 01                    6336 	.db	1
      00013E 00 00r05r9D           6337 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      000142 0E                    6338 	.db	14
      000143 02                    6339 	.uleb128	2
      000144 01                    6340 	.db	1
      000145 00 00r05rA2           6341 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      000149 0E                    6342 	.db	14
      00014A 02                    6343 	.uleb128	2
      00014B 01                    6344 	.db	1
      00014C 00 00r05rA7           6345 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      000150 0E                    6346 	.db	14
      000151 02                    6347 	.uleb128	2
      000152 01                    6348 	.db	1
      000153 00 00r05rAC           6349 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000157 0E                    6350 	.db	14
      000158 02                    6351 	.uleb128	2
      000159 01                    6352 	.db	1
      00015A 00 00r05rB1           6353 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      00015E 0E                    6354 	.db	14
      00015F 02                    6355 	.uleb128	2
      000160 01                    6356 	.db	1
      000161 00 00r05rB6           6357 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      000165 0E                    6358 	.db	14
      000166 02                    6359 	.uleb128	2
      000167 01                    6360 	.db	1
      000168 00 00r05rBB           6361 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      00016C 0E                    6362 	.db	14
      00016D 02                    6363 	.uleb128	2
      00016E 01                    6364 	.db	1
      00016F 00 00r05rBC           6365 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      000173 0E                    6366 	.db	14
      000174 04                    6367 	.uleb128	4
      000175 01                    6368 	.db	1
      000176 00 00r05rBE           6369 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      00017A 0E                    6370 	.db	14
      00017B 06                    6371 	.uleb128	6
      00017C 01                    6372 	.db	1
      00017D 00 00r05rC0           6373 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      000181 0E                    6374 	.db	14
      000182 07                    6375 	.uleb128	7
      000183 01                    6376 	.db	1
      000184 00 00r05rC2           6377 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      000188 0E                    6378 	.db	14
      000189 08                    6379 	.uleb128	8
      00018A 01                    6380 	.db	1
      00018B 00 00r05rC4           6381 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      00018F 0E                    6382 	.db	14
      000190 09                    6383 	.uleb128	9
      000191 01                    6384 	.db	1
      000192 00 00r05rC6           6385 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      000196 0E                    6386 	.db	14
      000197 0A                    6387 	.uleb128	10
      000198 01                    6388 	.db	1
      000199 00 00r05rCC           6389 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      00019D 0E                    6390 	.db	14
      00019E 06                    6391 	.uleb128	6
      00019F 01                    6392 	.db	1
      0001A0 00 00r05rCE           6393 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      0001A4 0E                    6394 	.db	14
      0001A5 04                    6395 	.uleb128	4
      0001A6 01                    6396 	.db	1
      0001A7 00 00r05rCF           6397 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      0001AB 0E                    6398 	.db	14
      0001AC 02                    6399 	.uleb128	2
      0001AD 01                    6400 	.db	1
      0001AE 00 00r05rD6           6401 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$556)
      0001B2 0E                    6402 	.db	14
      0001B3 02                    6403 	.uleb128	2
      0001B4 01                    6404 	.db	1
      0001B5 00 00r05rE0           6405 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$561)
      0001B9 0E                    6406 	.db	14
      0001BA 02                    6407 	.uleb128	2
      0001BB 01                    6408 	.db	1
      0001BC 00 00r05rEA           6409 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$566)
      0001C0 0E                    6410 	.db	14
      0001C1 02                    6411 	.uleb128	2
      0001C2 01                    6412 	.db	1
      0001C3 00 00r05rF4           6413 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$571)
      0001C7 0E                    6414 	.db	14
      0001C8 02                    6415 	.uleb128	2
      0001C9 01                    6416 	.db	1
      0001CA 00 00r05rFE           6417 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$579)
      0001CE 0E                    6418 	.db	14
      0001CF 04                    6419 	.uleb128	4
      0001D0 01                    6420 	.db	1
      0001D1 00 00r06r01           6421 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      0001D5 0E                    6422 	.db	14
      0001D6 02                    6423 	.uleb128	2
      0001D7 00                    6424 	.db	0
                                   6425 
                                   6426 	.area .debug_frame (NOLOAD)
      0001D8 00 00                 6427 	.dw	0
      0001DA 00 10                 6428 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0001DC                       6429 Ldebug_CIE3_start:
      0001DC FF FF                 6430 	.dw	0xffff
      0001DE FF FF                 6431 	.dw	0xffff
      0001E0 01                    6432 	.db	1
      0001E1 00                    6433 	.db	0
      0001E2 01                    6434 	.uleb128	1
      0001E3 7F                    6435 	.sleb128	-1
      0001E4 09                    6436 	.db	9
      0001E5 0C                    6437 	.db	12
      0001E6 08                    6438 	.uleb128	8
      0001E7 02                    6439 	.uleb128	2
      0001E8 89                    6440 	.db	137
      0001E9 01                    6441 	.uleb128	1
      0001EA 00                    6442 	.db	0
      0001EB 00                    6443 	.db	0
      0001EC                       6444 Ldebug_CIE3_end:
      0001EC 00 00 00 14           6445 	.dw	0,20
      0001F0 00 00r01rD8           6446 	.dw	0,(Ldebug_CIE3_start-4)
      0001F4 00 00r05r87           6447 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$528)	;initial loc
      0001F8 00 00 00 05           6448 	.dw	0,Sstm8s_clk$CLK_SYSCLKEmergencyClear$532-Sstm8s_clk$CLK_SYSCLKEmergencyClear$528
      0001FC 01                    6449 	.db	1
      0001FD 00 00r05r87           6450 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$528)
      000201 0E                    6451 	.db	14
      000202 02                    6452 	.uleb128	2
      000203 00                    6453 	.db	0
                                   6454 
                                   6455 	.area .debug_frame (NOLOAD)
      000204 00 00                 6456 	.dw	0
      000206 00 10                 6457 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      000208                       6458 Ldebug_CIE4_start:
      000208 FF FF                 6459 	.dw	0xffff
      00020A FF FF                 6460 	.dw	0xffff
      00020C 01                    6461 	.db	1
      00020D 00                    6462 	.db	0
      00020E 01                    6463 	.uleb128	1
      00020F 7F                    6464 	.sleb128	-1
      000210 09                    6465 	.db	9
      000211 0C                    6466 	.db	12
      000212 08                    6467 	.uleb128	8
      000213 02                    6468 	.uleb128	2
      000214 89                    6469 	.db	137
      000215 01                    6470 	.uleb128	1
      000216 00                    6471 	.db	0
      000217 00                    6472 	.db	0
      000218                       6473 Ldebug_CIE4_end:
      000218 00 00 00 98           6474 	.dw	0,152
      00021C 00 00r02r04           6475 	.dw	0,(Ldebug_CIE4_start-4)
      000220 00 00r05r48           6476 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$502)	;initial loc
      000224 00 00 00 3F           6477 	.dw	0,Sstm8s_clk$CLK_AdjustHSICalibrationValue$526-Sstm8s_clk$CLK_AdjustHSICalibrationValue$502
      000228 01                    6478 	.db	1
      000229 00 00r05r48           6479 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$502)
      00022D 0E                    6480 	.db	14
      00022E 02                    6481 	.uleb128	2
      00022F 01                    6482 	.db	1
      000230 00 00r05r49           6483 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)
      000234 0E                    6484 	.db	14
      000235 03                    6485 	.uleb128	3
      000236 01                    6486 	.db	1
      000237 00 00r05r50           6487 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$505)
      00023B 0E                    6488 	.db	14
      00023C 03                    6489 	.uleb128	3
      00023D 01                    6490 	.db	1
      00023E 00 00r05r54           6491 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      000242 0E                    6492 	.db	14
      000243 03                    6493 	.uleb128	3
      000244 01                    6494 	.db	1
      000245 00 00r05r58           6495 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000249 0E                    6496 	.db	14
      00024A 03                    6497 	.uleb128	3
      00024B 01                    6498 	.db	1
      00024C 00 00r05r5C           6499 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      000250 0E                    6500 	.db	14
      000251 03                    6501 	.uleb128	3
      000252 01                    6502 	.db	1
      000253 00 00r05r60           6503 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      000257 0E                    6504 	.db	14
      000258 03                    6505 	.uleb128	3
      000259 01                    6506 	.db	1
      00025A 00 00r05r64           6507 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      00025E 0E                    6508 	.db	14
      00025F 03                    6509 	.uleb128	3
      000260 01                    6510 	.db	1
      000261 00 00r05r68           6511 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      000265 0E                    6512 	.db	14
      000266 03                    6513 	.uleb128	3
      000267 01                    6514 	.db	1
      000268 00 00r05r69           6515 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      00026C 0E                    6516 	.db	14
      00026D 04                    6517 	.uleb128	4
      00026E 01                    6518 	.db	1
      00026F 00 00r05r6B           6519 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      000273 0E                    6520 	.db	14
      000274 05                    6521 	.uleb128	5
      000275 01                    6522 	.db	1
      000276 00 00r05r6D           6523 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      00027A 0E                    6524 	.db	14
      00027B 06                    6525 	.uleb128	6
      00027C 01                    6526 	.db	1
      00027D 00 00r05r6F           6527 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      000281 0E                    6528 	.db	14
      000282 08                    6529 	.uleb128	8
      000283 01                    6530 	.db	1
      000284 00 00r05r75           6531 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      000288 0E                    6532 	.db	14
      000289 04                    6533 	.uleb128	4
      00028A 01                    6534 	.db	1
      00028B 00 00r05r76           6535 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      00028F 0E                    6536 	.db	14
      000290 03                    6537 	.uleb128	3
      000291 01                    6538 	.db	1
      000292 00 00r05r7A           6539 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$519)
      000296 0E                    6540 	.db	14
      000297 04                    6541 	.uleb128	4
      000298 01                    6542 	.db	1
      000299 00 00r00r00           6543 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      00029D 0E                    6544 	.db	14
      00029E 03                    6545 	.uleb128	3
      00029F 01                    6546 	.db	1
      0002A0 00 00r05r7B           6547 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      0002A4 0E                    6548 	.db	14
      0002A5 04                    6549 	.uleb128	4
      0002A6 01                    6550 	.db	1
      0002A7 00 00r05r80           6551 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002AB 0E                    6552 	.db	14
      0002AC 03                    6553 	.uleb128	3
      0002AD 01                    6554 	.db	1
      0002AE 00 00r05r86           6555 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$524)
      0002B2 0E                    6556 	.db	14
      0002B3 02                    6557 	.uleb128	2
                                   6558 
                                   6559 	.area .debug_frame (NOLOAD)
      0002B4 00 00                 6560 	.dw	0
      0002B6 00 10                 6561 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      0002B8                       6562 Ldebug_CIE5_start:
      0002B8 FF FF                 6563 	.dw	0xffff
      0002BA FF FF                 6564 	.dw	0xffff
      0002BC 01                    6565 	.db	1
      0002BD 00                    6566 	.db	0
      0002BE 01                    6567 	.uleb128	1
      0002BF 7F                    6568 	.sleb128	-1
      0002C0 09                    6569 	.db	9
      0002C1 0C                    6570 	.db	12
      0002C2 08                    6571 	.uleb128	8
      0002C3 02                    6572 	.uleb128	2
      0002C4 89                    6573 	.db	137
      0002C5 01                    6574 	.uleb128	1
      0002C6 00                    6575 	.db	0
      0002C7 00                    6576 	.db	0
      0002C8                       6577 Ldebug_CIE5_end:
      0002C8 00 00 00 60           6578 	.dw	0,96
      0002CC 00 00r02rB4           6579 	.dw	0,(Ldebug_CIE5_start-4)
      0002D0 00 00r04rFA           6580 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)	;initial loc
      0002D4 00 00 00 4E           6581 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$500-Sstm8s_clk$CLK_GetClockFreq$470
      0002D8 01                    6582 	.db	1
      0002D9 00 00r04rFA           6583 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)
      0002DD 0E                    6584 	.db	14
      0002DE 02                    6585 	.uleb128	2
      0002DF 01                    6586 	.db	1
      0002E0 00 00r04rFC           6587 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      0002E4 0E                    6588 	.db	14
      0002E5 06                    6589 	.uleb128	6
      0002E6 01                    6590 	.db	1
      0002E7 00 00r05r05           6591 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      0002EB 0E                    6592 	.db	14
      0002EC 06                    6593 	.uleb128	6
      0002ED 01                    6594 	.db	1
      0002EE 00 00r05r17           6595 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      0002F2 0E                    6596 	.db	14
      0002F3 08                    6597 	.uleb128	8
      0002F4 01                    6598 	.db	1
      0002F5 00 00r05r19           6599 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0002F9 0E                    6600 	.db	14
      0002FA 0A                    6601 	.uleb128	10
      0002FB 01                    6602 	.db	1
      0002FC 00 00r05r1B           6603 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      000300 0E                    6604 	.db	14
      000301 0B                    6605 	.uleb128	11
      000302 01                    6606 	.db	1
      000303 00 00r05r1D           6607 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      000307 0E                    6608 	.db	14
      000308 0C                    6609 	.uleb128	12
      000309 01                    6610 	.db	1
      00030A 00 00r05r1F           6611 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      00030E 0E                    6612 	.db	14
      00030F 0D                    6613 	.uleb128	13
      000310 01                    6614 	.db	1
      000311 00 00r05r21           6615 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      000315 0E                    6616 	.db	14
      000316 0E                    6617 	.uleb128	14
      000317 01                    6618 	.db	1
      000318 00 00r05r26           6619 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      00031C 0E                    6620 	.db	14
      00031D 06                    6621 	.uleb128	6
      00031E 01                    6622 	.db	1
      00031F 00 00r05r31           6623 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$489)
      000323 0E                    6624 	.db	14
      000324 06                    6625 	.uleb128	6
      000325 01                    6626 	.db	1
      000326 00 00r05r47           6627 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$498)
      00032A 0E                    6628 	.db	14
      00032B 02                    6629 	.uleb128	2
                                   6630 
                                   6631 	.area .debug_frame (NOLOAD)
      00032C 00 00                 6632 	.dw	0
      00032E 00 10                 6633 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      000330                       6634 Ldebug_CIE6_start:
      000330 FF FF                 6635 	.dw	0xffff
      000332 FF FF                 6636 	.dw	0xffff
      000334 01                    6637 	.db	1
      000335 00                    6638 	.db	0
      000336 01                    6639 	.uleb128	1
      000337 7F                    6640 	.sleb128	-1
      000338 09                    6641 	.db	9
      000339 0C                    6642 	.db	12
      00033A 08                    6643 	.uleb128	8
      00033B 02                    6644 	.uleb128	2
      00033C 89                    6645 	.db	137
      00033D 01                    6646 	.uleb128	1
      00033E 00                    6647 	.db	0
      00033F 00                    6648 	.db	0
      000340                       6649 Ldebug_CIE6_end:
      000340 00 00 00 14           6650 	.dw	0,20
      000344 00 00r03r2C           6651 	.dw	0,(Ldebug_CIE6_start-4)
      000348 00 00r04rF6           6652 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)	;initial loc
      00034C 00 00 00 04           6653 	.dw	0,Sstm8s_clk$CLK_GetSYSCLKSource$468-Sstm8s_clk$CLK_GetSYSCLKSource$464
      000350 01                    6654 	.db	1
      000351 00 00r04rF6           6655 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)
      000355 0E                    6656 	.db	14
      000356 02                    6657 	.uleb128	2
      000357 00                    6658 	.db	0
                                   6659 
                                   6660 	.area .debug_frame (NOLOAD)
      000358 00 00                 6661 	.dw	0
      00035A 00 10                 6662 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      00035C                       6663 Ldebug_CIE7_start:
      00035C FF FF                 6664 	.dw	0xffff
      00035E FF FF                 6665 	.dw	0xffff
      000360 01                    6666 	.db	1
      000361 00                    6667 	.db	0
      000362 01                    6668 	.uleb128	1
      000363 7F                    6669 	.sleb128	-1
      000364 09                    6670 	.db	9
      000365 0C                    6671 	.db	12
      000366 08                    6672 	.uleb128	8
      000367 02                    6673 	.uleb128	2
      000368 89                    6674 	.db	137
      000369 01                    6675 	.uleb128	1
      00036A 00                    6676 	.db	0
      00036B 00                    6677 	.db	0
      00036C                       6678 Ldebug_CIE7_end:
      00036C 00 00 00 14           6679 	.dw	0,20
      000370 00 00r03r58           6680 	.dw	0,(Ldebug_CIE7_start-4)
      000374 00 00r04rF1           6681 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)	;initial loc
      000378 00 00 00 05           6682 	.dw	0,Sstm8s_clk$CLK_ClockSecuritySystemEnable$462-Sstm8s_clk$CLK_ClockSecuritySystemEnable$458
      00037C 01                    6683 	.db	1
      00037D 00 00r04rF1           6684 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)
      000381 0E                    6685 	.db	14
      000382 02                    6686 	.uleb128	2
      000383 00                    6687 	.db	0
                                   6688 
                                   6689 	.area .debug_frame (NOLOAD)
      000384 00 00                 6690 	.dw	0
      000386 00 10                 6691 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      000388                       6692 Ldebug_CIE8_start:
      000388 FF FF                 6693 	.dw	0xffff
      00038A FF FF                 6694 	.dw	0xffff
      00038C 01                    6695 	.db	1
      00038D 00                    6696 	.db	0
      00038E 01                    6697 	.uleb128	1
      00038F 7F                    6698 	.sleb128	-1
      000390 09                    6699 	.db	9
      000391 0C                    6700 	.db	12
      000392 08                    6701 	.uleb128	8
      000393 02                    6702 	.uleb128	2
      000394 89                    6703 	.db	137
      000395 01                    6704 	.uleb128	1
      000396 00                    6705 	.db	0
      000397 00                    6706 	.db	0
      000398                       6707 Ldebug_CIE8_end:
      000398 00 00 00 40           6708 	.dw	0,64
      00039C 00 00r03r84           6709 	.dw	0,(Ldebug_CIE8_start-4)
      0003A0 00 00r04rC7           6710 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)	;initial loc
      0003A4 00 00 00 2A           6711 	.dw	0,Sstm8s_clk$CLK_SWIMConfig$456-Sstm8s_clk$CLK_SWIMConfig$438
      0003A8 01                    6712 	.db	1
      0003A9 00 00r04rC7           6713 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)
      0003AD 0E                    6714 	.db	14
      0003AE 02                    6715 	.uleb128	2
      0003AF 01                    6716 	.db	1
      0003B0 00 00r04rC8           6717 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      0003B4 0E                    6718 	.db	14
      0003B5 03                    6719 	.uleb128	3
      0003B6 01                    6720 	.db	1
      0003B7 00 00r04rD2           6721 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      0003BB 0E                    6722 	.db	14
      0003BC 04                    6723 	.uleb128	4
      0003BD 01                    6724 	.db	1
      0003BE 00 00r04rD4           6725 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      0003C2 0E                    6726 	.db	14
      0003C3 05                    6727 	.uleb128	5
      0003C4 01                    6728 	.db	1
      0003C5 00 00r04rD6           6729 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      0003C9 0E                    6730 	.db	14
      0003CA 07                    6731 	.uleb128	7
      0003CB 01                    6732 	.db	1
      0003CC 00 00r04rDC           6733 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      0003D0 0E                    6734 	.db	14
      0003D1 03                    6735 	.uleb128	3
      0003D2 01                    6736 	.db	1
      0003D3 00 00r04rF0           6737 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      0003D7 0E                    6738 	.db	14
      0003D8 02                    6739 	.uleb128	2
      0003D9 00                    6740 	.db	0
      0003DA 00                    6741 	.db	0
      0003DB 00                    6742 	.db	0
                                   6743 
                                   6744 	.area .debug_frame (NOLOAD)
      0003DC 00 00                 6745 	.dw	0
      0003DE 00 10                 6746 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      0003E0                       6747 Ldebug_CIE9_start:
      0003E0 FF FF                 6748 	.dw	0xffff
      0003E2 FF FF                 6749 	.dw	0xffff
      0003E4 01                    6750 	.db	1
      0003E5 00                    6751 	.db	0
      0003E6 01                    6752 	.uleb128	1
      0003E7 7F                    6753 	.sleb128	-1
      0003E8 09                    6754 	.db	9
      0003E9 0C                    6755 	.db	12
      0003EA 08                    6756 	.uleb128	8
      0003EB 02                    6757 	.uleb128	2
      0003EC 89                    6758 	.db	137
      0003ED 01                    6759 	.uleb128	1
      0003EE 00                    6760 	.db	0
      0003EF 00                    6761 	.db	0
      0003F0                       6762 Ldebug_CIE9_end:
      0003F0 00 00 00 A8           6763 	.dw	0,168
      0003F4 00 00r03rDC           6764 	.dw	0,(Ldebug_CIE9_start-4)
      0003F8 00 00r04r4A           6765 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)	;initial loc
      0003FC 00 00 00 7D           6766 	.dw	0,Sstm8s_clk$CLK_SYSCLKConfig$436-Sstm8s_clk$CLK_SYSCLKConfig$401
      000400 01                    6767 	.db	1
      000401 00 00r04r4A           6768 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)
      000405 0E                    6769 	.db	14
      000406 02                    6770 	.uleb128	2
      000407 01                    6771 	.db	1
      000408 00 00r04r4B           6772 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      00040C 0E                    6773 	.db	14
      00040D 03                    6774 	.uleb128	3
      00040E 01                    6775 	.db	1
      00040F 00 00r04r54           6776 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      000413 0E                    6777 	.db	14
      000414 03                    6778 	.uleb128	3
      000415 01                    6779 	.db	1
      000416 00 00r04r59           6780 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      00041A 0E                    6781 	.db	14
      00041B 03                    6782 	.uleb128	3
      00041C 01                    6783 	.db	1
      00041D 00 00r04r5E           6784 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000421 0E                    6785 	.db	14
      000422 03                    6786 	.uleb128	3
      000423 01                    6787 	.db	1
      000424 00 00r04r63           6788 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000428 0E                    6789 	.db	14
      000429 03                    6790 	.uleb128	3
      00042A 01                    6791 	.db	1
      00042B 00 00r04r68           6792 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      00042F 0E                    6793 	.db	14
      000430 03                    6794 	.uleb128	3
      000431 01                    6795 	.db	1
      000432 00 00r04r6D           6796 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      000436 0E                    6797 	.db	14
      000437 03                    6798 	.uleb128	3
      000438 01                    6799 	.db	1
      000439 00 00r04r72           6800 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      00043D 0E                    6801 	.db	14
      00043E 03                    6802 	.uleb128	3
      00043F 01                    6803 	.db	1
      000440 00 00r04r77           6804 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      000444 0E                    6805 	.db	14
      000445 03                    6806 	.uleb128	3
      000446 01                    6807 	.db	1
      000447 00 00r04r7C           6808 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      00044B 0E                    6809 	.db	14
      00044C 03                    6810 	.uleb128	3
      00044D 01                    6811 	.db	1
      00044E 00 00r04r81           6812 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      000452 0E                    6813 	.db	14
      000453 03                    6814 	.uleb128	3
      000454 01                    6815 	.db	1
      000455 00 00r04r86           6816 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000459 0E                    6817 	.db	14
      00045A 03                    6818 	.uleb128	3
      00045B 01                    6819 	.db	1
      00045C 00 00r04r87           6820 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000460 0E                    6821 	.db	14
      000461 05                    6822 	.uleb128	5
      000462 01                    6823 	.db	1
      000463 00 00r04r89           6824 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      000467 0E                    6825 	.db	14
      000468 06                    6826 	.uleb128	6
      000469 01                    6827 	.db	1
      00046A 00 00r04r8B           6828 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      00046E 0E                    6829 	.db	14
      00046F 07                    6830 	.uleb128	7
      000470 01                    6831 	.db	1
      000471 00 00r04r8D           6832 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      000475 0E                    6833 	.db	14
      000476 08                    6834 	.uleb128	8
      000477 01                    6835 	.db	1
      000478 00 00r04r8F           6836 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      00047C 0E                    6837 	.db	14
      00047D 09                    6838 	.uleb128	9
      00047E 01                    6839 	.db	1
      00047F 00 00r04r95           6840 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      000483 0E                    6841 	.db	14
      000484 05                    6842 	.uleb128	5
      000485 01                    6843 	.db	1
      000486 00 00r04r97           6844 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      00048A 0E                    6845 	.db	14
      00048B 04                    6846 	.uleb128	4
      00048C 01                    6847 	.db	1
      00048D 00 00r04r99           6848 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      000491 0E                    6849 	.db	14
      000492 03                    6850 	.uleb128	3
      000493 01                    6851 	.db	1
      000494 00 00r04rC6           6852 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      000498 0E                    6853 	.db	14
      000499 02                    6854 	.uleb128	2
      00049A 00                    6855 	.db	0
      00049B 00                    6856 	.db	0
                                   6857 
                                   6858 	.area .debug_frame (NOLOAD)
      00049C 00 00                 6859 	.dw	0
      00049E 00 10                 6860 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      0004A0                       6861 Ldebug_CIE10_start:
      0004A0 FF FF                 6862 	.dw	0xffff
      0004A2 FF FF                 6863 	.dw	0xffff
      0004A4 01                    6864 	.db	1
      0004A5 00                    6865 	.db	0
      0004A6 01                    6866 	.uleb128	1
      0004A7 7F                    6867 	.sleb128	-1
      0004A8 09                    6868 	.db	9
      0004A9 0C                    6869 	.db	12
      0004AA 08                    6870 	.uleb128	8
      0004AB 02                    6871 	.uleb128	2
      0004AC 89                    6872 	.db	137
      0004AD 01                    6873 	.uleb128	1
      0004AE 00                    6874 	.db	0
      0004AF 00                    6875 	.db	0
      0004B0                       6876 Ldebug_CIE10_end:
      0004B0 00 00 00 90           6877 	.dw	0,144
      0004B4 00 00r04r9C           6878 	.dw	0,(Ldebug_CIE10_start-4)
      0004B8 00 00r03rC8           6879 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)	;initial loc
      0004BC 00 00 00 82           6880 	.dw	0,Sstm8s_clk$CLK_ITConfig$399-Sstm8s_clk$CLK_ITConfig$358
      0004C0 01                    6881 	.db	1
      0004C1 00 00r03rC8           6882 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)
      0004C5 0E                    6883 	.db	14
      0004C6 02                    6884 	.uleb128	2
      0004C7 01                    6885 	.db	1
      0004C8 00 00r03rD1           6886 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      0004CC 0E                    6887 	.db	14
      0004CD 03                    6888 	.uleb128	3
      0004CE 01                    6889 	.db	1
      0004CF 00 00r03rD3           6890 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      0004D3 0E                    6891 	.db	14
      0004D4 04                    6892 	.uleb128	4
      0004D5 01                    6893 	.db	1
      0004D6 00 00r03rD5           6894 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      0004DA 0E                    6895 	.db	14
      0004DB 05                    6896 	.uleb128	5
      0004DC 01                    6897 	.db	1
      0004DD 00 00r03rD7           6898 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      0004E1 0E                    6899 	.db	14
      0004E2 07                    6900 	.uleb128	7
      0004E3 01                    6901 	.db	1
      0004E4 00 00r03rDD           6902 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      0004E8 0E                    6903 	.db	14
      0004E9 03                    6904 	.uleb128	3
      0004EA 01                    6905 	.db	1
      0004EB 00 00r03rDE           6906 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      0004EF 0E                    6907 	.db	14
      0004F0 02                    6908 	.uleb128	2
      0004F1 01                    6909 	.db	1
      0004F2 00 00r03rEB           6910 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      0004F6 0E                    6911 	.db	14
      0004F7 02                    6912 	.uleb128	2
      0004F8 01                    6913 	.db	1
      0004F9 00 00r03rF5           6914 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      0004FD 0E                    6915 	.db	14
      0004FE 02                    6916 	.uleb128	2
      0004FF 01                    6917 	.db	1
      000500 00 00r03rFE           6918 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      000504 0E                    6919 	.db	14
      000505 04                    6920 	.uleb128	4
      000506 01                    6921 	.db	1
      000507 00 00r04r00           6922 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      00050B 0E                    6923 	.db	14
      00050C 05                    6924 	.uleb128	5
      00050D 01                    6925 	.db	1
      00050E 00 00r04r02           6926 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      000512 0E                    6927 	.db	14
      000513 06                    6928 	.uleb128	6
      000514 01                    6929 	.db	1
      000515 00 00r04r04           6930 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      000519 0E                    6931 	.db	14
      00051A 07                    6932 	.uleb128	7
      00051B 01                    6933 	.db	1
      00051C 00 00r04r06           6934 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      000520 0E                    6935 	.db	14
      000521 08                    6936 	.uleb128	8
      000522 01                    6937 	.db	1
      000523 00 00r04r0C           6938 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      000527 0E                    6939 	.db	14
      000528 04                    6940 	.uleb128	4
      000529 01                    6941 	.db	1
      00052A 00 00r04r0D           6942 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      00052E 0E                    6943 	.db	14
      00052F 02                    6944 	.uleb128	2
      000530 01                    6945 	.db	1
      000531 00 00r04r48           6946 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      000535 0E                    6947 	.db	14
      000536 00                    6948 	.uleb128	0
      000537 01                    6949 	.db	1
      000538 00 00r04r49           6950 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      00053C 0E                    6951 	.db	14
      00053D FF FF FF FF 0F        6952 	.uleb128	-1
      000542 00                    6953 	.db	0
      000543 00                    6954 	.db	0
                                   6955 
                                   6956 	.area .debug_frame (NOLOAD)
      000544 00 00                 6957 	.dw	0
      000546 00 10                 6958 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000548                       6959 Ldebug_CIE11_start:
      000548 FF FF                 6960 	.dw	0xffff
      00054A FF FF                 6961 	.dw	0xffff
      00054C 01                    6962 	.db	1
      00054D 00                    6963 	.db	0
      00054E 01                    6964 	.uleb128	1
      00054F 7F                    6965 	.sleb128	-1
      000550 09                    6966 	.db	9
      000551 0C                    6967 	.db	12
      000552 08                    6968 	.uleb128	8
      000553 02                    6969 	.uleb128	2
      000554 89                    6970 	.db	137
      000555 01                    6971 	.uleb128	1
      000556 00                    6972 	.db	0
      000557 00                    6973 	.db	0
      000558                       6974 Ldebug_CIE11_end:
      000558 00 00 00 D8           6975 	.dw	0,216
      00055C 00 00r05r44           6976 	.dw	0,(Ldebug_CIE11_start-4)
      000560 00 00r03r61           6977 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)	;initial loc
      000564 00 00 00 67           6978 	.dw	0,Sstm8s_clk$CLK_CCOConfig$356-Sstm8s_clk$CLK_CCOConfig$321
      000568 01                    6979 	.db	1
      000569 00 00r03r61           6980 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)
      00056D 0E                    6981 	.db	14
      00056E 02                    6982 	.uleb128	2
      00056F 01                    6983 	.db	1
      000570 00 00r03r62           6984 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      000574 0E                    6985 	.db	14
      000575 03                    6986 	.uleb128	3
      000576 01                    6987 	.db	1
      000577 00 00r03r69           6988 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      00057B 0E                    6989 	.db	14
      00057C 03                    6990 	.uleb128	3
      00057D 01                    6991 	.db	1
      00057E 00 00r03r6D           6992 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      000582 0E                    6993 	.db	14
      000583 03                    6994 	.uleb128	3
      000584 01                    6995 	.db	1
      000585 00 00r03r71           6996 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      000589 0E                    6997 	.db	14
      00058A 03                    6998 	.uleb128	3
      00058B 01                    6999 	.db	1
      00058C 00 00r03r75           7000 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      000590 0E                    7001 	.db	14
      000591 03                    7002 	.uleb128	3
      000592 01                    7003 	.db	1
      000593 00 00r03r79           7004 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      000597 0E                    7005 	.db	14
      000598 03                    7006 	.uleb128	3
      000599 01                    7007 	.db	1
      00059A 00 00r03r7D           7008 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      00059E 0E                    7009 	.db	14
      00059F 03                    7010 	.uleb128	3
      0005A0 01                    7011 	.db	1
      0005A1 00 00r03r81           7012 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      0005A5 0E                    7013 	.db	14
      0005A6 03                    7014 	.uleb128	3
      0005A7 01                    7015 	.db	1
      0005A8 00 00r03r85           7016 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      0005AC 0E                    7017 	.db	14
      0005AD 03                    7018 	.uleb128	3
      0005AE 01                    7019 	.db	1
      0005AF 00 00r03r89           7020 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      0005B3 0E                    7021 	.db	14
      0005B4 03                    7022 	.uleb128	3
      0005B5 01                    7023 	.db	1
      0005B6 00 00r03r8D           7024 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      0005BA 0E                    7025 	.db	14
      0005BB 03                    7026 	.uleb128	3
      0005BC 01                    7027 	.db	1
      0005BD 00 00r03r91           7028 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      0005C1 0E                    7029 	.db	14
      0005C2 03                    7030 	.uleb128	3
      0005C3 01                    7031 	.db	1
      0005C4 00 00r03r95           7032 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      0005C8 0E                    7033 	.db	14
      0005C9 03                    7034 	.uleb128	3
      0005CA 01                    7035 	.db	1
      0005CB 00 00r03r96           7036 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      0005CF 0E                    7037 	.db	14
      0005D0 04                    7038 	.uleb128	4
      0005D1 01                    7039 	.db	1
      0005D2 00 00r03r98           7040 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      0005D6 0E                    7041 	.db	14
      0005D7 05                    7042 	.uleb128	5
      0005D8 01                    7043 	.db	1
      0005D9 00 00r03r9A           7044 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      0005DD 0E                    7045 	.db	14
      0005DE 06                    7046 	.uleb128	6
      0005DF 01                    7047 	.db	1
      0005E0 00 00r03r9C           7048 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      0005E4 0E                    7049 	.db	14
      0005E5 08                    7050 	.uleb128	8
      0005E6 01                    7051 	.db	1
      0005E7 00 00r03rA2           7052 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      0005EB 0E                    7053 	.db	14
      0005EC 04                    7054 	.uleb128	4
      0005ED 01                    7055 	.db	1
      0005EE 00 00r03rA3           7056 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      0005F2 0E                    7057 	.db	14
      0005F3 03                    7058 	.uleb128	3
      0005F4 01                    7059 	.db	1
      0005F5 00 00r03rA7           7060 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      0005F9 0E                    7061 	.db	14
      0005FA 04                    7062 	.uleb128	4
      0005FB 01                    7063 	.db	1
      0005FC 00 00r00r00           7064 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      000600 0E                    7065 	.db	14
      000601 03                    7066 	.uleb128	3
      000602 01                    7067 	.db	1
      000603 00 00r03rA8           7068 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      000607 0E                    7069 	.db	14
      000608 04                    7070 	.uleb128	4
      000609 01                    7071 	.db	1
      00060A 00 00r03rAD           7072 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      00060E 0E                    7073 	.db	14
      00060F 03                    7074 	.uleb128	3
      000610 01                    7075 	.db	1
      000611 00 00r03rB1           7076 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      000615 0E                    7077 	.db	14
      000616 04                    7078 	.uleb128	4
      000617 01                    7079 	.db	1
      000618 00 00r03rB5           7080 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      00061C 0E                    7081 	.db	14
      00061D 03                    7082 	.uleb128	3
      00061E 01                    7083 	.db	1
      00061F 00 00r03rB9           7084 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      000623 0E                    7085 	.db	14
      000624 04                    7086 	.uleb128	4
      000625 01                    7087 	.db	1
      000626 00 00r03rBD           7088 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      00062A 0E                    7089 	.db	14
      00062B 03                    7090 	.uleb128	3
      00062C 01                    7091 	.db	1
      00062D 00 00r03rC7           7092 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      000631 0E                    7093 	.db	14
      000632 02                    7094 	.uleb128	2
      000633 00                    7095 	.db	0
                                   7096 
                                   7097 	.area .debug_frame (NOLOAD)
      000634 00 00                 7098 	.dw	0
      000636 00 10                 7099 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      000638                       7100 Ldebug_CIE12_start:
      000638 FF FF                 7101 	.dw	0xffff
      00063A FF FF                 7102 	.dw	0xffff
      00063C 01                    7103 	.db	1
      00063D 00                    7104 	.db	0
      00063E 01                    7105 	.uleb128	1
      00063F 7F                    7106 	.sleb128	-1
      000640 09                    7107 	.db	9
      000641 0C                    7108 	.db	12
      000642 08                    7109 	.uleb128	8
      000643 02                    7110 	.uleb128	2
      000644 89                    7111 	.db	137
      000645 01                    7112 	.uleb128	1
      000646 00                    7113 	.db	0
      000647 00                    7114 	.db	0
      000648                       7115 Ldebug_CIE12_end:
      000648 00 00 00 54           7116 	.dw	0,84
      00064C 00 00r06r34           7117 	.dw	0,(Ldebug_CIE12_start-4)
      000650 00 00r03r2C           7118 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)	;initial loc
      000654 00 00 00 35           7119 	.dw	0,Sstm8s_clk$CLK_HSIPrescalerConfig$319-Sstm8s_clk$CLK_HSIPrescalerConfig$304
      000658 01                    7120 	.db	1
      000659 00 00r03r2C           7121 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)
      00065D 0E                    7122 	.db	14
      00065E 02                    7123 	.uleb128	2
      00065F 01                    7124 	.db	1
      000660 00 00r03r2D           7125 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      000664 0E                    7126 	.db	14
      000665 03                    7127 	.uleb128	3
      000666 01                    7128 	.db	1
      000667 00 00r03r37           7129 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      00066B 0E                    7130 	.db	14
      00066C 03                    7131 	.uleb128	3
      00066D 01                    7132 	.db	1
      00066E 00 00r03r3D           7133 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      000672 0E                    7134 	.db	14
      000673 03                    7135 	.uleb128	3
      000674 01                    7136 	.db	1
      000675 00 00r03r43           7137 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      000679 0E                    7138 	.db	14
      00067A 03                    7139 	.uleb128	3
      00067B 01                    7140 	.db	1
      00067C 00 00r03r45           7141 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000680 0E                    7142 	.db	14
      000681 04                    7143 	.uleb128	4
      000682 01                    7144 	.db	1
      000683 00 00r03r47           7145 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      000687 0E                    7146 	.db	14
      000688 05                    7147 	.uleb128	5
      000689 01                    7148 	.db	1
      00068A 00 00r03r49           7149 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      00068E 0E                    7150 	.db	14
      00068F 07                    7151 	.uleb128	7
      000690 01                    7152 	.db	1
      000691 00 00r03r4F           7153 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      000695 0E                    7154 	.db	14
      000696 03                    7155 	.uleb128	3
      000697 01                    7156 	.db	1
      000698 00 00r03r60           7157 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      00069C 0E                    7158 	.db	14
      00069D 02                    7159 	.uleb128	2
      00069E 00                    7160 	.db	0
      00069F 00                    7161 	.db	0
                                   7162 
                                   7163 	.area .debug_frame (NOLOAD)
      0006A0 00 00                 7164 	.dw	0
      0006A2 00 10                 7165 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0006A4                       7166 Ldebug_CIE13_start:
      0006A4 FF FF                 7167 	.dw	0xffff
      0006A6 FF FF                 7168 	.dw	0xffff
      0006A8 01                    7169 	.db	1
      0006A9 00                    7170 	.db	0
      0006AA 01                    7171 	.uleb128	1
      0006AB 7F                    7172 	.sleb128	-1
      0006AC 09                    7173 	.db	9
      0006AD 0C                    7174 	.db	12
      0006AE 08                    7175 	.uleb128	8
      0006AF 02                    7176 	.uleb128	2
      0006B0 89                    7177 	.db	137
      0006B1 01                    7178 	.uleb128	1
      0006B2 00                    7179 	.db	0
      0006B3 00                    7180 	.db	0
      0006B4                       7181 Ldebug_CIE13_end:
      0006B4 00 00 00 C0           7182 	.dw	0,192
      0006B8 00 00r06rA0           7183 	.dw	0,(Ldebug_CIE13_start-4)
      0006BC 00 00r02r26           7184 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)	;initial loc
      0006C0 00 00 01 06           7185 	.dw	0,Sstm8s_clk$CLK_ClockSwitchConfig$302-Sstm8s_clk$CLK_ClockSwitchConfig$209
      0006C4 01                    7186 	.db	1
      0006C5 00 00r02r26           7187 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      0006C9 0E                    7188 	.db	14
      0006CA 02                    7189 	.uleb128	2
      0006CB 01                    7190 	.db	1
      0006CC 00 00r02r27           7191 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      0006D0 0E                    7192 	.db	14
      0006D1 03                    7193 	.uleb128	3
      0006D2 01                    7194 	.db	1
      0006D3 00 00r02r2F           7195 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      0006D7 0E                    7196 	.db	14
      0006D8 03                    7197 	.uleb128	3
      0006D9 01                    7198 	.db	1
      0006DA 00 00r02r35           7199 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      0006DE 0E                    7200 	.db	14
      0006DF 03                    7201 	.uleb128	3
      0006E0 01                    7202 	.db	1
      0006E1 00 00r02r3B           7203 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      0006E5 0E                    7204 	.db	14
      0006E6 03                    7205 	.uleb128	3
      0006E7 01                    7206 	.db	1
      0006E8 00 00r02r3D           7207 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      0006EC 0E                    7208 	.db	14
      0006ED 04                    7209 	.uleb128	4
      0006EE 01                    7210 	.db	1
      0006EF 00 00r02r3F           7211 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      0006F3 0E                    7212 	.db	14
      0006F4 05                    7213 	.uleb128	5
      0006F5 01                    7214 	.db	1
      0006F6 00 00r02r41           7215 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      0006FA 0E                    7216 	.db	14
      0006FB 07                    7217 	.uleb128	7
      0006FC 01                    7218 	.db	1
      0006FD 00 00r02r47           7219 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      000701 0E                    7220 	.db	14
      000702 03                    7221 	.uleb128	3
      000703 01                    7222 	.db	1
      000704 00 00r02r51           7223 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      000708 0E                    7224 	.db	14
      000709 04                    7225 	.uleb128	4
      00070A 01                    7226 	.db	1
      00070B 00 00r02r53           7227 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      00070F 0E                    7228 	.db	14
      000710 05                    7229 	.uleb128	5
      000711 01                    7230 	.db	1
      000712 00 00r02r55           7231 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      000716 0E                    7232 	.db	14
      000717 07                    7233 	.uleb128	7
      000718 01                    7234 	.db	1
      000719 00 00r02r5B           7235 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      00071D 0E                    7236 	.db	14
      00071E 03                    7237 	.uleb128	3
      00071F 01                    7238 	.db	1
      000720 00 00r02r65           7239 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      000724 0E                    7240 	.db	14
      000725 04                    7241 	.uleb128	4
      000726 01                    7242 	.db	1
      000727 00 00r02r67           7243 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      00072B 0E                    7244 	.db	14
      00072C 05                    7245 	.uleb128	5
      00072D 01                    7246 	.db	1
      00072E 00 00r02r69           7247 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      000732 0E                    7248 	.db	14
      000733 07                    7249 	.uleb128	7
      000734 01                    7250 	.db	1
      000735 00 00r02r6F           7251 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      000739 0E                    7252 	.db	14
      00073A 03                    7253 	.uleb128	3
      00073B 01                    7254 	.db	1
      00073C 00 00r02r79           7255 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      000740 0E                    7256 	.db	14
      000741 04                    7257 	.uleb128	4
      000742 01                    7258 	.db	1
      000743 00 00r02r7B           7259 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      000747 0E                    7260 	.db	14
      000748 05                    7261 	.uleb128	5
      000749 01                    7262 	.db	1
      00074A 00 00r02r7D           7263 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      00074E 0E                    7264 	.db	14
      00074F 07                    7265 	.uleb128	7
      000750 01                    7266 	.db	1
      000751 00 00r02r83           7267 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      000755 0E                    7268 	.db	14
      000756 03                    7269 	.uleb128	3
      000757 01                    7270 	.db	1
      000758 00 00r03r02           7271 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      00075C 0E                    7272 	.db	14
      00075D 03                    7273 	.uleb128	3
      00075E 01                    7274 	.db	1
      00075F 00 00r03r12           7275 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      000763 0E                    7276 	.db	14
      000764 03                    7277 	.uleb128	3
      000765 01                    7278 	.db	1
      000766 00 00r03r22           7279 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      00076A 0E                    7280 	.db	14
      00076B 03                    7281 	.uleb128	3
      00076C 01                    7282 	.db	1
      00076D 00 00r03r2B           7283 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      000771 0E                    7284 	.db	14
      000772 FD FF FF FF 0F        7285 	.uleb128	-3
      000777 00                    7286 	.db	0
                                   7287 
                                   7288 	.area .debug_frame (NOLOAD)
      000778 00 00                 7289 	.dw	0
      00077A 00 10                 7290 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      00077C                       7291 Ldebug_CIE14_start:
      00077C FF FF                 7292 	.dw	0xffff
      00077E FF FF                 7293 	.dw	0xffff
      000780 01                    7294 	.db	1
      000781 00                    7295 	.db	0
      000782 01                    7296 	.uleb128	1
      000783 7F                    7297 	.sleb128	-1
      000784 09                    7298 	.db	9
      000785 0C                    7299 	.db	12
      000786 08                    7300 	.uleb128	8
      000787 02                    7301 	.uleb128	2
      000788 89                    7302 	.db	137
      000789 01                    7303 	.uleb128	1
      00078A 00                    7304 	.db	0
      00078B 00                    7305 	.db	0
      00078C                       7306 Ldebug_CIE14_end:
      00078C 00 00 00 B8           7307 	.dw	0,184
      000790 00 00r07r78           7308 	.dw	0,(Ldebug_CIE14_start-4)
      000794 00 00r01r5C           7309 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)	;initial loc
      000798 00 00 00 CA           7310 	.dw	0,Sstm8s_clk$CLK_PeripheralClockConfig$207-Sstm8s_clk$CLK_PeripheralClockConfig$159
      00079C 01                    7311 	.db	1
      00079D 00 00r01r5C           7312 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)
      0007A1 0E                    7313 	.db	14
      0007A2 02                    7314 	.uleb128	2
      0007A3 01                    7315 	.db	1
      0007A4 00 00r01r5E           7316 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      0007A8 0E                    7317 	.db	14
      0007A9 05                    7318 	.uleb128	5
      0007AA 01                    7319 	.db	1
      0007AB 00 00r01r6A           7320 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      0007AF 0E                    7321 	.db	14
      0007B0 06                    7322 	.uleb128	6
      0007B1 01                    7323 	.db	1
      0007B2 00 00r01r6C           7324 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      0007B6 0E                    7325 	.db	14
      0007B7 07                    7326 	.uleb128	7
      0007B8 01                    7327 	.db	1
      0007B9 00 00r01r6E           7328 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      0007BD 0E                    7329 	.db	14
      0007BE 09                    7330 	.uleb128	9
      0007BF 01                    7331 	.db	1
      0007C0 00 00r01r74           7332 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      0007C4 0E                    7333 	.db	14
      0007C5 05                    7334 	.uleb128	5
      0007C6 01                    7335 	.db	1
      0007C7 00 00r01r7D           7336 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      0007CB 0E                    7337 	.db	14
      0007CC 05                    7338 	.uleb128	5
      0007CD 01                    7339 	.db	1
      0007CE 00 00r01r86           7340 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      0007D2 0E                    7341 	.db	14
      0007D3 05                    7342 	.uleb128	5
      0007D4 01                    7343 	.db	1
      0007D5 00 00r01r9B           7344 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      0007D9 0E                    7345 	.db	14
      0007DA 05                    7346 	.uleb128	5
      0007DB 01                    7347 	.db	1
      0007DC 00 00r01rA8           7348 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      0007E0 0E                    7349 	.db	14
      0007E1 05                    7350 	.uleb128	5
      0007E2 01                    7351 	.db	1
      0007E3 00 00r01rB8           7352 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      0007E7 0E                    7353 	.db	14
      0007E8 05                    7354 	.uleb128	5
      0007E9 01                    7355 	.db	1
      0007EA 00 00r01rBE           7356 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      0007EE 0E                    7357 	.db	14
      0007EF 05                    7358 	.uleb128	5
      0007F0 01                    7359 	.db	1
      0007F1 00 00r01rC4           7360 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      0007F5 0E                    7361 	.db	14
      0007F6 05                    7362 	.uleb128	5
      0007F7 01                    7363 	.db	1
      0007F8 00 00r01rCA           7364 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      0007FC 0E                    7365 	.db	14
      0007FD 05                    7366 	.uleb128	5
      0007FE 01                    7367 	.db	1
      0007FF 00 00r01rD0           7368 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      000803 0E                    7369 	.db	14
      000804 05                    7370 	.uleb128	5
      000805 01                    7371 	.db	1
      000806 00 00r01rD2           7372 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      00080A 0E                    7373 	.db	14
      00080B 06                    7374 	.uleb128	6
      00080C 01                    7375 	.db	1
      00080D 00 00r01rD4           7376 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      000811 0E                    7377 	.db	14
      000812 07                    7378 	.uleb128	7
      000813 01                    7379 	.db	1
      000814 00 00r01rD6           7380 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      000818 0E                    7381 	.db	14
      000819 09                    7382 	.uleb128	9
      00081A 01                    7383 	.db	1
      00081B 00 00r01rDC           7384 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      00081F 0E                    7385 	.db	14
      000820 05                    7386 	.uleb128	5
      000821 01                    7387 	.db	1
      000822 00 00r01rE1           7388 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      000826 0E                    7389 	.db	14
      000827 06                    7390 	.uleb128	6
      000828 01                    7391 	.db	1
      000829 00 00r01rE6           7392 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      00082D 0E                    7393 	.db	14
      00082E 05                    7394 	.uleb128	5
      00082F 01                    7395 	.db	1
      000830 00 00r02r23           7396 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      000834 0E                    7397 	.db	14
      000835 02                    7398 	.uleb128	2
      000836 01                    7399 	.db	1
      000837 00 00r02r24           7400 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      00083B 0E                    7401 	.db	14
      00083C 00                    7402 	.uleb128	0
      00083D 01                    7403 	.db	1
      00083E 00 00r02r25           7404 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      000842 0E                    7405 	.db	14
      000843 FF FF FF FF 0F        7406 	.uleb128	-1
                                   7407 
                                   7408 	.area .debug_frame (NOLOAD)
      000848 00 00                 7409 	.dw	0
      00084A 00 10                 7410 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      00084C                       7411 Ldebug_CIE15_start:
      00084C FF FF                 7412 	.dw	0xffff
      00084E FF FF                 7413 	.dw	0xffff
      000850 01                    7414 	.db	1
      000851 00                    7415 	.db	0
      000852 01                    7416 	.uleb128	1
      000853 7F                    7417 	.sleb128	-1
      000854 09                    7418 	.db	9
      000855 0C                    7419 	.db	12
      000856 08                    7420 	.uleb128	8
      000857 02                    7421 	.uleb128	2
      000858 89                    7422 	.db	137
      000859 01                    7423 	.uleb128	1
      00085A 00                    7424 	.db	0
      00085B 00                    7425 	.db	0
      00085C                       7426 Ldebug_CIE15_end:
      00085C 00 00 00 40           7427 	.dw	0,64
      000860 00 00r08r48           7428 	.dw	0,(Ldebug_CIE15_start-4)
      000864 00 00r01r32           7429 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)	;initial loc
      000868 00 00 00 2A           7430 	.dw	0,Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139
      00086C 01                    7431 	.db	1
      00086D 00 00r01r32           7432 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)
      000871 0E                    7433 	.db	14
      000872 02                    7434 	.uleb128	2
      000873 01                    7435 	.db	1
      000874 00 00r01r33           7436 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000878 0E                    7437 	.db	14
      000879 03                    7438 	.uleb128	3
      00087A 01                    7439 	.db	1
      00087B 00 00r01r3D           7440 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      00087F 0E                    7441 	.db	14
      000880 04                    7442 	.uleb128	4
      000881 01                    7443 	.db	1
      000882 00 00r01r3F           7444 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      000886 0E                    7445 	.db	14
      000887 06                    7446 	.uleb128	6
      000888 01                    7447 	.db	1
      000889 00 00r01r41           7448 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      00088D 0E                    7449 	.db	14
      00088E 07                    7450 	.uleb128	7
      00088F 01                    7451 	.db	1
      000890 00 00r01r47           7452 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      000894 0E                    7453 	.db	14
      000895 03                    7454 	.uleb128	3
      000896 01                    7455 	.db	1
      000897 00 00r01r5B           7456 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      00089B 0E                    7457 	.db	14
      00089C 02                    7458 	.uleb128	2
      00089D 00                    7459 	.db	0
      00089E 00                    7460 	.db	0
      00089F 00                    7461 	.db	0
                                   7462 
                                   7463 	.area .debug_frame (NOLOAD)
      0008A0 00 00                 7464 	.dw	0
      0008A2 00 10                 7465 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      0008A4                       7466 Ldebug_CIE16_start:
      0008A4 FF FF                 7467 	.dw	0xffff
      0008A6 FF FF                 7468 	.dw	0xffff
      0008A8 01                    7469 	.db	1
      0008A9 00                    7470 	.db	0
      0008AA 01                    7471 	.uleb128	1
      0008AB 7F                    7472 	.sleb128	-1
      0008AC 09                    7473 	.db	9
      0008AD 0C                    7474 	.db	12
      0008AE 08                    7475 	.uleb128	8
      0008AF 02                    7476 	.uleb128	2
      0008B0 89                    7477 	.db	137
      0008B1 01                    7478 	.uleb128	1
      0008B2 00                    7479 	.db	0
      0008B3 00                    7480 	.db	0
      0008B4                       7481 Ldebug_CIE16_end:
      0008B4 00 00 00 40           7482 	.dw	0,64
      0008B8 00 00r08rA0           7483 	.dw	0,(Ldebug_CIE16_start-4)
      0008BC 00 00r01r08           7484 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)	;initial loc
      0008C0 00 00 00 2A           7485 	.dw	0,Sstm8s_clk$CLK_ClockSwitchCmd$137-Sstm8s_clk$CLK_ClockSwitchCmd$119
      0008C4 01                    7486 	.db	1
      0008C5 00 00r01r08           7487 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)
      0008C9 0E                    7488 	.db	14
      0008CA 02                    7489 	.uleb128	2
      0008CB 01                    7490 	.db	1
      0008CC 00 00r01r09           7491 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      0008D0 0E                    7492 	.db	14
      0008D1 03                    7493 	.uleb128	3
      0008D2 01                    7494 	.db	1
      0008D3 00 00r01r13           7495 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      0008D7 0E                    7496 	.db	14
      0008D8 04                    7497 	.uleb128	4
      0008D9 01                    7498 	.db	1
      0008DA 00 00r01r15           7499 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      0008DE 0E                    7500 	.db	14
      0008DF 06                    7501 	.uleb128	6
      0008E0 01                    7502 	.db	1
      0008E1 00 00r01r17           7503 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      0008E5 0E                    7504 	.db	14
      0008E6 07                    7505 	.uleb128	7
      0008E7 01                    7506 	.db	1
      0008E8 00 00r01r1D           7507 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      0008EC 0E                    7508 	.db	14
      0008ED 03                    7509 	.uleb128	3
      0008EE 01                    7510 	.db	1
      0008EF 00 00r01r31           7511 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      0008F3 0E                    7512 	.db	14
      0008F4 02                    7513 	.uleb128	2
      0008F5 00                    7514 	.db	0
      0008F6 00                    7515 	.db	0
      0008F7 00                    7516 	.db	0
                                   7517 
                                   7518 	.area .debug_frame (NOLOAD)
      0008F8 00 00                 7519 	.dw	0
      0008FA 00 10                 7520 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      0008FC                       7521 Ldebug_CIE17_start:
      0008FC FF FF                 7522 	.dw	0xffff
      0008FE FF FF                 7523 	.dw	0xffff
      000900 01                    7524 	.db	1
      000901 00                    7525 	.db	0
      000902 01                    7526 	.uleb128	1
      000903 7F                    7527 	.sleb128	-1
      000904 09                    7528 	.db	9
      000905 0C                    7529 	.db	12
      000906 08                    7530 	.uleb128	8
      000907 02                    7531 	.uleb128	2
      000908 89                    7532 	.db	137
      000909 01                    7533 	.uleb128	1
      00090A 00                    7534 	.db	0
      00090B 00                    7535 	.db	0
      00090C                       7536 Ldebug_CIE17_end:
      00090C 00 00 00 40           7537 	.dw	0,64
      000910 00 00r08rF8           7538 	.dw	0,(Ldebug_CIE17_start-4)
      000914 00 00r00rDE           7539 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)	;initial loc
      000918 00 00 00 2A           7540 	.dw	0,Sstm8s_clk$CLK_CCOCmd$117-Sstm8s_clk$CLK_CCOCmd$99
      00091C 01                    7541 	.db	1
      00091D 00 00r00rDE           7542 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)
      000921 0E                    7543 	.db	14
      000922 02                    7544 	.uleb128	2
      000923 01                    7545 	.db	1
      000924 00 00r00rDF           7546 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000928 0E                    7547 	.db	14
      000929 03                    7548 	.uleb128	3
      00092A 01                    7549 	.db	1
      00092B 00 00r00rE9           7550 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      00092F 0E                    7551 	.db	14
      000930 04                    7552 	.uleb128	4
      000931 01                    7553 	.db	1
      000932 00 00r00rEB           7554 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      000936 0E                    7555 	.db	14
      000937 06                    7556 	.uleb128	6
      000938 01                    7557 	.db	1
      000939 00 00r00rED           7558 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      00093D 0E                    7559 	.db	14
      00093E 07                    7560 	.uleb128	7
      00093F 01                    7561 	.db	1
      000940 00 00r00rF3           7562 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      000944 0E                    7563 	.db	14
      000945 03                    7564 	.uleb128	3
      000946 01                    7565 	.db	1
      000947 00 00r01r07           7566 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      00094B 0E                    7567 	.db	14
      00094C 02                    7568 	.uleb128	2
      00094D 00                    7569 	.db	0
      00094E 00                    7570 	.db	0
      00094F 00                    7571 	.db	0
                                   7572 
                                   7573 	.area .debug_frame (NOLOAD)
      000950 00 00                 7574 	.dw	0
      000952 00 10                 7575 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      000954                       7576 Ldebug_CIE18_start:
      000954 FF FF                 7577 	.dw	0xffff
      000956 FF FF                 7578 	.dw	0xffff
      000958 01                    7579 	.db	1
      000959 00                    7580 	.db	0
      00095A 01                    7581 	.uleb128	1
      00095B 7F                    7582 	.sleb128	-1
      00095C 09                    7583 	.db	9
      00095D 0C                    7584 	.db	12
      00095E 08                    7585 	.uleb128	8
      00095F 02                    7586 	.uleb128	2
      000960 89                    7587 	.db	137
      000961 01                    7588 	.uleb128	1
      000962 00                    7589 	.db	0
      000963 00                    7590 	.db	0
      000964                       7591 Ldebug_CIE18_end:
      000964 00 00 00 40           7592 	.dw	0,64
      000968 00 00r09r50           7593 	.dw	0,(Ldebug_CIE18_start-4)
      00096C 00 00r00rB4           7594 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)	;initial loc
      000970 00 00 00 2A           7595 	.dw	0,Sstm8s_clk$CLK_LSICmd$97-Sstm8s_clk$CLK_LSICmd$79
      000974 01                    7596 	.db	1
      000975 00 00r00rB4           7597 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)
      000979 0E                    7598 	.db	14
      00097A 02                    7599 	.uleb128	2
      00097B 01                    7600 	.db	1
      00097C 00 00r00rB5           7601 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000980 0E                    7602 	.db	14
      000981 03                    7603 	.uleb128	3
      000982 01                    7604 	.db	1
      000983 00 00r00rBF           7605 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      000987 0E                    7606 	.db	14
      000988 04                    7607 	.uleb128	4
      000989 01                    7608 	.db	1
      00098A 00 00r00rC1           7609 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      00098E 0E                    7610 	.db	14
      00098F 06                    7611 	.uleb128	6
      000990 01                    7612 	.db	1
      000991 00 00r00rC3           7613 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      000995 0E                    7614 	.db	14
      000996 07                    7615 	.uleb128	7
      000997 01                    7616 	.db	1
      000998 00 00r00rC9           7617 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      00099C 0E                    7618 	.db	14
      00099D 03                    7619 	.uleb128	3
      00099E 01                    7620 	.db	1
      00099F 00 00r00rDD           7621 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      0009A3 0E                    7622 	.db	14
      0009A4 02                    7623 	.uleb128	2
      0009A5 00                    7624 	.db	0
      0009A6 00                    7625 	.db	0
      0009A7 00                    7626 	.db	0
                                   7627 
                                   7628 	.area .debug_frame (NOLOAD)
      0009A8 00 00                 7629 	.dw	0
      0009AA 00 10                 7630 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      0009AC                       7631 Ldebug_CIE19_start:
      0009AC FF FF                 7632 	.dw	0xffff
      0009AE FF FF                 7633 	.dw	0xffff
      0009B0 01                    7634 	.db	1
      0009B1 00                    7635 	.db	0
      0009B2 01                    7636 	.uleb128	1
      0009B3 7F                    7637 	.sleb128	-1
      0009B4 09                    7638 	.db	9
      0009B5 0C                    7639 	.db	12
      0009B6 08                    7640 	.uleb128	8
      0009B7 02                    7641 	.uleb128	2
      0009B8 89                    7642 	.db	137
      0009B9 01                    7643 	.uleb128	1
      0009BA 00                    7644 	.db	0
      0009BB 00                    7645 	.db	0
      0009BC                       7646 Ldebug_CIE19_end:
      0009BC 00 00 00 40           7647 	.dw	0,64
      0009C0 00 00r09rA8           7648 	.dw	0,(Ldebug_CIE19_start-4)
      0009C4 00 00r00r8A           7649 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)	;initial loc
      0009C8 00 00 00 2A           7650 	.dw	0,Sstm8s_clk$CLK_HSICmd$77-Sstm8s_clk$CLK_HSICmd$59
      0009CC 01                    7651 	.db	1
      0009CD 00 00r00r8A           7652 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)
      0009D1 0E                    7653 	.db	14
      0009D2 02                    7654 	.uleb128	2
      0009D3 01                    7655 	.db	1
      0009D4 00 00r00r8B           7656 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      0009D8 0E                    7657 	.db	14
      0009D9 03                    7658 	.uleb128	3
      0009DA 01                    7659 	.db	1
      0009DB 00 00r00r95           7660 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      0009DF 0E                    7661 	.db	14
      0009E0 04                    7662 	.uleb128	4
      0009E1 01                    7663 	.db	1
      0009E2 00 00r00r97           7664 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      0009E6 0E                    7665 	.db	14
      0009E7 06                    7666 	.uleb128	6
      0009E8 01                    7667 	.db	1
      0009E9 00 00r00r99           7668 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      0009ED 0E                    7669 	.db	14
      0009EE 07                    7670 	.uleb128	7
      0009EF 01                    7671 	.db	1
      0009F0 00 00r00r9F           7672 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      0009F4 0E                    7673 	.db	14
      0009F5 03                    7674 	.uleb128	3
      0009F6 01                    7675 	.db	1
      0009F7 00 00r00rB3           7676 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      0009FB 0E                    7677 	.db	14
      0009FC 02                    7678 	.uleb128	2
      0009FD 00                    7679 	.db	0
      0009FE 00                    7680 	.db	0
      0009FF 00                    7681 	.db	0
                                   7682 
                                   7683 	.area .debug_frame (NOLOAD)
      000A00 00 00                 7684 	.dw	0
      000A02 00 10                 7685 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      000A04                       7686 Ldebug_CIE20_start:
      000A04 FF FF                 7687 	.dw	0xffff
      000A06 FF FF                 7688 	.dw	0xffff
      000A08 01                    7689 	.db	1
      000A09 00                    7690 	.db	0
      000A0A 01                    7691 	.uleb128	1
      000A0B 7F                    7692 	.sleb128	-1
      000A0C 09                    7693 	.db	9
      000A0D 0C                    7694 	.db	12
      000A0E 08                    7695 	.uleb128	8
      000A0F 02                    7696 	.uleb128	2
      000A10 89                    7697 	.db	137
      000A11 01                    7698 	.uleb128	1
      000A12 00                    7699 	.db	0
      000A13 00                    7700 	.db	0
      000A14                       7701 Ldebug_CIE20_end:
      000A14 00 00 00 40           7702 	.dw	0,64
      000A18 00 00r0Ar00           7703 	.dw	0,(Ldebug_CIE20_start-4)
      000A1C 00 00r00r60           7704 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)	;initial loc
      000A20 00 00 00 2A           7705 	.dw	0,Sstm8s_clk$CLK_HSECmd$57-Sstm8s_clk$CLK_HSECmd$39
      000A24 01                    7706 	.db	1
      000A25 00 00r00r60           7707 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)
      000A29 0E                    7708 	.db	14
      000A2A 02                    7709 	.uleb128	2
      000A2B 01                    7710 	.db	1
      000A2C 00 00r00r61           7711 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000A30 0E                    7712 	.db	14
      000A31 03                    7713 	.uleb128	3
      000A32 01                    7714 	.db	1
      000A33 00 00r00r6B           7715 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000A37 0E                    7716 	.db	14
      000A38 04                    7717 	.uleb128	4
      000A39 01                    7718 	.db	1
      000A3A 00 00r00r6D           7719 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000A3E 0E                    7720 	.db	14
      000A3F 06                    7721 	.uleb128	6
      000A40 01                    7722 	.db	1
      000A41 00 00r00r6F           7723 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000A45 0E                    7724 	.db	14
      000A46 07                    7725 	.uleb128	7
      000A47 01                    7726 	.db	1
      000A48 00 00r00r75           7727 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000A4C 0E                    7728 	.db	14
      000A4D 03                    7729 	.uleb128	3
      000A4E 01                    7730 	.db	1
      000A4F 00 00r00r89           7731 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000A53 0E                    7732 	.db	14
      000A54 02                    7733 	.uleb128	2
      000A55 00                    7734 	.db	0
      000A56 00                    7735 	.db	0
      000A57 00                    7736 	.db	0
                                   7737 
                                   7738 	.area .debug_frame (NOLOAD)
      000A58 00 00                 7739 	.dw	0
      000A5A 00 10                 7740 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      000A5C                       7741 Ldebug_CIE21_start:
      000A5C FF FF                 7742 	.dw	0xffff
      000A5E FF FF                 7743 	.dw	0xffff
      000A60 01                    7744 	.db	1
      000A61 00                    7745 	.db	0
      000A62 01                    7746 	.uleb128	1
      000A63 7F                    7747 	.sleb128	-1
      000A64 09                    7748 	.db	9
      000A65 0C                    7749 	.db	12
      000A66 08                    7750 	.uleb128	8
      000A67 02                    7751 	.uleb128	2
      000A68 89                    7752 	.db	137
      000A69 01                    7753 	.uleb128	1
      000A6A 00                    7754 	.db	0
      000A6B 00                    7755 	.db	0
      000A6C                       7756 Ldebug_CIE21_end:
      000A6C 00 00 00 40           7757 	.dw	0,64
      000A70 00 00r0Ar58           7758 	.dw	0,(Ldebug_CIE21_start-4)
      000A74 00 00r00r36           7759 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)	;initial loc
      000A78 00 00 00 2A           7760 	.dw	0,Sstm8s_clk$CLK_FastHaltWakeUpCmd$37-Sstm8s_clk$CLK_FastHaltWakeUpCmd$19
      000A7C 01                    7761 	.db	1
      000A7D 00 00r00r36           7762 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000A81 0E                    7763 	.db	14
      000A82 02                    7764 	.uleb128	2
      000A83 01                    7765 	.db	1
      000A84 00 00r00r37           7766 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000A88 0E                    7767 	.db	14
      000A89 03                    7768 	.uleb128	3
      000A8A 01                    7769 	.db	1
      000A8B 00 00r00r41           7770 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000A8F 0E                    7771 	.db	14
      000A90 04                    7772 	.uleb128	4
      000A91 01                    7773 	.db	1
      000A92 00 00r00r43           7774 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000A96 0E                    7775 	.db	14
      000A97 06                    7776 	.uleb128	6
      000A98 01                    7777 	.db	1
      000A99 00 00r00r45           7778 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000A9D 0E                    7779 	.db	14
      000A9E 07                    7780 	.uleb128	7
      000A9F 01                    7781 	.db	1
      000AA0 00 00r00r4B           7782 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000AA4 0E                    7783 	.db	14
      000AA5 03                    7784 	.uleb128	3
      000AA6 01                    7785 	.db	1
      000AA7 00 00r00r5F           7786 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000AAB 0E                    7787 	.db	14
      000AAC 02                    7788 	.uleb128	2
      000AAD 00                    7789 	.db	0
      000AAE 00                    7790 	.db	0
      000AAF 00                    7791 	.db	0
                                   7792 
                                   7793 	.area .debug_frame (NOLOAD)
      000AB0 00 00                 7794 	.dw	0
      000AB2 00 10                 7795 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      000AB4                       7796 Ldebug_CIE22_start:
      000AB4 FF FF                 7797 	.dw	0xffff
      000AB6 FF FF                 7798 	.dw	0xffff
      000AB8 01                    7799 	.db	1
      000AB9 00                    7800 	.db	0
      000ABA 01                    7801 	.uleb128	1
      000ABB 7F                    7802 	.sleb128	-1
      000ABC 09                    7803 	.db	9
      000ABD 0C                    7804 	.db	12
      000ABE 08                    7805 	.uleb128	8
      000ABF 02                    7806 	.uleb128	2
      000AC0 89                    7807 	.db	137
      000AC1 01                    7808 	.uleb128	1
      000AC2 00                    7809 	.db	0
      000AC3 00                    7810 	.db	0
      000AC4                       7811 Ldebug_CIE22_end:
      000AC4 00 00 00 14           7812 	.dw	0,20
      000AC8 00 00r0ArB0           7813 	.dw	0,(Ldebug_CIE22_start-4)
      000ACC 00 00r00r00           7814 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)	;initial loc
      000AD0 00 00 00 36           7815 	.dw	0,Sstm8s_clk$CLK_DeInit$17-Sstm8s_clk$CLK_DeInit$1
      000AD4 01                    7816 	.db	1
      000AD5 00 00r00r00           7817 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      000AD9 0E                    7818 	.db	14
      000ADA 02                    7819 	.uleb128	2
      000ADB 00                    7820 	.db	0
