
---------- Begin Simulation Statistics ----------
final_tick                                 1194606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 659948                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690956                       # Number of bytes of host memory used
host_op_rate                                  1231739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.71                       # Real time elapsed on the host
host_tick_rate                             1676978016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470058                       # Number of instructions simulated
sim_ops                                        877416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001195                       # Number of seconds simulated
sim_ticks                                  1194606500                       # Number of ticks simulated
system.cpu.Branches                             72533                       # Number of branches fetched
system.cpu.committedInsts                      470058                       # Number of instructions committed
system.cpu.committedOps                        877416                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2389213                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2389212.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329549                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220460                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        49993                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253751                       # Number of float alu accesses
system.cpu.num_fp_insts                        253751                       # number of float instructions
system.cpu.num_fp_register_reads               239431                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213285                       # number of times the floating registers were written
system.cpu.num_func_calls                       13686                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                719872                       # Number of integer alu accesses
system.cpu.num_int_insts                       719872                       # number of integer instructions
system.cpu.num_int_register_reads             1479003                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517444                       # number of times the integer registers were written
system.cpu.num_load_insts                      144732                       # Number of load instructions
system.cpu.num_mem_refs                        211929                       # number of memory refs
system.cpu.num_store_insts                      67197                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11345      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504243     57.46%     58.75% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.77% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9043      1.03%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.51% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.51% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.51% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.02%     69.53% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::MemRead                    82074      9.35%     85.20% # Class of executed instruction
system.cpu.op_class::MemWrite                   33560      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877556                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       209059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           209059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       209059                       # number of overall hits
system.cpu.dcache.overall_hits::total          209059                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2799                       # number of overall misses
system.cpu.dcache.overall_misses::total          2799                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    220734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220734000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220734000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       211858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       211858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       211858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       211858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013212                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013212                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78861.736334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78861.736334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78861.736334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78861.736334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.dcache.writebacks::total                 4                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217935000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217935000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013212                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013212                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013212                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77861.736334                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77861.736334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77861.736334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77861.736334                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       142492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          142492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    173155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    173155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79210.887466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79210.887466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    170969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    170969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78210.887466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78210.887466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47579000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47579000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77616.639478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77616.639478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76616.639478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76616.639478                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2084.040711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              211858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.690604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2084.040711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.508799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.508799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2760                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1109                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            850231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           850231                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      144744                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67197                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           220                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       641103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           641103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       641103                       # number of overall hits
system.cpu.icache.overall_hits::total          641103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1585                       # number of overall misses
system.cpu.icache.overall_misses::total          1585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123720000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123720000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123720000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123720000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78056.782334                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78056.782334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78056.782334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78056.782334                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122135000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122135000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77056.782334                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77056.782334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77056.782334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77056.782334                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       641103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          641103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78056.782334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78056.782334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77056.782334                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77056.782334                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           996.833364                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            405.481388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   996.833364                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1565                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          541                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.382080                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2572337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2572337                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      642766                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1194606500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        7                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                   7                       # number of overall hits
system.l2.overall_hits::total                       7                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2792                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1585                       # number of overall misses
system.l2.overall_misses::.cpu.data              2792                       # number of overall misses
system.l2.overall_misses::total                  4377                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    119757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    213663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        333420500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    119757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    213663000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       333420500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997499                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997499                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75556.782334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76526.862464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76175.576879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75556.782334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76526.862464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76175.576879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    185743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    289650500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    185743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    289650500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65556.782334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66526.862464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66175.576879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65556.782334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66526.862464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66175.576879                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            4                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                4                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            4                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            4                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 607                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     45983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75755.354201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75755.354201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     39913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65755.354201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65755.354201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    119757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75556.782334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75556.782334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103907500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103907500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65556.782334                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65556.782334                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    167679500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167679500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76741.189931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76741.189931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    145829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    145829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66741.189931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66741.189931                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3096.349681                       # Cycle average of tags in use
system.l2.tags.total_refs                        4443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.015079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       998.480660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2097.869022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.060942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.188986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1682                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267151                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8820                       # Number of tag accesses
system.l2.tags.data_accesses                     8820                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4377                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  280128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    234.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1194532500                       # Total gap between requests
system.mem_ctrls.avgGap                     272911.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       101440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       178688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 84914990.835894510150                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 149578961.775279164314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1585                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2792                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39223500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     71806750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24746.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25718.75                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       101440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       178688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        280128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       101440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2792                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     84914991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    149578962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        234493953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     84914991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     84914991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     84914991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    149578962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       234493953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4377                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                28961500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              21885000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          111030250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6616.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25366.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3482                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   313.456180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.306507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.894436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          278     31.24%     31.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          255     28.65%     59.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           97     10.90%     70.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           61      6.85%     77.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           38      4.27%     81.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      2.81%     84.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           24      2.70%     87.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.80%     89.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           96     10.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                280128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              234.493953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3334380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1768470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       15772260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    282202440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    221085120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     618202590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.494748                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    571950750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     39780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    582875750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3055920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1609080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       15479520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    292710390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    212236320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     619131150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.272042                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    549081750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     39780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    605744750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3770                       # Transaction distribution
system.membus.trans_dist::ReadExReq               607                       # Transaction distribution
system.membus.trans_dist::ReadExResp              607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4377                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             4379000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23234750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             613                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         5637                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  8827                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       179392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 282112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4384    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4384                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1194606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2245500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2377500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4198500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
