5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rshift5.vcd) 2 -o (rshift5.cdd) 2 -v (rshift5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 rshift5.v 10 34 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 39 0 40 17 0 ffffffffff 0 4000000000 8000000000 0
1 b 2 13 107000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 rshift5.v 15 25 1 
2 2 16 16 16 50012 1 0 61008 0 0 40 16 8000000000 0
2 3 16 16 16 10001 0 1 1410 0 0 40 1 a
2 4 16 16 16 10012 1 37 1a 2 3
2 5 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 6 17 17 17 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 18 18 50009 1 0 a1008 0 0 32 16 1 0
2 8 18 18 18 10001 0 1 1410 0 0 32 1 b
2 9 18 18 18 10009 1 37 1a 7 8
2 10 19 19 19 a000a 1 1 1018 0 0 32 1 b
2 11 19 19 19 50005 1 1 1018 0 0 40 1 a
2 12 19 19 19 5000a 1 10 1038 10 11 40 18 0 ffffffffff bfffffffff 4000000000 0 0
2 13 19 19 19 10001 0 1 1410 0 0 40 1 a
2 14 19 19 19 1000a 1 37 3a 12 13
2 15 20 20 20 20002 1 0 1008 0 0 32 48 5 0
2 16 20 20 20 10002 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 21 21 21 9000c 1 0 21000 0 0 1 16 0 1
2 18 21 21 21 30004 1 0 1408 0 0 32 48 14 0
2 19 21 21 21 10005 0 23 1410 0 18 1 18 0 1 0 0 0 0 b
2 20 21 21 21 1000c 1 37 12 17 19
2 21 22 22 22 a000a 1 1 1000 0 0 32 1 b
2 22 22 22 22 50005 1 1 1018 0 0 40 1 a
2 23 22 22 22 5000a 1 10 1010 21 22 40 18 0 ffffffffff 0 0 0 0
2 24 22 22 22 10001 0 1 1410 0 0 40 1 a
2 25 22 22 22 1000a 1 37 32 23 24
2 26 23 23 23 20002 1 0 1008 0 0 32 48 5 0
2 27 23 23 23 10002 2 2c 900a 26 0 32 18 0 ffffffff 0 0 0 0
2 28 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 28 0 0 0 4
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 14 14 4
4 14 0 16 16 4
4 16 0 20 0 4
4 20 0 25 25 4
4 25 0 27 27 4
4 27 0 28 0 4
3 1 main.u$1 "main.u$1" 0 rshift5.v 27 32 1 
